{
  "module_name": "dcn_2_0_3_offset.h",
  "hash_id": "0bc23f84cee9cb423bb4049083a9a1f3200ee5b5fa8385b90a2646b2ae292b08",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_2_0_3_offset.h",
  "human_readable_source": " \n\n#ifndef _dcn_2_0_3_OFFSET_HEADER\n#define _dcn_2_0_3_OFFSET_HEADER\n\n\n\n\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL                                                                   0x0040\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL                                                                   0x0041\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDP_DTO_DBUF_EN                                                                               0x0044\n#define mmDP_DTO_DBUF_EN_BASE_IDX                                                                      1\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG                                                                   0x0048\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                          1\n#define mmREFCLK_CNTL                                                                                  0x0049\n#define mmREFCLK_CNTL_BASE_IDX                                                                         1\n#define mmREFCLK_CGTT_BLK_CTRL_REG                                                                     0x004b\n#define mmREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_PERFMON_CNTL2                                                                           0x004e\n#define mmDCCG_PERFMON_CNTL2_BASE_IDX                                                                  1\n#define mmDCCG_DS_DTO_INCR                                                                             0x0053\n#define mmDCCG_DS_DTO_INCR_BASE_IDX                                                                    1\n#define mmDCCG_DS_DTO_MODULO                                                                           0x0054\n#define mmDCCG_DS_DTO_MODULO_BASE_IDX                                                                  1\n#define mmDCCG_DS_CNTL                                                                                 0x0055\n#define mmDCCG_DS_CNTL_BASE_IDX                                                                        1\n#define mmDCCG_DS_HW_CAL_INTERVAL                                                                      0x0056\n#define mmDCCG_DS_HW_CAL_INTERVAL_BASE_IDX                                                             1\n#define mmDPREFCLK_CNTL                                                                                0x0058\n#define mmDPREFCLK_CNTL_BASE_IDX                                                                       1\n#define mmDCE_VERSION                                                                                  0x005e\n#define mmDCE_VERSION_BASE_IDX                                                                         1\n#define mmDCCG_GTC_CNTL                                                                                0x0060\n#define mmDCCG_GTC_CNTL_BASE_IDX                                                                       1\n#define mmDCCG_GTC_DTO_INCR                                                                            0x0061\n#define mmDCCG_GTC_DTO_INCR_BASE_IDX                                                                   1\n#define mmDCCG_GTC_DTO_MODULO                                                                          0x0062\n#define mmDCCG_GTC_DTO_MODULO_BASE_IDX                                                                 1\n#define mmDCCG_GTC_CURRENT                                                                             0x0063\n#define mmDCCG_GTC_CURRENT_BASE_IDX                                                                    1\n#define mmDSCCLK0_DTO_PARAM                                                                            0x006c\n#define mmDSCCLK0_DTO_PARAM_BASE_IDX                                                                   1\n#define mmMILLISECOND_TIME_BASE_DIV                                                                    0x0070\n#define mmMILLISECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDISPCLK_FREQ_CHANGE_CNTL                                                                     0x0071\n#define mmDISPCLK_FREQ_CHANGE_CNTL_BASE_IDX                                                            1\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL                                                                   0x0072\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX                                                          1\n#define mmDCCG_PERFMON_CNTL                                                                            0x0073\n#define mmDCCG_PERFMON_CNTL_BASE_IDX                                                                   1\n#define mmDCCG_GATE_DISABLE_CNTL                                                                       0x0074\n#define mmDCCG_GATE_DISABLE_CNTL_BASE_IDX                                                              1\n#define mmDISPCLK_CGTT_BLK_CTRL_REG                                                                    0x0075\n#define mmDISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                           1\n#define mmSOCCLK_CGTT_BLK_CTRL_REG                                                                     0x0076\n#define mmSOCCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_CAC_STATUS                                                                              0x0077\n#define mmDCCG_CAC_STATUS_BASE_IDX                                                                     1\n#define mmMICROSECOND_TIME_BASE_DIV                                                                    0x007b\n#define mmMICROSECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDCCG_GATE_DISABLE_CNTL2                                                                      0x007c\n#define mmDCCG_GATE_DISABLE_CNTL2_BASE_IDX                                                             1\n#define mmSYMCLK_CGTT_BLK_CTRL_REG                                                                     0x007d\n#define mmSYMCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_DISP_CNTL_REG                                                                           0x007f\n#define mmDCCG_DISP_CNTL_REG_BASE_IDX                                                                  1\n#define mmOTG0_PIXEL_RATE_CNTL                                                                         0x0080\n#define mmOTG0_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO0_PHASE                                                                                0x0081\n#define mmDP_DTO0_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO0_MODULO                                                                               0x0082\n#define mmDP_DTO0_MODULO_BASE_IDX                                                                      1\n#define mmOTG0_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0083\n#define mmOTG0_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmOTG1_PIXEL_RATE_CNTL                                                                         0x0084\n#define mmOTG1_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO1_PHASE                                                                                0x0085\n#define mmDP_DTO1_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO1_MODULO                                                                               0x0086\n#define mmDP_DTO1_MODULO_BASE_IDX                                                                      1\n#define mmOTG1_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0087\n#define mmOTG1_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmDPPCLK_CGTT_BLK_CTRL_REG                                                                     0x0098\n#define mmDPPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDPPCLK0_DTO_PARAM                                                                            0x0099\n#define mmDPPCLK0_DTO_PARAM_BASE_IDX                                                                   1\n#define mmDPPCLK1_DTO_PARAM                                                                            0x009a\n#define mmDPPCLK1_DTO_PARAM_BASE_IDX                                                                   1\n#define mmDPPCLK2_DTO_PARAM                                                                            0x009b\n#define mmDPPCLK2_DTO_PARAM_BASE_IDX                                                                   1\n#define mmDPPCLK3_DTO_PARAM                                                                            0x009c\n#define mmDPPCLK3_DTO_PARAM_BASE_IDX                                                                   1\n#define mmDCCG_CAC_STATUS2                                                                             0x009f\n#define mmDCCG_CAC_STATUS2_BASE_IDX                                                                    1\n#define mmSYMCLKA_CLOCK_ENABLE                                                                         0x00a0\n#define mmSYMCLKA_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKB_CLOCK_ENABLE                                                                         0x00a1\n#define mmSYMCLKB_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmDCCG_SOFT_RESET                                                                              0x00a6\n#define mmDCCG_SOFT_RESET_BASE_IDX                                                                     1\n#define mmDSCCLK_DTO_CTRL                                                                              0x00a7\n#define mmDSCCLK_DTO_CTRL_BASE_IDX                                                                     1\n#define mmDCCG_AUDIO_DTO_SOURCE                                                                        0x00ab\n#define mmDCCG_AUDIO_DTO_SOURCE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_PHASE                                                                        0x00ac\n#define mmDCCG_AUDIO_DTO0_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_MODULE                                                                       0x00ad\n#define mmDCCG_AUDIO_DTO0_MODULE_BASE_IDX                                                              1\n#define mmDCCG_AUDIO_DTO1_PHASE                                                                        0x00ae\n#define mmDCCG_AUDIO_DTO1_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO1_MODULE                                                                       0x00af\n#define mmDCCG_AUDIO_DTO1_MODULE_BASE_IDX                                                              1\n#define mmDCCG_VSYNC_OTG0_LATCH_VALUE                                                                  0x00b0\n#define mmDCCG_VSYNC_OTG0_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG1_LATCH_VALUE                                                                  0x00b1\n#define mmDCCG_VSYNC_OTG1_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG2_LATCH_VALUE                                                                  0x00b2\n#define mmDCCG_VSYNC_OTG2_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG3_LATCH_VALUE                                                                  0x00b3\n#define mmDCCG_VSYNC_OTG3_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG4_LATCH_VALUE                                                                  0x00b4\n#define mmDCCG_VSYNC_OTG4_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG5_LATCH_VALUE                                                                  0x00b5\n#define mmDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDPPCLK_DTO_CTRL                                                                              0x00b6\n#define mmDPPCLK_DTO_CTRL_BASE_IDX                                                                     1\n#define mmDCCG_VSYNC_CNT_CTRL                                                                          0x00b8\n#define mmDCCG_VSYNC_CNT_CTRL_BASE_IDX                                                                 1\n#define mmDCCG_VSYNC_CNT_INT_CTRL                                                                      0x00b9\n#define mmDCCG_VSYNC_CNT_INT_CTRL_BASE_IDX                                                             1\n\n\n\n\n#define mmDENTIST_DISPCLK_CNTL                                                                         0x0064\n#define mmDENTIST_DISPCLK_CNTL_BASE_IDX                                                                1\n\n\n\n\n#define mmRBBMIF_TIMEOUT                                                                               0x005b\n#define mmRBBMIF_TIMEOUT_BASE_IDX                                                                      2\n#define mmRBBMIF_STATUS                                                                                0x005c\n#define mmRBBMIF_STATUS_BASE_IDX                                                                       2\n#define mmRBBMIF_STATUS_2                                                                              0x005d\n#define mmRBBMIF_STATUS_2_BASE_IDX                                                                     2\n#define mmRBBMIF_INT_STATUS                                                                            0x005e\n#define mmRBBMIF_INT_STATUS_BASE_IDX                                                                   2\n#define mmRBBMIF_TIMEOUT_DIS                                                                           0x005f\n#define mmRBBMIF_TIMEOUT_DIS_BASE_IDX                                                                  2\n#define mmRBBMIF_TIMEOUT_DIS_2                                                                         0x0060\n#define mmRBBMIF_TIMEOUT_DIS_2_BASE_IDX                                                                2\n#define mmRBBMIF_STATUS_FLAG                                                                           0x0061\n#define mmRBBMIF_STATUS_FLAG_BASE_IDX                                                                  2\n\n\n\n#define mmAZ_CLOCK_CNTL                                                                                0x0372\n#define mmAZ_CLOCK_CNTL_BASE_IDX                                                                       2\n\n\n\n\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0386\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0387\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x038c\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x038d\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZALIA_CONTROLLER_CLOCK_GATING                                                               0x03c2\n#define mmAZALIA_CONTROLLER_CLOCK_GATING_BASE_IDX                                                      2\n#define mmAZALIA_AUDIO_DTO                                                                             0x03c3\n#define mmAZALIA_AUDIO_DTO_BASE_IDX                                                                    2\n#define mmAZALIA_AUDIO_DTO_CONTROL                                                                     0x03c4\n#define mmAZALIA_AUDIO_DTO_CONTROL_BASE_IDX                                                            2\n#define mmAZALIA_SOCCLK_CONTROL                                                                        0x03c5\n#define mmAZALIA_SOCCLK_CONTROL_BASE_IDX                                                               2\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE                                                               0x03c6\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE_BASE_IDX                                                      2\n#define mmAZALIA_DATA_DMA_CONTROL                                                                      0x03c7\n#define mmAZALIA_DATA_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_BDL_DMA_CONTROL                                                                       0x03c8\n#define mmAZALIA_BDL_DMA_CONTROL_BASE_IDX                                                              2\n#define mmAZALIA_RIRB_AND_DP_CONTROL                                                                   0x03c9\n#define mmAZALIA_RIRB_AND_DP_CONTROL_BASE_IDX                                                          2\n#define mmAZALIA_CORB_DMA_CONTROL                                                                      0x03ca\n#define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                                                 0x03d1\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER_BASE_IDX                                        2\n#define mmAZALIA_CYCLIC_BUFFER_SYNC                                                                    0x03d2\n#define mmAZALIA_CYCLIC_BUFFER_SYNC_BASE_IDX                                                           2\n#define mmAZALIA_GLOBAL_CAPABILITIES                                                                   0x03d3\n#define mmAZALIA_GLOBAL_CAPABILITIES_BASE_IDX                                                          2\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY                                                             0x03d4\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                    2\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                                         0x03d5\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL_BASE_IDX                                                2\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY                                                              0x03d6\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                     2\n#define mmAZALIA_INPUT_CRC0_CONTROL0                                                                   0x03d9\n#define mmAZALIA_INPUT_CRC0_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL1                                                                   0x03da\n#define mmAZALIA_INPUT_CRC0_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL2                                                                   0x03db\n#define mmAZALIA_INPUT_CRC0_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL3                                                                   0x03dc\n#define mmAZALIA_INPUT_CRC0_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_RESULT                                                                     0x03dd\n#define mmAZALIA_INPUT_CRC0_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_INPUT_CRC1_CONTROL0                                                                   0x03de\n#define mmAZALIA_INPUT_CRC1_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL1                                                                   0x03df\n#define mmAZALIA_INPUT_CRC1_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL2                                                                   0x03e0\n#define mmAZALIA_INPUT_CRC1_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL3                                                                   0x03e1\n#define mmAZALIA_INPUT_CRC1_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_RESULT                                                                     0x03e2\n#define mmAZALIA_INPUT_CRC1_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_MEM_PWR_CTRL                                                                          0x03ee\n#define mmAZALIA_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmAZALIA_MEM_PWR_STATUS                                                                        0x03ef\n#define mmAZALIA_MEM_PWR_STATUS_BASE_IDX                                                               2\n\n\n\n\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0406\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_BASE_IDX                                 2\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0407\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID_BASE_IDX                                          2\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                                        0x0408\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX                                               2\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                                          0x0409\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX                                                 2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x040a\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_BASE_IDX                                       2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x040b\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES_BASE_IDX                             2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x040c\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_BASE_IDX                                   2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x040d\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES_BASE_IDX                                     2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x040e\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE_BASE_IDX                                        2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                                       0x040f\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET_BASE_IDX                                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x0410\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_BASE_IDX                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x0411\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION_BASE_IDX                          2\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY                                                               0x041c\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                      2\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                         0x041d\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                                2\n\n\n\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043a\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043b\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043e\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043f\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmDCHUBBUB_RET_PATH_DCC_CFG                                                                    0x04cf\n#define mmDCHUBBUB_RET_PATH_DCC_CFG_BASE_IDX                                                           2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_0                                                                 0x04d0\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_1                                                                 0x04d1\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_0                                                                 0x04d2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_1                                                                 0x04d3\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_0                                                                 0x04d4\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_1                                                                 0x04d5\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_0                                                                 0x04d6\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_1                                                                 0x04d7\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_0                                                                 0x04d8\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_1                                                                 0x04d9\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_0                                                                 0x04da\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_1                                                                 0x04db\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_0                                                                 0x04dc\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_1                                                                 0x04dd\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_0                                                                 0x04de\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_1                                                                 0x04df\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL                                                               0x04ef\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL_BASE_IDX                                                      2\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS                                                             0x04f0\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS_BASE_IDX                                                    2\n#define mmDCHUBBUB_CRC_CTRL                                                                            0x04f1\n#define mmDCHUBBUB_CRC_CTRL_BASE_IDX                                                                   2\n#define mmDCHUBBUB_CRC0_VAL_R_G                                                                        0x04f2\n#define mmDCHUBBUB_CRC0_VAL_R_G_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC0_VAL_B_A                                                                        0x04f3\n#define mmDCHUBBUB_CRC0_VAL_B_A_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC1_VAL_R_G                                                                        0x04f4\n#define mmDCHUBBUB_CRC1_VAL_R_G_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC1_VAL_B_A                                                                        0x04f5\n#define mmDCHUBBUB_CRC1_VAL_B_A_BASE_IDX                                                               2\n\n\n\n#define mmDCHUBBUB_ARB_DF_REQ_OUTSTAND                                                                 0x0505\n#define mmDCHUBBUB_ARB_DF_REQ_OUTSTAND_BASE_IDX                                                        2\n#define mmDCHUBBUB_ARB_SAT_LEVEL                                                                       0x0506\n#define mmDCHUBBUB_ARB_SAT_LEVEL_BASE_IDX                                                              2\n#define mmDCHUBBUB_ARB_QOS_FORCE                                                                       0x0507\n#define mmDCHUBBUB_ARB_QOS_FORCE_BASE_IDX                                                              2\n#define mmDCHUBBUB_ARB_DRAM_STATE_CNTL                                                                 0x0508\n#define mmDCHUBBUB_ARB_DRAM_STATE_CNTL_BASE_IDX                                                        2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A                                                        0x0509\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A                                                    0x050a\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A                                               0x050d\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B                                                        0x050e\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B                                                    0x050f\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B                                               0x0512\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C                                                        0x0513\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C                                                    0x0514\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C                                               0x0517\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D                                                        0x0518\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D                                                    0x0519\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D                                               0x051c\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL                                                           0x051d\n#define mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL_BASE_IDX                                                  2\n#define mmDCHUBBUB_ARB_TIMEOUT_ENABLE                                                                  0x051e\n#define mmDCHUBBUB_ARB_TIMEOUT_ENABLE_BASE_IDX                                                         2\n#define mmDCHUBBUB_GLOBAL_TIMER_CNTL                                                                   0x051f\n#define mmDCHUBBUB_GLOBAL_TIMER_CNTL_BASE_IDX                                                          2\n#define mmVTG0_CONTROL                                                                                 0x0528\n#define mmVTG0_CONTROL_BASE_IDX                                                                        2\n#define mmVTG1_CONTROL                                                                                 0x0529\n#define mmVTG1_CONTROL_BASE_IDX                                                                        2\n#define mmDCHUBBUB_SOFT_RESET                                                                          0x052e\n#define mmDCHUBBUB_SOFT_RESET_BASE_IDX                                                                 2\n#define mmDCHUBBUB_CLOCK_CNTL                                                                          0x052f\n#define mmDCHUBBUB_CLOCK_CNTL_BASE_IDX                                                                 2\n#define mmDCFCLK_CNTL                                                                                  0x0530\n#define mmDCFCLK_CNTL_BASE_IDX                                                                         2\n#define mmDCHUBBUB_VLINE_SNAPSHOT                                                                      0x0533\n#define mmDCHUBBUB_VLINE_SNAPSHOT_BASE_IDX                                                             2\n#define mmDCHUBBUB_CTRL_STATUS                                                                         0x0534\n#define mmDCHUBBUB_CTRL_STATUS_BASE_IDX                                                                2\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL1                                                             0x053a\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL1_BASE_IDX                                                    2\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL2                                                             0x053b\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL2_BASE_IDX                                                    2\n#define mmDCHUBBUB_TIMEOUT_INTERRUPT_STATUS                                                            0x053c\n#define mmDCHUBBUB_TIMEOUT_INTERRUPT_STATUS_BASE_IDX                                                   2\n#define mmDCHUBBUB_TEST_DEBUG_INDEX                                                                    0x053d\n#define mmDCHUBBUB_TEST_DEBUG_INDEX_BASE_IDX                                                           2\n#define mmDCHUBBUB_TEST_DEBUG_DATA                                                                     0x053e\n#define mmDCHUBBUB_TEST_DEBUG_DATA_BASE_IDX                                                            2\n#define mmFMON_CTRL                                                                                    0x0548\n#define mmFMON_CTRL_BASE_IDX                                                                           2\n\n\n\n\n\n#define mmHUBP0_DCSURF_SURFACE_CONFIG                                                                  0x05e5\n#define mmHUBP0_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP0_DCSURF_ADDR_CONFIG                                                                     0x05e6\n#define mmHUBP0_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP0_DCSURF_TILING_CONFIG                                                                   0x05e7\n#define mmHUBP0_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START                                                              0x05e9\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x05ea\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_C                                                            0x05eb\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x05ec\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START                                                              0x05ed\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x05ee\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_C                                                            0x05ef\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x05f0\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG                                                                 0x05f1\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x05f2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP0_DCHUBP_CNTL                                                                            0x05f3\n#define mmHUBP0_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP0_HUBP_CLK_CNTL                                                                          0x05f4\n#define mmHUBP0_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP0_HUBPREQ_DEBUG_DB                                                                       0x05f6\n#define mmHUBP0_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP0_HUBPREQ_DEBUG                                                                          0x05f7\n#define mmHUBP0_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x05fb\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x05fc\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH                                                                0x0607\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_C                                                              0x0608\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x060a\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x060b\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x060c\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x060d\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x060e\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x060f\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x0610\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x0611\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x0612\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x0613\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x0614\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x0615\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x0616\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x0617\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x0618\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x0619\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ0_DCSURF_SURFACE_CONTROL                                                              0x061a\n#define mmHUBPREQ0_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL                                                                 0x061b\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL2                                                                0x061c\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x0620\n#define mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE                                                                0x0621\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH                                                           0x0622\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_C                                                              0x0623\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x0624\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x0625\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0626\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0627\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x0628\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ0_DCN_EXPANSION_MODE                                                                  0x062c\n#define mmHUBPREQ0_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_TTU_QOS_WM                                                                      0x062d\n#define mmHUBPREQ0_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL                                                                 0x062e\n#define mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL0                                                                 0x062f\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL1                                                                 0x0630\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL0                                                                 0x0631\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL1                                                                 0x0632\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL0                                                                  0x0633\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL1                                                                  0x0634\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ0_BLANK_OFFSET_0                                                                      0x0646\n#define mmHUBPREQ0_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ0_BLANK_OFFSET_1                                                                      0x0647\n#define mmHUBPREQ0_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ0_DST_DIMENSIONS                                                                      0x0648\n#define mmHUBPREQ0_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ0_DST_AFTER_SCALER                                                                    0x0649\n#define mmHUBPREQ0_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ0_PREFETCH_SETTINGS                                                                   0x064a\n#define mmHUBPREQ0_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define mmHUBPREQ0_PREFETCH_SETTINGS_C                                                                 0x064b\n#define mmHUBPREQ0_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_0                                                                 0x064c\n#define mmHUBPREQ0_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_1                                                                 0x064d\n#define mmHUBPREQ0_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_2                                                                 0x064e\n#define mmHUBPREQ0_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_3                                                                 0x064f\n#define mmHUBPREQ0_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_4                                                                 0x0650\n#define mmHUBPREQ0_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ0_FLIP_PARAMETERS_0                                                                   0x0651\n#define mmHUBPREQ0_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define mmHUBPREQ0_FLIP_PARAMETERS_2                                                                   0x0653\n#define mmHUBPREQ0_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define mmHUBPREQ0_NOM_PARAMETERS_4                                                                    0x0658\n#define mmHUBPREQ0_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_5                                                                    0x0659\n#define mmHUBPREQ0_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_6                                                                    0x065a\n#define mmHUBPREQ0_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_7                                                                    0x065b\n#define mmHUBPREQ0_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ0_PER_LINE_DELIVERY_PRE                                                               0x065c\n#define mmHUBPREQ0_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ0_PER_LINE_DELIVERY                                                                   0x065d\n#define mmHUBPREQ0_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ0_CURSOR_SETTINGS                                                                     0x065e\n#define mmHUBPREQ0_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ                                                                0x065f\n#define mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT                                                               0x0660\n#define mmHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL                                                                0x0661\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS                                                              0x0662\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET0_HUBPRET_CONTROL                                                                     0x066a\n#define mmHUBPRET0_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET0_HUBPRET_MEM_PWR_CTRL                                                                0x066b\n#define mmHUBPRET0_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET0_HUBPRET_MEM_PWR_STATUS                                                              0x066c\n#define mmHUBPRET0_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL0                                                             0x066d\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL1                                                             0x066e\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE0                                                                  0x066f\n#define mmHUBPRET0_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET0_HUBPRET_READ_LINE1                                                                  0x0670\n#define mmHUBPRET0_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET0_HUBPRET_INTERRUPT                                                                   0x0671\n#define mmHUBPRET0_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET0_HUBPRET_READ_LINE_VALUE                                                             0x0672\n#define mmHUBPRET0_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE_STATUS                                                            0x0673\n#define mmHUBPRET0_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR0_0_CURSOR_CONTROL                                                                     0x0678\n#define mmCURSOR0_0_CURSOR_CONTROL_BASE_IDX                                                            2\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS                                                             0x0679\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x067a\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define mmCURSOR0_0_CURSOR_SIZE                                                                        0x067b\n#define mmCURSOR0_0_CURSOR_SIZE_BASE_IDX                                                               2\n#define mmCURSOR0_0_CURSOR_POSITION                                                                    0x067c\n#define mmCURSOR0_0_CURSOR_POSITION_BASE_IDX                                                           2\n#define mmCURSOR0_0_CURSOR_HOT_SPOT                                                                    0x067d\n#define mmCURSOR0_0_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define mmCURSOR0_0_CURSOR_STEREO_CONTROL                                                              0x067e\n#define mmCURSOR0_0_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define mmCURSOR0_0_CURSOR_DST_OFFSET                                                                  0x067f\n#define mmCURSOR0_0_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define mmCURSOR0_0_CURSOR_MEM_PWR_CTRL                                                                0x0680\n#define mmCURSOR0_0_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmCURSOR0_0_CURSOR_MEM_PWR_STATUS                                                              0x0681\n#define mmCURSOR0_0_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmCURSOR0_0_DMDATA_ADDRESS_HIGH                                                                0x0682\n#define mmCURSOR0_0_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmCURSOR0_0_DMDATA_ADDRESS_LOW                                                                 0x0683\n#define mmCURSOR0_0_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define mmCURSOR0_0_DMDATA_CNTL                                                                        0x0684\n#define mmCURSOR0_0_DMDATA_CNTL_BASE_IDX                                                               2\n#define mmCURSOR0_0_DMDATA_QOS_CNTL                                                                    0x0685\n#define mmCURSOR0_0_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define mmCURSOR0_0_DMDATA_STATUS                                                                      0x0686\n#define mmCURSOR0_0_DMDATA_STATUS_BASE_IDX                                                             2\n#define mmCURSOR0_0_DMDATA_SW_CNTL                                                                     0x0687\n#define mmCURSOR0_0_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define mmCURSOR0_0_DMDATA_SW_DATA                                                                     0x0688\n#define mmCURSOR0_0_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n\n#define mmHUBP1_DCSURF_SURFACE_CONFIG                                                                  0x06c1\n#define mmHUBP1_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP1_DCSURF_ADDR_CONFIG                                                                     0x06c2\n#define mmHUBP1_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP1_DCSURF_TILING_CONFIG                                                                   0x06c3\n#define mmHUBP1_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START                                                              0x06c5\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x06c6\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_C                                                            0x06c7\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x06c8\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START                                                              0x06c9\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x06ca\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_C                                                            0x06cb\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x06cc\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG                                                                 0x06cd\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x06ce\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP1_DCHUBP_CNTL                                                                            0x06cf\n#define mmHUBP1_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP1_HUBP_CLK_CNTL                                                                          0x06d0\n#define mmHUBP1_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP1_HUBPREQ_DEBUG_DB                                                                       0x06d2\n#define mmHUBP1_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP1_HUBPREQ_DEBUG                                                                          0x06d3\n#define mmHUBP1_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x06d7\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x06d8\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH                                                                0x06e3\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_C                                                              0x06e4\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x06e6\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x06e7\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x06e8\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x06e9\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x06ea\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x06eb\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x06ec\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x06ed\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x06ee\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x06ef\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x06f0\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x06f1\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x06f2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x06f3\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x06f4\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x06f5\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ1_DCSURF_SURFACE_CONTROL                                                              0x06f6\n#define mmHUBPREQ1_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL                                                                 0x06f7\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL2                                                                0x06f8\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x06fc\n#define mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE                                                                0x06fd\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH                                                           0x06fe\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_C                                                              0x06ff\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x0700\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x0701\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0702\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0703\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x0704\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ1_DCN_EXPANSION_MODE                                                                  0x0708\n#define mmHUBPREQ1_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_TTU_QOS_WM                                                                      0x0709\n#define mmHUBPREQ1_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL                                                                 0x070a\n#define mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL0                                                                 0x070b\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL1                                                                 0x070c\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL0                                                                 0x070d\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL1                                                                 0x070e\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL0                                                                  0x070f\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL1                                                                  0x0710\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL0                                                                  0x0711\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL1                                                                  0x0712\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ1_BLANK_OFFSET_0                                                                      0x0722\n#define mmHUBPREQ1_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ1_BLANK_OFFSET_1                                                                      0x0723\n#define mmHUBPREQ1_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ1_DST_DIMENSIONS                                                                      0x0724\n#define mmHUBPREQ1_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ1_DST_AFTER_SCALER                                                                    0x0725\n#define mmHUBPREQ1_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ1_PREFETCH_SETTINGS                                                                   0x0726\n#define mmHUBPREQ1_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define mmHUBPREQ1_PREFETCH_SETTINGS_C                                                                 0x0727\n#define mmHUBPREQ1_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_0                                                                 0x0728\n#define mmHUBPREQ1_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_1                                                                 0x0729\n#define mmHUBPREQ1_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_2                                                                 0x072a\n#define mmHUBPREQ1_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_3                                                                 0x072b\n#define mmHUBPREQ1_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_4                                                                 0x072c\n#define mmHUBPREQ1_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ1_FLIP_PARAMETERS_0                                                                   0x072d\n#define mmHUBPREQ1_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define mmHUBPREQ1_FLIP_PARAMETERS_2                                                                   0x072f\n#define mmHUBPREQ1_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define mmHUBPREQ1_NOM_PARAMETERS_4                                                                    0x0734\n#define mmHUBPREQ1_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_5                                                                    0x0735\n#define mmHUBPREQ1_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_6                                                                    0x0736\n#define mmHUBPREQ1_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_7                                                                    0x0737\n#define mmHUBPREQ1_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ1_PER_LINE_DELIVERY_PRE                                                               0x0738\n#define mmHUBPREQ1_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ1_PER_LINE_DELIVERY                                                                   0x0739\n#define mmHUBPREQ1_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ1_CURSOR_SETTINGS                                                                     0x073a\n#define mmHUBPREQ1_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ                                                                0x073b\n#define mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT                                                               0x073c\n#define mmHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL                                                                0x073d\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS                                                              0x073e\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET1_HUBPRET_CONTROL                                                                     0x0746\n#define mmHUBPRET1_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET1_HUBPRET_MEM_PWR_CTRL                                                                0x0747\n#define mmHUBPRET1_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET1_HUBPRET_MEM_PWR_STATUS                                                              0x0748\n#define mmHUBPRET1_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL0                                                             0x0749\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL1                                                             0x074a\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE0                                                                  0x074b\n#define mmHUBPRET1_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET1_HUBPRET_READ_LINE1                                                                  0x074c\n#define mmHUBPRET1_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET1_HUBPRET_INTERRUPT                                                                   0x074d\n#define mmHUBPRET1_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET1_HUBPRET_READ_LINE_VALUE                                                             0x074e\n#define mmHUBPRET1_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE_STATUS                                                            0x074f\n#define mmHUBPRET1_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR0_1_CURSOR_CONTROL                                                                     0x0754\n#define mmCURSOR0_1_CURSOR_CONTROL_BASE_IDX                                                            2\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS                                                             0x0755\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x0756\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define mmCURSOR0_1_CURSOR_SIZE                                                                        0x0757\n#define mmCURSOR0_1_CURSOR_SIZE_BASE_IDX                                                               2\n#define mmCURSOR0_1_CURSOR_POSITION                                                                    0x0758\n#define mmCURSOR0_1_CURSOR_POSITION_BASE_IDX                                                           2\n#define mmCURSOR0_1_CURSOR_HOT_SPOT                                                                    0x0759\n#define mmCURSOR0_1_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define mmCURSOR0_1_CURSOR_STEREO_CONTROL                                                              0x075a\n#define mmCURSOR0_1_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define mmCURSOR0_1_CURSOR_DST_OFFSET                                                                  0x075b\n#define mmCURSOR0_1_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define mmCURSOR0_1_CURSOR_MEM_PWR_CTRL                                                                0x075c\n#define mmCURSOR0_1_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmCURSOR0_1_CURSOR_MEM_PWR_STATUS                                                              0x075d\n#define mmCURSOR0_1_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmCURSOR0_1_DMDATA_ADDRESS_HIGH                                                                0x075e\n#define mmCURSOR0_1_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmCURSOR0_1_DMDATA_ADDRESS_LOW                                                                 0x075f\n#define mmCURSOR0_1_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define mmCURSOR0_1_DMDATA_CNTL                                                                        0x0760\n#define mmCURSOR0_1_DMDATA_CNTL_BASE_IDX                                                               2\n#define mmCURSOR0_1_DMDATA_QOS_CNTL                                                                    0x0761\n#define mmCURSOR0_1_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define mmCURSOR0_1_DMDATA_STATUS                                                                      0x0762\n#define mmCURSOR0_1_DMDATA_STATUS_BASE_IDX                                                             2\n#define mmCURSOR0_1_DMDATA_SW_CNTL                                                                     0x0763\n#define mmCURSOR0_1_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define mmCURSOR0_1_DMDATA_SW_DATA                                                                     0x0764\n#define mmCURSOR0_1_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n\n#define mmHUBP2_DCSURF_SURFACE_CONFIG                                                                  0x079d\n#define mmHUBP2_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP2_DCSURF_ADDR_CONFIG                                                                     0x079e\n#define mmHUBP2_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP2_DCSURF_TILING_CONFIG                                                                   0x079f\n#define mmHUBP2_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START                                                              0x07a1\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x07a2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START_C                                                            0x07a3\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x07a4\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START                                                              0x07a5\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x07a6\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START_C                                                            0x07a7\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x07a8\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG                                                                 0x07a9\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x07aa\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP2_DCHUBP_CNTL                                                                            0x07ab\n#define mmHUBP2_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP2_HUBP_CLK_CNTL                                                                          0x07ac\n#define mmHUBP2_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP2_HUBPREQ_DEBUG_DB                                                                       0x07ae\n#define mmHUBP2_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP2_HUBPREQ_DEBUG                                                                          0x07af\n#define mmHUBP2_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x07b3\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x07b4\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH                                                                0x07bf\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH_C                                                              0x07c0\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x07c2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x07c3\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x07c4\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x07c5\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x07c6\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x07c7\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x07c8\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x07c9\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x07ca\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x07cb\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x07cc\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x07cd\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x07ce\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x07cf\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x07d0\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x07d1\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ2_DCSURF_SURFACE_CONTROL                                                              0x07d2\n#define mmHUBPREQ2_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL                                                                 0x07d3\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL2                                                                0x07d4\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x07d8\n#define mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE                                                                0x07d9\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH                                                           0x07da\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_C                                                              0x07db\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x07dc\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x07dd\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x07de\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x07df\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x07e0\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ2_DCN_EXPANSION_MODE                                                                  0x07e4\n#define mmHUBPREQ2_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ2_DCN_TTU_QOS_WM                                                                      0x07e5\n#define mmHUBPREQ2_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL                                                                 0x07e6\n#define mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL0                                                                 0x07e7\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL1                                                                 0x07e8\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL0                                                                 0x07e9\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL1                                                                 0x07ea\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL0                                                                  0x07eb\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL1                                                                  0x07ec\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ2_DCN_CUR1_TTU_CNTL0                                                                  0x07ed\n#define mmHUBPREQ2_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ2_DCN_CUR1_TTU_CNTL1                                                                  0x07ee\n#define mmHUBPREQ2_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ2_BLANK_OFFSET_0                                                                      0x07fe\n#define mmHUBPREQ2_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ2_BLANK_OFFSET_1                                                                      0x07ff\n#define mmHUBPREQ2_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ2_DST_DIMENSIONS                                                                      0x0800\n#define mmHUBPREQ2_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ2_DST_AFTER_SCALER                                                                    0x0801\n#define mmHUBPREQ2_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ2_PREFETCH_SETTINGS                                                                   0x0802\n#define mmHUBPREQ2_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define mmHUBPREQ2_PREFETCH_SETTINGS_C                                                                 0x0803\n#define mmHUBPREQ2_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_0                                                                 0x0804\n#define mmHUBPREQ2_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_1                                                                 0x0805\n#define mmHUBPREQ2_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_2                                                                 0x0806\n#define mmHUBPREQ2_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_3                                                                 0x0807\n#define mmHUBPREQ2_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_4                                                                 0x0808\n#define mmHUBPREQ2_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ2_FLIP_PARAMETERS_0                                                                   0x0809\n#define mmHUBPREQ2_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define mmHUBPREQ2_FLIP_PARAMETERS_2                                                                   0x080b\n#define mmHUBPREQ2_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define mmHUBPREQ2_NOM_PARAMETERS_4                                                                    0x0810\n#define mmHUBPREQ2_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_5                                                                    0x0811\n#define mmHUBPREQ2_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_6                                                                    0x0812\n#define mmHUBPREQ2_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_7                                                                    0x0813\n#define mmHUBPREQ2_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ2_PER_LINE_DELIVERY_PRE                                                               0x0814\n#define mmHUBPREQ2_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ2_PER_LINE_DELIVERY                                                                   0x0815\n#define mmHUBPREQ2_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ2_CURSOR_SETTINGS                                                                     0x0816\n#define mmHUBPREQ2_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ                                                                0x0817\n#define mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ2_DST_Y_DELTA_DRQ_LIMIT                                                               0x0818\n#define mmHUBPREQ2_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL                                                                0x0819\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS                                                              0x081a\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET2_HUBPRET_CONTROL                                                                     0x0822\n#define mmHUBPRET2_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET2_HUBPRET_MEM_PWR_CTRL                                                                0x0823\n#define mmHUBPRET2_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET2_HUBPRET_MEM_PWR_STATUS                                                              0x0824\n#define mmHUBPRET2_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL0                                                             0x0825\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL1                                                             0x0826\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET2_HUBPRET_READ_LINE0                                                                  0x0827\n#define mmHUBPRET2_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET2_HUBPRET_READ_LINE1                                                                  0x0828\n#define mmHUBPRET2_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET2_HUBPRET_INTERRUPT                                                                   0x0829\n#define mmHUBPRET2_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET2_HUBPRET_READ_LINE_VALUE                                                             0x082a\n#define mmHUBPRET2_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET2_HUBPRET_READ_LINE_STATUS                                                            0x082b\n#define mmHUBPRET2_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR0_2_CURSOR_CONTROL                                                                     0x0830\n#define mmCURSOR0_2_CURSOR_CONTROL_BASE_IDX                                                            2\n#define mmCURSOR0_2_CURSOR_SURFACE_ADDRESS                                                             0x0831\n#define mmCURSOR0_2_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define mmCURSOR0_2_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x0832\n#define mmCURSOR0_2_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define mmCURSOR0_2_CURSOR_SIZE                                                                        0x0833\n#define mmCURSOR0_2_CURSOR_SIZE_BASE_IDX                                                               2\n#define mmCURSOR0_2_CURSOR_POSITION                                                                    0x0834\n#define mmCURSOR0_2_CURSOR_POSITION_BASE_IDX                                                           2\n#define mmCURSOR0_2_CURSOR_HOT_SPOT                                                                    0x0835\n#define mmCURSOR0_2_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define mmCURSOR0_2_CURSOR_STEREO_CONTROL                                                              0x0836\n#define mmCURSOR0_2_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define mmCURSOR0_2_CURSOR_DST_OFFSET                                                                  0x0837\n#define mmCURSOR0_2_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define mmCURSOR0_2_CURSOR_MEM_PWR_CTRL                                                                0x0838\n#define mmCURSOR0_2_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmCURSOR0_2_CURSOR_MEM_PWR_STATUS                                                              0x0839\n#define mmCURSOR0_2_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmCURSOR0_2_DMDATA_ADDRESS_HIGH                                                                0x083a\n#define mmCURSOR0_2_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmCURSOR0_2_DMDATA_ADDRESS_LOW                                                                 0x083b\n#define mmCURSOR0_2_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define mmCURSOR0_2_DMDATA_CNTL                                                                        0x083c\n#define mmCURSOR0_2_DMDATA_CNTL_BASE_IDX                                                               2\n#define mmCURSOR0_2_DMDATA_QOS_CNTL                                                                    0x083d\n#define mmCURSOR0_2_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define mmCURSOR0_2_DMDATA_STATUS                                                                      0x083e\n#define mmCURSOR0_2_DMDATA_STATUS_BASE_IDX                                                             2\n#define mmCURSOR0_2_DMDATA_SW_CNTL                                                                     0x083f\n#define mmCURSOR0_2_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define mmCURSOR0_2_DMDATA_SW_DATA                                                                     0x0840\n#define mmCURSOR0_2_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n#define mmHUBP3_DCSURF_SURFACE_CONFIG                                                                  0x0879\n#define mmHUBP3_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP3_DCSURF_ADDR_CONFIG                                                                     0x087a\n#define mmHUBP3_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP3_DCSURF_TILING_CONFIG                                                                   0x087b\n#define mmHUBP3_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START                                                              0x087d\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x087e\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START_C                                                            0x087f\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x0880\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START                                                              0x0881\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x0882\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START_C                                                            0x0883\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x0884\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG                                                                 0x0885\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x0886\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP3_DCHUBP_CNTL                                                                            0x0887\n#define mmHUBP3_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP3_HUBP_CLK_CNTL                                                                          0x0888\n#define mmHUBP3_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP3_HUBPREQ_DEBUG_DB                                                                       0x088a\n#define mmHUBP3_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP3_HUBPREQ_DEBUG                                                                          0x088b\n#define mmHUBP3_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x088f\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x0890\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH                                                                0x089b\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH_C                                                              0x089c\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x089e\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x089f\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x08a0\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x08a1\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x08a2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x08a3\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x08a4\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x08a5\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x08a6\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x08a7\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x08a8\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x08a9\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x08aa\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x08ab\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x08ac\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x08ad\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ3_DCSURF_SURFACE_CONTROL                                                              0x08ae\n#define mmHUBPREQ3_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL                                                                 0x08af\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL2                                                                0x08b0\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x08b4\n#define mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE                                                                0x08b5\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH                                                           0x08b6\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_C                                                              0x08b7\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x08b8\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x08b9\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x08ba\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x08bb\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x08bc\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ3_DCN_EXPANSION_MODE                                                                  0x08c0\n#define mmHUBPREQ3_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ3_DCN_TTU_QOS_WM                                                                      0x08c1\n#define mmHUBPREQ3_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL                                                                 0x08c2\n#define mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL0                                                                 0x08c3\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL1                                                                 0x08c4\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL0                                                                 0x08c5\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL1                                                                 0x08c6\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL0                                                                  0x08c7\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL1                                                                  0x08c8\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ3_BLANK_OFFSET_0                                                                      0x08da\n#define mmHUBPREQ3_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ3_BLANK_OFFSET_1                                                                      0x08db\n#define mmHUBPREQ3_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ3_DST_DIMENSIONS                                                                      0x08dc\n#define mmHUBPREQ3_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ3_DST_AFTER_SCALER                                                                    0x08dd\n#define mmHUBPREQ3_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ3_PREFETCH_SETTINGS                                                                   0x08de\n#define mmHUBPREQ3_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define mmHUBPREQ3_PREFETCH_SETTINGS_C                                                                 0x08df\n#define mmHUBPREQ3_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_0                                                                 0x08e0\n#define mmHUBPREQ3_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_1                                                                 0x08e1\n#define mmHUBPREQ3_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_2                                                                 0x08e2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_3                                                                 0x08e3\n#define mmHUBPREQ3_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_4                                                                 0x08e4\n#define mmHUBPREQ3_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ3_FLIP_PARAMETERS_0                                                                   0x08e5\n#define mmHUBPREQ3_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define mmHUBPREQ3_FLIP_PARAMETERS_2                                                                   0x08e7\n#define mmHUBPREQ3_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define mmHUBPREQ3_NOM_PARAMETERS_4                                                                    0x08ec\n#define mmHUBPREQ3_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_5                                                                    0x08ed\n#define mmHUBPREQ3_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_6                                                                    0x08ee\n#define mmHUBPREQ3_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_7                                                                    0x08ef\n#define mmHUBPREQ3_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ3_PER_LINE_DELIVERY_PRE                                                               0x08f0\n#define mmHUBPREQ3_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ3_PER_LINE_DELIVERY                                                                   0x08f1\n#define mmHUBPREQ3_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ3_CURSOR_SETTINGS                                                                     0x08f2\n#define mmHUBPREQ3_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ                                                                0x08f3\n#define mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ3_DST_Y_DELTA_DRQ_LIMIT                                                               0x08f4\n#define mmHUBPREQ3_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL                                                                0x08f5\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS                                                              0x08f6\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET3_HUBPRET_CONTROL                                                                     0x08fe\n#define mmHUBPRET3_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET3_HUBPRET_MEM_PWR_CTRL                                                                0x08ff\n#define mmHUBPRET3_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET3_HUBPRET_MEM_PWR_STATUS                                                              0x0900\n#define mmHUBPRET3_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL0                                                             0x0901\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL1                                                             0x0902\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET3_HUBPRET_READ_LINE0                                                                  0x0903\n#define mmHUBPRET3_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET3_HUBPRET_READ_LINE1                                                                  0x0904\n#define mmHUBPRET3_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET3_HUBPRET_INTERRUPT                                                                   0x0905\n#define mmHUBPRET3_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET3_HUBPRET_READ_LINE_VALUE                                                             0x0906\n#define mmHUBPRET3_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET3_HUBPRET_READ_LINE_STATUS                                                            0x0907\n#define mmHUBPRET3_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR0_3_CURSOR_CONTROL                                                                     0x090c\n#define mmCURSOR0_3_CURSOR_CONTROL_BASE_IDX                                                            2\n#define mmCURSOR0_3_CURSOR_SURFACE_ADDRESS                                                             0x090d\n#define mmCURSOR0_3_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define mmCURSOR0_3_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x090e\n#define mmCURSOR0_3_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define mmCURSOR0_3_CURSOR_SIZE                                                                        0x090f\n#define mmCURSOR0_3_CURSOR_SIZE_BASE_IDX                                                               2\n#define mmCURSOR0_3_CURSOR_POSITION                                                                    0x0910\n#define mmCURSOR0_3_CURSOR_POSITION_BASE_IDX                                                           2\n#define mmCURSOR0_3_CURSOR_HOT_SPOT                                                                    0x0911\n#define mmCURSOR0_3_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define mmCURSOR0_3_CURSOR_STEREO_CONTROL                                                              0x0912\n#define mmCURSOR0_3_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define mmCURSOR0_3_CURSOR_DST_OFFSET                                                                  0x0913\n#define mmCURSOR0_3_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define mmCURSOR0_3_CURSOR_MEM_PWR_CTRL                                                                0x0914\n#define mmCURSOR0_3_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmCURSOR0_3_CURSOR_MEM_PWR_STATUS                                                              0x0915\n#define mmCURSOR0_3_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmCURSOR0_3_DMDATA_ADDRESS_HIGH                                                                0x0916\n#define mmCURSOR0_3_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmCURSOR0_3_DMDATA_ADDRESS_LOW                                                                 0x0917\n#define mmCURSOR0_3_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define mmCURSOR0_3_DMDATA_CNTL                                                                        0x0918\n#define mmCURSOR0_3_DMDATA_CNTL_BASE_IDX                                                               2\n#define mmCURSOR0_3_DMDATA_QOS_CNTL                                                                    0x0919\n#define mmCURSOR0_3_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define mmCURSOR0_3_DMDATA_STATUS                                                                      0x091a\n#define mmCURSOR0_3_DMDATA_STATUS_BASE_IDX                                                             2\n#define mmCURSOR0_3_DMDATA_SW_CNTL                                                                     0x091b\n#define mmCURSOR0_3_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define mmCURSOR0_3_DMDATA_SW_DATA                                                                     0x091c\n#define mmCURSOR0_3_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n#define mmDPP_TOP0_DPP_CONTROL                                                                         0x0cc5\n#define mmDPP_TOP0_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP0_DPP_SOFT_RESET                                                                      0x0cc6\n#define mmDPP_TOP0_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP0_DPP_CRC_VAL_R_G                                                                     0x0cc7\n#define mmDPP_TOP0_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP0_DPP_CRC_VAL_B_A                                                                     0x0cc8\n#define mmDPP_TOP0_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP0_DPP_CRC_CTRL                                                                        0x0cc9\n#define mmDPP_TOP0_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP0_HOST_READ_CONTROL                                                                   0x0cca\n#define mmDPP_TOP0_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0ccf\n#define mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG0_FORMAT_CONTROL                                                                     0x0cd0\n#define mmCNVC_CFG0_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_R                                                                     0x0cd1\n#define mmCNVC_CFG0_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_G                                                                     0x0cd2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_B                                                                     0x0cd3\n#define mmCNVC_CFG0_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_SCALE_R                                                                    0x0cd4\n#define mmCNVC_CFG0_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define mmCNVC_CFG0_FCNV_FP_SCALE_G                                                                    0x0cd5\n#define mmCNVC_CFG0_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define mmCNVC_CFG0_FCNV_FP_SCALE_B                                                                    0x0cd6\n#define mmCNVC_CFG0_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define mmCNVC_CFG0_COLOR_KEYER_CONTROL                                                                0x0cd7\n#define mmCNVC_CFG0_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG0_COLOR_KEYER_ALPHA                                                                  0x0cd8\n#define mmCNVC_CFG0_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG0_COLOR_KEYER_RED                                                                    0x0cd9\n#define mmCNVC_CFG0_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG0_COLOR_KEYER_GREEN                                                                  0x0cda\n#define mmCNVC_CFG0_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG0_COLOR_KEYER_BLUE                                                                   0x0cdb\n#define mmCNVC_CFG0_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define mmCNVC_CFG0_ALPHA_2BIT_LUT                                                                     0x0cdd\n#define mmCNVC_CFG0_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n\n\n\n\n#define mmCNVC_CUR0_CURSOR0_CONTROL                                                                    0x0ce0\n#define mmCNVC_CUR0_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR0_CURSOR0_COLOR0                                                                     0x0ce1\n#define mmCNVC_CUR0_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR0_CURSOR0_COLOR1                                                                     0x0ce2\n#define mmCNVC_CUR0_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS                                                              0x0ce3\n#define mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL0_SCL_COEF_RAM_TAP_SELECT                                                                0x0cea\n#define mmDSCL0_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL0_SCL_COEF_RAM_TAP_DATA                                                                  0x0ceb\n#define mmDSCL0_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL0_SCL_MODE                                                                               0x0cec\n#define mmDSCL0_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL0_SCL_TAP_CONTROL                                                                        0x0ced\n#define mmDSCL0_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL0_DSCL_CONTROL                                                                           0x0cee\n#define mmDSCL0_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_2TAP_CONTROL                                                                      0x0cef\n#define mmDSCL0_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0cf0\n#define mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0cf1\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL0_SCL_HORZ_FILTER_INIT                                                                   0x0cf2\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0cf3\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_C                                                                 0x0cf4\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0cf5\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL0_SCL_VERT_FILTER_INIT                                                                   0x0cf6\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT                                                               0x0cf7\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0cf8\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_C                                                                 0x0cf9\n#define mmDSCL0_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0cfa\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL0_SCL_BLACK_OFFSET                                                                       0x0cfb\n#define mmDSCL0_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL0_DSCL_UPDATE                                                                            0x0cfc\n#define mmDSCL0_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL0_DSCL_AUTOCAL                                                                           0x0cfd\n#define mmDSCL0_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0cfe\n#define mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0cff\n#define mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL0_OTG_H_BLANK                                                                            0x0d00\n#define mmDSCL0_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL0_OTG_V_BLANK                                                                            0x0d01\n#define mmDSCL0_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL0_RECOUT_START                                                                           0x0d02\n#define mmDSCL0_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL0_RECOUT_SIZE                                                                            0x0d03\n#define mmDSCL0_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL0_MPC_SIZE                                                                               0x0d04\n#define mmDSCL0_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL0_LB_DATA_FORMAT                                                                         0x0d05\n#define mmDSCL0_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL0_LB_MEMORY_CTRL                                                                         0x0d06\n#define mmDSCL0_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL0_LB_V_COUNTER                                                                           0x0d07\n#define mmDSCL0_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_MEM_PWR_CTRL                                                                      0x0d08\n#define mmDSCL0_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL0_DSCL_MEM_PWR_STATUS                                                                    0x0d09\n#define mmDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL0_OBUF_CONTROL                                                                           0x0d0a\n#define mmDSCL0_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL0_OBUF_MEM_PWR_CTRL                                                                      0x0d0b\n#define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM0_CM_CONTROL                                                                               0x0d1a\n#define mmCM0_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM0_CM_ICSC_CONTROL                                                                          0x0d1b\n#define mmCM0_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C11_C12                                                                          0x0d1c\n#define mmCM0_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C13_C14                                                                          0x0d1d\n#define mmCM0_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C21_C22                                                                          0x0d1e\n#define mmCM0_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C23_C24                                                                          0x0d1f\n#define mmCM0_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C31_C32                                                                          0x0d20\n#define mmCM0_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C33_C34                                                                          0x0d21\n#define mmCM0_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_B_C11_C12                                                                        0x0d22\n#define mmCM0_CM_ICSC_B_C11_C12_BASE_IDX                                                               2\n#define mmCM0_CM_ICSC_B_C13_C14                                                                        0x0d23\n#define mmCM0_CM_ICSC_B_C13_C14_BASE_IDX                                                               2\n#define mmCM0_CM_ICSC_B_C21_C22                                                                        0x0d24\n#define mmCM0_CM_ICSC_B_C21_C22_BASE_IDX                                                               2\n#define mmCM0_CM_ICSC_B_C23_C24                                                                        0x0d25\n#define mmCM0_CM_ICSC_B_C23_C24_BASE_IDX                                                               2\n#define mmCM0_CM_ICSC_B_C31_C32                                                                        0x0d26\n#define mmCM0_CM_ICSC_B_C31_C32_BASE_IDX                                                               2\n#define mmCM0_CM_ICSC_B_C33_C34                                                                        0x0d27\n#define mmCM0_CM_ICSC_B_C33_C34_BASE_IDX                                                               2\n#define mmCM0_CM_GAMUT_REMAP_CONTROL                                                                   0x0d28\n#define mmCM0_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C11_C12                                                                   0x0d29\n#define mmCM0_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C13_C14                                                                   0x0d2a\n#define mmCM0_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C21_C22                                                                   0x0d2b\n#define mmCM0_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C23_C24                                                                   0x0d2c\n#define mmCM0_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C31_C32                                                                   0x0d2d\n#define mmCM0_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C33_C34                                                                   0x0d2e\n#define mmCM0_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_B_C11_C12                                                                 0x0d2f\n#define mmCM0_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C13_C14                                                                 0x0d30\n#define mmCM0_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C21_C22                                                                 0x0d31\n#define mmCM0_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C23_C24                                                                 0x0d32\n#define mmCM0_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C31_C32                                                                 0x0d33\n#define mmCM0_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C33_C34                                                                 0x0d34\n#define mmCM0_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define mmCM0_CM_BIAS_CR_R                                                                             0x0d35\n#define mmCM0_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define mmCM0_CM_BIAS_Y_G_CB_B                                                                         0x0d36\n#define mmCM0_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define mmCM0_CM_DGAM_CONTROL                                                                          0x0d37\n#define mmCM0_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM0_CM_DGAM_LUT_INDEX                                                                        0x0d38\n#define mmCM0_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM0_CM_DGAM_LUT_DATA                                                                         0x0d39\n#define mmCM0_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM0_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x0d3a\n#define mmCM0_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_B                                                                0x0d3b\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_G                                                                0x0d3c\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_R                                                                0x0d3d\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x0d3e\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x0d3f\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x0d40\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x0d41\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x0d42\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x0d43\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x0d44\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x0d45\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x0d46\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_REGION_0_1                                                                  0x0d47\n#define mmCM0_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_2_3                                                                  0x0d48\n#define mmCM0_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_4_5                                                                  0x0d49\n#define mmCM0_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_6_7                                                                  0x0d4a\n#define mmCM0_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_8_9                                                                  0x0d4b\n#define mmCM0_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_10_11                                                                0x0d4c\n#define mmCM0_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_REGION_12_13                                                                0x0d4d\n#define mmCM0_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_REGION_14_15                                                                0x0d4e\n#define mmCM0_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_B                                                                0x0d4f\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_G                                                                0x0d50\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_R                                                                0x0d51\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x0d52\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x0d53\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x0d54\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x0d55\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x0d56\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x0d57\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x0d58\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x0d59\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x0d5a\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_REGION_0_1                                                                  0x0d5b\n#define mmCM0_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_2_3                                                                  0x0d5c\n#define mmCM0_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_4_5                                                                  0x0d5d\n#define mmCM0_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_6_7                                                                  0x0d5e\n#define mmCM0_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_8_9                                                                  0x0d5f\n#define mmCM0_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_10_11                                                                0x0d60\n#define mmCM0_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_REGION_12_13                                                                0x0d61\n#define mmCM0_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_REGION_14_15                                                                0x0d62\n#define mmCM0_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM0_CM_BLNDGAM_CONTROL                                                                       0x0d63\n#define mmCM0_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define mmCM0_CM_BLNDGAM_LUT_INDEX                                                                     0x0d64\n#define mmCM0_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define mmCM0_CM_BLNDGAM_LUT_DATA                                                                      0x0d65\n#define mmCM0_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define mmCM0_CM_BLNDGAM_LUT_WRITE_EN_MASK                                                             0x0d66\n#define mmCM0_CM_BLNDGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x0d67\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x0d68\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x0d69\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_B                                                             0x0d6a\n#define mmCM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_G                                                             0x0d6b\n#define mmCM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_R                                                             0x0d6c\n#define mmCM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x0d6d\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x0d6e\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x0d6f\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x0d70\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x0d71\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x0d72\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x0d73\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x0d74\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x0d75\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x0d76\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x0d77\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x0d78\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x0d79\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x0d7a\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x0d7b\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x0d7c\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x0d7d\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x0d7e\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x0d7f\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x0d80\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x0d81\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x0d82\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x0d83\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x0d84\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x0d85\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x0d86\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_B                                                             0x0d87\n#define mmCM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_G                                                             0x0d88\n#define mmCM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_R                                                             0x0d89\n#define mmCM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x0d8a\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x0d8b\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x0d8c\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x0d8d\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x0d8e\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x0d8f\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x0d90\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x0d91\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x0d92\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x0d93\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x0d94\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x0d95\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x0d96\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x0d97\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x0d98\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x0d99\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x0d9a\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x0d9b\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x0d9c\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x0d9d\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x0d9e\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x0d9f\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x0da0\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define mmCM0_CM_HDR_MULT_COEF                                                                         0x0da1\n#define mmCM0_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM0_CM_MEM_PWR_CTRL                                                                          0x0da2\n#define mmCM0_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM0_CM_MEM_PWR_STATUS                                                                        0x0da3\n#define mmCM0_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM0_CM_DEALPHA                                                                               0x0da5\n#define mmCM0_CM_DEALPHA_BASE_IDX                                                                      2\n#define mmCM0_CM_COEF_FORMAT                                                                           0x0da6\n#define mmCM0_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define mmCM0_CM_SHAPER_CONTROL                                                                        0x0da7\n#define mmCM0_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define mmCM0_CM_SHAPER_OFFSET_R                                                                       0x0da8\n#define mmCM0_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_OFFSET_G                                                                       0x0da9\n#define mmCM0_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_OFFSET_B                                                                       0x0daa\n#define mmCM0_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_SCALE_R                                                                        0x0dab\n#define mmCM0_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define mmCM0_CM_SHAPER_SCALE_G_B                                                                      0x0dac\n#define mmCM0_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define mmCM0_CM_SHAPER_LUT_INDEX                                                                      0x0dad\n#define mmCM0_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM0_CM_SHAPER_LUT_DATA                                                                       0x0dae\n#define mmCM0_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x0daf\n#define mmCM0_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_B                                                              0x0db0\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_G                                                              0x0db1\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_R                                                              0x0db2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_B                                                                0x0db3\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_G                                                                0x0db4\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_R                                                                0x0db5\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_0_1                                                                0x0db6\n#define mmCM0_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_2_3                                                                0x0db7\n#define mmCM0_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_4_5                                                                0x0db8\n#define mmCM0_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_6_7                                                                0x0db9\n#define mmCM0_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_8_9                                                                0x0dba\n#define mmCM0_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_10_11                                                              0x0dbb\n#define mmCM0_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_12_13                                                              0x0dbc\n#define mmCM0_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_14_15                                                              0x0dbd\n#define mmCM0_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_16_17                                                              0x0dbe\n#define mmCM0_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_18_19                                                              0x0dbf\n#define mmCM0_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_20_21                                                              0x0dc0\n#define mmCM0_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_22_23                                                              0x0dc1\n#define mmCM0_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_24_25                                                              0x0dc2\n#define mmCM0_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_26_27                                                              0x0dc3\n#define mmCM0_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_28_29                                                              0x0dc4\n#define mmCM0_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_30_31                                                              0x0dc5\n#define mmCM0_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_32_33                                                              0x0dc6\n#define mmCM0_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_B                                                              0x0dc7\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_G                                                              0x0dc8\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_R                                                              0x0dc9\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_B                                                                0x0dca\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_G                                                                0x0dcb\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_R                                                                0x0dcc\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_0_1                                                                0x0dcd\n#define mmCM0_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_2_3                                                                0x0dce\n#define mmCM0_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_4_5                                                                0x0dcf\n#define mmCM0_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_6_7                                                                0x0dd0\n#define mmCM0_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_8_9                                                                0x0dd1\n#define mmCM0_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_10_11                                                              0x0dd2\n#define mmCM0_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_12_13                                                              0x0dd3\n#define mmCM0_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_14_15                                                              0x0dd4\n#define mmCM0_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_16_17                                                              0x0dd5\n#define mmCM0_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_18_19                                                              0x0dd6\n#define mmCM0_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_20_21                                                              0x0dd7\n#define mmCM0_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_22_23                                                              0x0dd8\n#define mmCM0_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_24_25                                                              0x0dd9\n#define mmCM0_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_26_27                                                              0x0dda\n#define mmCM0_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_28_29                                                              0x0ddb\n#define mmCM0_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_30_31                                                              0x0ddc\n#define mmCM0_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_32_33                                                              0x0ddd\n#define mmCM0_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM0_CM_MEM_PWR_CTRL2                                                                         0x0dde\n#define mmCM0_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define mmCM0_CM_MEM_PWR_STATUS2                                                                       0x0ddf\n#define mmCM0_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define mmCM0_CM_3DLUT_MODE                                                                            0x0de0\n#define mmCM0_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define mmCM0_CM_3DLUT_INDEX                                                                           0x0de1\n#define mmCM0_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define mmCM0_CM_3DLUT_DATA                                                                            0x0de2\n#define mmCM0_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define mmCM0_CM_3DLUT_DATA_30BIT                                                                      0x0de3\n#define mmCM0_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define mmCM0_CM_3DLUT_READ_WRITE_CONTROL                                                              0x0de4\n#define mmCM0_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define mmCM0_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x0de5\n#define mmCM0_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define mmCM0_CM_3DLUT_OUT_OFFSET_R                                                                    0x0de6\n#define mmCM0_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define mmCM0_CM_3DLUT_OUT_OFFSET_G                                                                    0x0de7\n#define mmCM0_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define mmCM0_CM_3DLUT_OUT_OFFSET_B                                                                    0x0de8\n#define mmCM0_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define mmCM0_CM_TEST_DEBUG_INDEX                                                                      0x0de9\n#define mmCM0_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM0_CM_TEST_DEBUG_DATA                                                                       0x0dea\n#define mmCM0_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n#define mmDPP_TOP1_DPP_CONTROL                                                                         0x0e30\n#define mmDPP_TOP1_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP1_DPP_SOFT_RESET                                                                      0x0e31\n#define mmDPP_TOP1_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP1_DPP_CRC_VAL_R_G                                                                     0x0e32\n#define mmDPP_TOP1_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP1_DPP_CRC_VAL_B_A                                                                     0x0e33\n#define mmDPP_TOP1_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP1_DPP_CRC_CTRL                                                                        0x0e34\n#define mmDPP_TOP1_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP1_HOST_READ_CONTROL                                                                   0x0e35\n#define mmDPP_TOP1_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0e3a\n#define mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG1_FORMAT_CONTROL                                                                     0x0e3b\n#define mmCNVC_CFG1_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_BIAS_R                                                                     0x0e3c\n#define mmCNVC_CFG1_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_BIAS_G                                                                     0x0e3d\n#define mmCNVC_CFG1_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_BIAS_B                                                                     0x0e3e\n#define mmCNVC_CFG1_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_SCALE_R                                                                    0x0e3f\n#define mmCNVC_CFG1_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define mmCNVC_CFG1_FCNV_FP_SCALE_G                                                                    0x0e40\n#define mmCNVC_CFG1_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define mmCNVC_CFG1_FCNV_FP_SCALE_B                                                                    0x0e41\n#define mmCNVC_CFG1_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define mmCNVC_CFG1_COLOR_KEYER_CONTROL                                                                0x0e42\n#define mmCNVC_CFG1_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG1_COLOR_KEYER_ALPHA                                                                  0x0e43\n#define mmCNVC_CFG1_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG1_COLOR_KEYER_RED                                                                    0x0e44\n#define mmCNVC_CFG1_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG1_COLOR_KEYER_GREEN                                                                  0x0e45\n#define mmCNVC_CFG1_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG1_COLOR_KEYER_BLUE                                                                   0x0e46\n#define mmCNVC_CFG1_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define mmCNVC_CFG1_ALPHA_2BIT_LUT                                                                     0x0e48\n#define mmCNVC_CFG1_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n\n\n\n#define mmCNVC_CUR1_CURSOR0_CONTROL                                                                    0x0e4b\n#define mmCNVC_CUR1_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR1_CURSOR0_COLOR0                                                                     0x0e4c\n#define mmCNVC_CUR1_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR1_CURSOR0_COLOR1                                                                     0x0e4d\n#define mmCNVC_CUR1_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS                                                              0x0e4e\n#define mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL1_SCL_COEF_RAM_TAP_SELECT                                                                0x0e55\n#define mmDSCL1_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL1_SCL_COEF_RAM_TAP_DATA                                                                  0x0e56\n#define mmDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL1_SCL_MODE                                                                               0x0e57\n#define mmDSCL1_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL1_SCL_TAP_CONTROL                                                                        0x0e58\n#define mmDSCL1_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL1_DSCL_CONTROL                                                                           0x0e59\n#define mmDSCL1_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_2TAP_CONTROL                                                                      0x0e5a\n#define mmDSCL1_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0e5b\n#define mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0e5c\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL1_SCL_HORZ_FILTER_INIT                                                                   0x0e5d\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0e5e\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_C                                                                 0x0e5f\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0e60\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL1_SCL_VERT_FILTER_INIT                                                                   0x0e61\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT                                                               0x0e62\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0e63\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_C                                                                 0x0e64\n#define mmDSCL1_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0e65\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL1_SCL_BLACK_OFFSET                                                                       0x0e66\n#define mmDSCL1_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL1_DSCL_UPDATE                                                                            0x0e67\n#define mmDSCL1_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL1_DSCL_AUTOCAL                                                                           0x0e68\n#define mmDSCL1_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0e69\n#define mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0e6a\n#define mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL1_OTG_H_BLANK                                                                            0x0e6b\n#define mmDSCL1_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL1_OTG_V_BLANK                                                                            0x0e6c\n#define mmDSCL1_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL1_RECOUT_START                                                                           0x0e6d\n#define mmDSCL1_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL1_RECOUT_SIZE                                                                            0x0e6e\n#define mmDSCL1_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL1_MPC_SIZE                                                                               0x0e6f\n#define mmDSCL1_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL1_LB_DATA_FORMAT                                                                         0x0e70\n#define mmDSCL1_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL1_LB_MEMORY_CTRL                                                                         0x0e71\n#define mmDSCL1_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL1_LB_V_COUNTER                                                                           0x0e72\n#define mmDSCL1_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_MEM_PWR_CTRL                                                                      0x0e73\n#define mmDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL1_DSCL_MEM_PWR_STATUS                                                                    0x0e74\n#define mmDSCL1_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL1_OBUF_CONTROL                                                                           0x0e75\n#define mmDSCL1_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL1_OBUF_MEM_PWR_CTRL                                                                      0x0e76\n#define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM1_CM_CONTROL                                                                               0x0e85\n#define mmCM1_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM1_CM_ICSC_CONTROL                                                                          0x0e86\n#define mmCM1_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C11_C12                                                                          0x0e87\n#define mmCM1_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C13_C14                                                                          0x0e88\n#define mmCM1_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C21_C22                                                                          0x0e89\n#define mmCM1_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C23_C24                                                                          0x0e8a\n#define mmCM1_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C31_C32                                                                          0x0e8b\n#define mmCM1_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C33_C34                                                                          0x0e8c\n#define mmCM1_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_B_C11_C12                                                                        0x0e8d\n#define mmCM1_CM_ICSC_B_C11_C12_BASE_IDX                                                               2\n#define mmCM1_CM_ICSC_B_C13_C14                                                                        0x0e8e\n#define mmCM1_CM_ICSC_B_C13_C14_BASE_IDX                                                               2\n#define mmCM1_CM_ICSC_B_C21_C22                                                                        0x0e8f\n#define mmCM1_CM_ICSC_B_C21_C22_BASE_IDX                                                               2\n#define mmCM1_CM_ICSC_B_C23_C24                                                                        0x0e90\n#define mmCM1_CM_ICSC_B_C23_C24_BASE_IDX                                                               2\n#define mmCM1_CM_ICSC_B_C31_C32                                                                        0x0e91\n#define mmCM1_CM_ICSC_B_C31_C32_BASE_IDX                                                               2\n#define mmCM1_CM_ICSC_B_C33_C34                                                                        0x0e92\n#define mmCM1_CM_ICSC_B_C33_C34_BASE_IDX                                                               2\n#define mmCM1_CM_GAMUT_REMAP_CONTROL                                                                   0x0e93\n#define mmCM1_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C11_C12                                                                   0x0e94\n#define mmCM1_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C13_C14                                                                   0x0e95\n#define mmCM1_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C21_C22                                                                   0x0e96\n#define mmCM1_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C23_C24                                                                   0x0e97\n#define mmCM1_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C31_C32                                                                   0x0e98\n#define mmCM1_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C33_C34                                                                   0x0e99\n#define mmCM1_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_B_C11_C12                                                                 0x0e9a\n#define mmCM1_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C13_C14                                                                 0x0e9b\n#define mmCM1_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C21_C22                                                                 0x0e9c\n#define mmCM1_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C23_C24                                                                 0x0e9d\n#define mmCM1_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C31_C32                                                                 0x0e9e\n#define mmCM1_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C33_C34                                                                 0x0e9f\n#define mmCM1_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define mmCM1_CM_BIAS_CR_R                                                                             0x0ea0\n#define mmCM1_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define mmCM1_CM_BIAS_Y_G_CB_B                                                                         0x0ea1\n#define mmCM1_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define mmCM1_CM_DGAM_CONTROL                                                                          0x0ea2\n#define mmCM1_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM1_CM_DGAM_LUT_INDEX                                                                        0x0ea3\n#define mmCM1_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM1_CM_DGAM_LUT_DATA                                                                         0x0ea4\n#define mmCM1_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM1_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x0ea5\n#define mmCM1_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_B                                                                0x0ea6\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_G                                                                0x0ea7\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_R                                                                0x0ea8\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x0ea9\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x0eaa\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x0eab\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x0eac\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x0ead\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x0eae\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x0eaf\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x0eb0\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x0eb1\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_REGION_0_1                                                                  0x0eb2\n#define mmCM1_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_2_3                                                                  0x0eb3\n#define mmCM1_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_4_5                                                                  0x0eb4\n#define mmCM1_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_6_7                                                                  0x0eb5\n#define mmCM1_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_8_9                                                                  0x0eb6\n#define mmCM1_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_10_11                                                                0x0eb7\n#define mmCM1_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_REGION_12_13                                                                0x0eb8\n#define mmCM1_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_REGION_14_15                                                                0x0eb9\n#define mmCM1_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_B                                                                0x0eba\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_G                                                                0x0ebb\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_R                                                                0x0ebc\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x0ebd\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x0ebe\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x0ebf\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x0ec0\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x0ec1\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x0ec2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x0ec3\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x0ec4\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x0ec5\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_REGION_0_1                                                                  0x0ec6\n#define mmCM1_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_2_3                                                                  0x0ec7\n#define mmCM1_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_4_5                                                                  0x0ec8\n#define mmCM1_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_6_7                                                                  0x0ec9\n#define mmCM1_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_8_9                                                                  0x0eca\n#define mmCM1_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_10_11                                                                0x0ecb\n#define mmCM1_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_REGION_12_13                                                                0x0ecc\n#define mmCM1_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_REGION_14_15                                                                0x0ecd\n#define mmCM1_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM1_CM_BLNDGAM_CONTROL                                                                       0x0ece\n#define mmCM1_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define mmCM1_CM_BLNDGAM_LUT_INDEX                                                                     0x0ecf\n#define mmCM1_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define mmCM1_CM_BLNDGAM_LUT_DATA                                                                      0x0ed0\n#define mmCM1_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define mmCM1_CM_BLNDGAM_LUT_WRITE_EN_MASK                                                             0x0ed1\n#define mmCM1_CM_BLNDGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x0ed2\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x0ed3\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x0ed4\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_SLOPE_CNTL_B                                                             0x0ed5\n#define mmCM1_CM_BLNDGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_SLOPE_CNTL_G                                                             0x0ed6\n#define mmCM1_CM_BLNDGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_SLOPE_CNTL_R                                                             0x0ed7\n#define mmCM1_CM_BLNDGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x0ed8\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x0ed9\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x0eda\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x0edb\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x0edc\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x0edd\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x0ede\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x0edf\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x0ee0\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x0ee1\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x0ee2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x0ee3\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x0ee4\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x0ee5\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x0ee6\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x0ee7\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x0ee8\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x0ee9\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x0eea\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x0eeb\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x0eec\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x0eed\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x0eee\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x0eef\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x0ef0\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x0ef1\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_SLOPE_CNTL_B                                                             0x0ef2\n#define mmCM1_CM_BLNDGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_SLOPE_CNTL_G                                                             0x0ef3\n#define mmCM1_CM_BLNDGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_SLOPE_CNTL_R                                                             0x0ef4\n#define mmCM1_CM_BLNDGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x0ef5\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x0ef6\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x0ef7\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x0ef8\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x0ef9\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x0efa\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x0efb\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x0efc\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x0efd\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x0efe\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x0eff\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x0f00\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x0f01\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x0f02\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x0f03\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x0f04\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x0f05\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x0f06\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x0f07\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x0f08\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x0f09\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x0f0a\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x0f0b\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define mmCM1_CM_HDR_MULT_COEF                                                                         0x0f0c\n#define mmCM1_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM1_CM_MEM_PWR_CTRL                                                                          0x0f0d\n#define mmCM1_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM1_CM_MEM_PWR_STATUS                                                                        0x0f0e\n#define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM1_CM_DEALPHA                                                                               0x0f10\n#define mmCM1_CM_DEALPHA_BASE_IDX                                                                      2\n#define mmCM1_CM_COEF_FORMAT                                                                           0x0f11\n#define mmCM1_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define mmCM1_CM_SHAPER_CONTROL                                                                        0x0f12\n#define mmCM1_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define mmCM1_CM_SHAPER_OFFSET_R                                                                       0x0f13\n#define mmCM1_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_OFFSET_G                                                                       0x0f14\n#define mmCM1_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_OFFSET_B                                                                       0x0f15\n#define mmCM1_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_SCALE_R                                                                        0x0f16\n#define mmCM1_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define mmCM1_CM_SHAPER_SCALE_G_B                                                                      0x0f17\n#define mmCM1_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define mmCM1_CM_SHAPER_LUT_INDEX                                                                      0x0f18\n#define mmCM1_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM1_CM_SHAPER_LUT_DATA                                                                       0x0f19\n#define mmCM1_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x0f1a\n#define mmCM1_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_B                                                              0x0f1b\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_G                                                              0x0f1c\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_R                                                              0x0f1d\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_B                                                                0x0f1e\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_G                                                                0x0f1f\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_R                                                                0x0f20\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_0_1                                                                0x0f21\n#define mmCM1_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_2_3                                                                0x0f22\n#define mmCM1_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_4_5                                                                0x0f23\n#define mmCM1_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_6_7                                                                0x0f24\n#define mmCM1_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_8_9                                                                0x0f25\n#define mmCM1_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_10_11                                                              0x0f26\n#define mmCM1_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_12_13                                                              0x0f27\n#define mmCM1_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_14_15                                                              0x0f28\n#define mmCM1_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_16_17                                                              0x0f29\n#define mmCM1_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_18_19                                                              0x0f2a\n#define mmCM1_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_20_21                                                              0x0f2b\n#define mmCM1_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_22_23                                                              0x0f2c\n#define mmCM1_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_24_25                                                              0x0f2d\n#define mmCM1_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_26_27                                                              0x0f2e\n#define mmCM1_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_28_29                                                              0x0f2f\n#define mmCM1_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_30_31                                                              0x0f30\n#define mmCM1_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_32_33                                                              0x0f31\n#define mmCM1_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_B                                                              0x0f32\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_G                                                              0x0f33\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_R                                                              0x0f34\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_B                                                                0x0f35\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_G                                                                0x0f36\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_R                                                                0x0f37\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_0_1                                                                0x0f38\n#define mmCM1_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_2_3                                                                0x0f39\n#define mmCM1_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_4_5                                                                0x0f3a\n#define mmCM1_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_6_7                                                                0x0f3b\n#define mmCM1_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_8_9                                                                0x0f3c\n#define mmCM1_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_10_11                                                              0x0f3d\n#define mmCM1_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_12_13                                                              0x0f3e\n#define mmCM1_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_14_15                                                              0x0f3f\n#define mmCM1_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_16_17                                                              0x0f40\n#define mmCM1_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_18_19                                                              0x0f41\n#define mmCM1_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_20_21                                                              0x0f42\n#define mmCM1_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_22_23                                                              0x0f43\n#define mmCM1_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_24_25                                                              0x0f44\n#define mmCM1_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_26_27                                                              0x0f45\n#define mmCM1_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_28_29                                                              0x0f46\n#define mmCM1_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_30_31                                                              0x0f47\n#define mmCM1_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_32_33                                                              0x0f48\n#define mmCM1_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM1_CM_MEM_PWR_CTRL2                                                                         0x0f49\n#define mmCM1_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define mmCM1_CM_MEM_PWR_STATUS2                                                                       0x0f4a\n#define mmCM1_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define mmCM1_CM_3DLUT_MODE                                                                            0x0f4b\n#define mmCM1_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define mmCM1_CM_3DLUT_INDEX                                                                           0x0f4c\n#define mmCM1_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define mmCM1_CM_3DLUT_DATA                                                                            0x0f4d\n#define mmCM1_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define mmCM1_CM_3DLUT_DATA_30BIT                                                                      0x0f4e\n#define mmCM1_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define mmCM1_CM_3DLUT_READ_WRITE_CONTROL                                                              0x0f4f\n#define mmCM1_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define mmCM1_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x0f50\n#define mmCM1_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define mmCM1_CM_3DLUT_OUT_OFFSET_R                                                                    0x0f51\n#define mmCM1_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define mmCM1_CM_3DLUT_OUT_OFFSET_G                                                                    0x0f52\n#define mmCM1_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define mmCM1_CM_3DLUT_OUT_OFFSET_B                                                                    0x0f53\n#define mmCM1_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define mmCM1_CM_TEST_DEBUG_INDEX                                                                      0x0f54\n#define mmCM1_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM1_CM_TEST_DEBUG_DATA                                                                       0x0f55\n#define mmCM1_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n\n#define mmDPP_TOP2_DPP_CONTROL                                                                         0x0f9b\n#define mmDPP_TOP2_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP2_DPP_SOFT_RESET                                                                      0x0f9c\n#define mmDPP_TOP2_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP2_DPP_CRC_VAL_R_G                                                                     0x0f9d\n#define mmDPP_TOP2_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP2_DPP_CRC_VAL_B_A                                                                     0x0f9e\n#define mmDPP_TOP2_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP2_DPP_CRC_CTRL                                                                        0x0f9f\n#define mmDPP_TOP2_DPP_CRC_CTRL_BASE_IDX                                                               2\n\n\n\n#define mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0fa5\n#define mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG2_FORMAT_CONTROL                                                                     0x0fa6\n#define mmCNVC_CFG2_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG2_FCNV_FP_BIAS_R                                                                     0x0fa7\n#define mmCNVC_CFG2_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define mmCNVC_CFG2_FCNV_FP_BIAS_G                                                                     0x0fa8\n#define mmCNVC_CFG2_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define mmCNVC_CFG2_FCNV_FP_BIAS_B                                                                     0x0fa9\n#define mmCNVC_CFG2_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define mmCNVC_CFG2_FCNV_FP_SCALE_R                                                                    0x0faa\n#define mmCNVC_CFG2_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define mmCNVC_CFG2_FCNV_FP_SCALE_G                                                                    0x0fab\n#define mmCNVC_CFG2_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define mmCNVC_CFG2_FCNV_FP_SCALE_B                                                                    0x0fac\n#define mmCNVC_CFG2_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define mmCNVC_CFG2_COLOR_KEYER_CONTROL                                                                0x0fad\n#define mmCNVC_CFG2_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG2_COLOR_KEYER_ALPHA                                                                  0x0fae\n#define mmCNVC_CFG2_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG2_COLOR_KEYER_RED                                                                    0x0faf\n#define mmCNVC_CFG2_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG2_COLOR_KEYER_GREEN                                                                  0x0fb0\n#define mmCNVC_CFG2_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG2_COLOR_KEYER_BLUE                                                                   0x0fb1\n#define mmCNVC_CFG2_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define mmCNVC_CFG2_ALPHA_2BIT_LUT                                                                     0x0fb3\n#define mmCNVC_CFG2_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n\n\n\n\n#define mmCNVC_CUR2_CURSOR0_CONTROL                                                                    0x0fb6\n#define mmCNVC_CUR2_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR2_CURSOR0_COLOR0                                                                     0x0fb7\n#define mmCNVC_CUR2_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR2_CURSOR0_COLOR1                                                                     0x0fb8\n#define mmCNVC_CUR2_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS                                                              0x0fb9\n#define mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL2_SCL_COEF_RAM_TAP_SELECT                                                                0x0fc0\n#define mmDSCL2_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL2_SCL_COEF_RAM_TAP_DATA                                                                  0x0fc1\n#define mmDSCL2_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL2_SCL_MODE                                                                               0x0fc2\n#define mmDSCL2_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL2_SCL_TAP_CONTROL                                                                        0x0fc3\n#define mmDSCL2_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL2_DSCL_CONTROL                                                                           0x0fc4\n#define mmDSCL2_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL2_DSCL_2TAP_CONTROL                                                                      0x0fc5\n#define mmDSCL2_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0fc6\n#define mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0fc7\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL2_SCL_HORZ_FILTER_INIT                                                                   0x0fc8\n#define mmDSCL2_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0fc9\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL2_SCL_HORZ_FILTER_INIT_C                                                                 0x0fca\n#define mmDSCL2_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0fcb\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL2_SCL_VERT_FILTER_INIT                                                                   0x0fcc\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT                                                               0x0fcd\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0fce\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL2_SCL_VERT_FILTER_INIT_C                                                                 0x0fcf\n#define mmDSCL2_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0fd0\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL2_SCL_BLACK_OFFSET                                                                       0x0fd1\n#define mmDSCL2_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL2_DSCL_UPDATE                                                                            0x0fd2\n#define mmDSCL2_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL2_DSCL_AUTOCAL                                                                           0x0fd3\n#define mmDSCL2_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0fd4\n#define mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0fd5\n#define mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL2_OTG_H_BLANK                                                                            0x0fd6\n#define mmDSCL2_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL2_OTG_V_BLANK                                                                            0x0fd7\n#define mmDSCL2_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL2_RECOUT_START                                                                           0x0fd8\n#define mmDSCL2_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL2_RECOUT_SIZE                                                                            0x0fd9\n#define mmDSCL2_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL2_MPC_SIZE                                                                               0x0fda\n#define mmDSCL2_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL2_LB_DATA_FORMAT                                                                         0x0fdb\n#define mmDSCL2_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL2_LB_MEMORY_CTRL                                                                         0x0fdc\n#define mmDSCL2_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL2_LB_V_COUNTER                                                                           0x0fdd\n#define mmDSCL2_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL2_DSCL_MEM_PWR_CTRL                                                                      0x0fde\n#define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL2_DSCL_MEM_PWR_STATUS                                                                    0x0fdf\n#define mmDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL2_OBUF_CONTROL                                                                           0x0fe0\n#define mmDSCL2_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL2_OBUF_MEM_PWR_CTRL                                                                      0x0fe1\n#define mmDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM2_CM_CONTROL                                                                               0x0ff0\n#define mmCM2_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM2_CM_ICSC_CONTROL                                                                          0x0ff1\n#define mmCM2_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C11_C12                                                                          0x0ff2\n#define mmCM2_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C13_C14                                                                          0x0ff3\n#define mmCM2_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C21_C22                                                                          0x0ff4\n#define mmCM2_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C23_C24                                                                          0x0ff5\n#define mmCM2_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C31_C32                                                                          0x0ff6\n#define mmCM2_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C33_C34                                                                          0x0ff7\n#define mmCM2_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_B_C11_C12                                                                        0x0ff8\n#define mmCM2_CM_ICSC_B_C11_C12_BASE_IDX                                                               2\n#define mmCM2_CM_ICSC_B_C13_C14                                                                        0x0ff9\n#define mmCM2_CM_ICSC_B_C13_C14_BASE_IDX                                                               2\n#define mmCM2_CM_ICSC_B_C21_C22                                                                        0x0ffa\n#define mmCM2_CM_ICSC_B_C21_C22_BASE_IDX                                                               2\n#define mmCM2_CM_ICSC_B_C23_C24                                                                        0x0ffb\n#define mmCM2_CM_ICSC_B_C23_C24_BASE_IDX                                                               2\n#define mmCM2_CM_ICSC_B_C31_C32                                                                        0x0ffc\n#define mmCM2_CM_ICSC_B_C31_C32_BASE_IDX                                                               2\n#define mmCM2_CM_ICSC_B_C33_C34                                                                        0x0ffd\n#define mmCM2_CM_ICSC_B_C33_C34_BASE_IDX                                                               2\n#define mmCM2_CM_GAMUT_REMAP_CONTROL                                                                   0x0ffe\n#define mmCM2_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C11_C12                                                                   0x0fff\n#define mmCM2_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C13_C14                                                                   0x1000\n#define mmCM2_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C21_C22                                                                   0x1001\n#define mmCM2_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C23_C24                                                                   0x1002\n#define mmCM2_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C31_C32                                                                   0x1003\n#define mmCM2_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C33_C34                                                                   0x1004\n#define mmCM2_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_B_C11_C12                                                                 0x1005\n#define mmCM2_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define mmCM2_CM_GAMUT_REMAP_B_C13_C14                                                                 0x1006\n#define mmCM2_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define mmCM2_CM_GAMUT_REMAP_B_C21_C22                                                                 0x1007\n#define mmCM2_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define mmCM2_CM_GAMUT_REMAP_B_C23_C24                                                                 0x1008\n#define mmCM2_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define mmCM2_CM_GAMUT_REMAP_B_C31_C32                                                                 0x1009\n#define mmCM2_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define mmCM2_CM_GAMUT_REMAP_B_C33_C34                                                                 0x100a\n#define mmCM2_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define mmCM2_CM_BIAS_CR_R                                                                             0x100b\n#define mmCM2_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define mmCM2_CM_BIAS_Y_G_CB_B                                                                         0x100c\n#define mmCM2_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define mmCM2_CM_DGAM_CONTROL                                                                          0x100d\n#define mmCM2_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM2_CM_DGAM_LUT_INDEX                                                                        0x100e\n#define mmCM2_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM2_CM_DGAM_LUT_DATA                                                                         0x100f\n#define mmCM2_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM2_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x1010\n#define mmCM2_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_B                                                                0x1011\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_G                                                                0x1012\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_R                                                                0x1013\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x1014\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x1015\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x1016\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x1017\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x1018\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x1019\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x101a\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x101b\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x101c\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_REGION_0_1                                                                  0x101d\n#define mmCM2_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_2_3                                                                  0x101e\n#define mmCM2_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_4_5                                                                  0x101f\n#define mmCM2_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_6_7                                                                  0x1020\n#define mmCM2_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_8_9                                                                  0x1021\n#define mmCM2_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_10_11                                                                0x1022\n#define mmCM2_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_REGION_12_13                                                                0x1023\n#define mmCM2_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_REGION_14_15                                                                0x1024\n#define mmCM2_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_B                                                                0x1025\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_G                                                                0x1026\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_R                                                                0x1027\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x1028\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x1029\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x102a\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x102b\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x102c\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x102d\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x102e\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x102f\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x1030\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_REGION_0_1                                                                  0x1031\n#define mmCM2_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_2_3                                                                  0x1032\n#define mmCM2_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_4_5                                                                  0x1033\n#define mmCM2_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_6_7                                                                  0x1034\n#define mmCM2_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_8_9                                                                  0x1035\n#define mmCM2_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_10_11                                                                0x1036\n#define mmCM2_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_REGION_12_13                                                                0x1037\n#define mmCM2_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_REGION_14_15                                                                0x1038\n#define mmCM2_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM2_CM_BLNDGAM_CONTROL                                                                       0x1039\n#define mmCM2_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define mmCM2_CM_BLNDGAM_LUT_INDEX                                                                     0x103a\n#define mmCM2_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define mmCM2_CM_BLNDGAM_LUT_DATA                                                                      0x103b\n#define mmCM2_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define mmCM2_CM_BLNDGAM_LUT_WRITE_EN_MASK                                                             0x103c\n#define mmCM2_CM_BLNDGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x103d\n#define mmCM2_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x103e\n#define mmCM2_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x103f\n#define mmCM2_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_SLOPE_CNTL_B                                                             0x1040\n#define mmCM2_CM_BLNDGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_SLOPE_CNTL_G                                                             0x1041\n#define mmCM2_CM_BLNDGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_SLOPE_CNTL_R                                                             0x1042\n#define mmCM2_CM_BLNDGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x1043\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x1044\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x1045\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x1046\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x1047\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x1048\n#define mmCM2_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x1049\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x104a\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x104b\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x104c\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x104d\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x104e\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x104f\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x1050\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x1051\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x1052\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x1053\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x1054\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x1055\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x1056\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x1057\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x1058\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x1059\n#define mmCM2_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x105a\n#define mmCM2_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x105b\n#define mmCM2_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x105c\n#define mmCM2_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_SLOPE_CNTL_B                                                             0x105d\n#define mmCM2_CM_BLNDGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_SLOPE_CNTL_G                                                             0x105e\n#define mmCM2_CM_BLNDGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_SLOPE_CNTL_R                                                             0x105f\n#define mmCM2_CM_BLNDGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x1060\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x1061\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x1062\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x1063\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x1064\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x1065\n#define mmCM2_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x1066\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x1067\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x1068\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x1069\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x106a\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x106b\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x106c\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x106d\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x106e\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x106f\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x1070\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x1071\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x1072\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x1073\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x1074\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x1075\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x1076\n#define mmCM2_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define mmCM2_CM_HDR_MULT_COEF                                                                         0x1077\n#define mmCM2_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM2_CM_MEM_PWR_CTRL                                                                          0x1078\n#define mmCM2_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM2_CM_MEM_PWR_STATUS                                                                        0x1079\n#define mmCM2_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM2_CM_DEALPHA                                                                               0x107b\n#define mmCM2_CM_DEALPHA_BASE_IDX                                                                      2\n#define mmCM2_CM_COEF_FORMAT                                                                           0x107c\n#define mmCM2_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define mmCM2_CM_SHAPER_CONTROL                                                                        0x107d\n#define mmCM2_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define mmCM2_CM_SHAPER_OFFSET_R                                                                       0x107e\n#define mmCM2_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define mmCM2_CM_SHAPER_OFFSET_G                                                                       0x107f\n#define mmCM2_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define mmCM2_CM_SHAPER_OFFSET_B                                                                       0x1080\n#define mmCM2_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define mmCM2_CM_SHAPER_SCALE_R                                                                        0x1081\n#define mmCM2_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define mmCM2_CM_SHAPER_SCALE_G_B                                                                      0x1082\n#define mmCM2_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define mmCM2_CM_SHAPER_LUT_INDEX                                                                      0x1083\n#define mmCM2_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM2_CM_SHAPER_LUT_DATA                                                                       0x1084\n#define mmCM2_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define mmCM2_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x1085\n#define mmCM2_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_START_CNTL_B                                                              0x1086\n#define mmCM2_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_START_CNTL_G                                                              0x1087\n#define mmCM2_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_START_CNTL_R                                                              0x1088\n#define mmCM2_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_END_CNTL_B                                                                0x1089\n#define mmCM2_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_END_CNTL_G                                                                0x108a\n#define mmCM2_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_END_CNTL_R                                                                0x108b\n#define mmCM2_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_REGION_0_1                                                                0x108c\n#define mmCM2_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_REGION_2_3                                                                0x108d\n#define mmCM2_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_REGION_4_5                                                                0x108e\n#define mmCM2_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_REGION_6_7                                                                0x108f\n#define mmCM2_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_REGION_8_9                                                                0x1090\n#define mmCM2_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMA_REGION_10_11                                                              0x1091\n#define mmCM2_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_12_13                                                              0x1092\n#define mmCM2_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_14_15                                                              0x1093\n#define mmCM2_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_16_17                                                              0x1094\n#define mmCM2_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_18_19                                                              0x1095\n#define mmCM2_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_20_21                                                              0x1096\n#define mmCM2_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_22_23                                                              0x1097\n#define mmCM2_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_24_25                                                              0x1098\n#define mmCM2_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_26_27                                                              0x1099\n#define mmCM2_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_28_29                                                              0x109a\n#define mmCM2_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_30_31                                                              0x109b\n#define mmCM2_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMA_REGION_32_33                                                              0x109c\n#define mmCM2_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_START_CNTL_B                                                              0x109d\n#define mmCM2_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_START_CNTL_G                                                              0x109e\n#define mmCM2_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_START_CNTL_R                                                              0x109f\n#define mmCM2_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_END_CNTL_B                                                                0x10a0\n#define mmCM2_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_END_CNTL_G                                                                0x10a1\n#define mmCM2_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_END_CNTL_R                                                                0x10a2\n#define mmCM2_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_REGION_0_1                                                                0x10a3\n#define mmCM2_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_REGION_2_3                                                                0x10a4\n#define mmCM2_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_REGION_4_5                                                                0x10a5\n#define mmCM2_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_REGION_6_7                                                                0x10a6\n#define mmCM2_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_REGION_8_9                                                                0x10a7\n#define mmCM2_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM2_CM_SHAPER_RAMB_REGION_10_11                                                              0x10a8\n#define mmCM2_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_12_13                                                              0x10a9\n#define mmCM2_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_14_15                                                              0x10aa\n#define mmCM2_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_16_17                                                              0x10ab\n#define mmCM2_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_18_19                                                              0x10ac\n#define mmCM2_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_20_21                                                              0x10ad\n#define mmCM2_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_22_23                                                              0x10ae\n#define mmCM2_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_24_25                                                              0x10af\n#define mmCM2_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_26_27                                                              0x10b0\n#define mmCM2_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_28_29                                                              0x10b1\n#define mmCM2_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_30_31                                                              0x10b2\n#define mmCM2_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM2_CM_SHAPER_RAMB_REGION_32_33                                                              0x10b3\n#define mmCM2_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM2_CM_MEM_PWR_CTRL2                                                                         0x10b4\n#define mmCM2_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define mmCM2_CM_MEM_PWR_STATUS2                                                                       0x10b5\n#define mmCM2_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define mmCM2_CM_3DLUT_MODE                                                                            0x10b6\n#define mmCM2_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define mmCM2_CM_3DLUT_INDEX                                                                           0x10b7\n#define mmCM2_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define mmCM2_CM_3DLUT_DATA                                                                            0x10b8\n#define mmCM2_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define mmCM2_CM_3DLUT_DATA_30BIT                                                                      0x10b9\n#define mmCM2_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define mmCM2_CM_3DLUT_READ_WRITE_CONTROL                                                              0x10ba\n#define mmCM2_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define mmCM2_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x10bb\n#define mmCM2_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define mmCM2_CM_3DLUT_OUT_OFFSET_R                                                                    0x10bc\n#define mmCM2_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define mmCM2_CM_3DLUT_OUT_OFFSET_G                                                                    0x10bd\n#define mmCM2_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define mmCM2_CM_3DLUT_OUT_OFFSET_B                                                                    0x10be\n#define mmCM2_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define mmCM2_CM_TEST_DEBUG_INDEX                                                                      0x10bf\n#define mmCM2_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM2_CM_TEST_DEBUG_DATA                                                                       0x10c0\n#define mmCM2_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n#define mmDPP_TOP3_DPP_CONTROL                                                                         0x1106\n#define mmDPP_TOP3_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP3_DPP_SOFT_RESET                                                                      0x1107\n#define mmDPP_TOP3_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP3_DPP_CRC_VAL_R_G                                                                     0x1108\n#define mmDPP_TOP3_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP3_DPP_CRC_VAL_B_A                                                                     0x1109\n#define mmDPP_TOP3_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP3_DPP_CRC_CTRL                                                                        0x110a\n#define mmDPP_TOP3_DPP_CRC_CTRL_BASE_IDX                                                               2\n\n\n\n\n#define mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT                                                          0x1110\n#define mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG3_FORMAT_CONTROL                                                                     0x1111\n#define mmCNVC_CFG3_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG3_FCNV_FP_BIAS_R                                                                     0x1112\n#define mmCNVC_CFG3_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define mmCNVC_CFG3_FCNV_FP_BIAS_G                                                                     0x1113\n#define mmCNVC_CFG3_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define mmCNVC_CFG3_FCNV_FP_BIAS_B                                                                     0x1114\n#define mmCNVC_CFG3_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define mmCNVC_CFG3_FCNV_FP_SCALE_R                                                                    0x1115\n#define mmCNVC_CFG3_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define mmCNVC_CFG3_FCNV_FP_SCALE_G                                                                    0x1116\n#define mmCNVC_CFG3_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define mmCNVC_CFG3_FCNV_FP_SCALE_B                                                                    0x1117\n#define mmCNVC_CFG3_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define mmCNVC_CFG3_COLOR_KEYER_CONTROL                                                                0x1118\n#define mmCNVC_CFG3_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG3_COLOR_KEYER_ALPHA                                                                  0x1119\n#define mmCNVC_CFG3_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG3_COLOR_KEYER_RED                                                                    0x111a\n#define mmCNVC_CFG3_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG3_COLOR_KEYER_GREEN                                                                  0x111b\n#define mmCNVC_CFG3_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG3_COLOR_KEYER_BLUE                                                                   0x111c\n#define mmCNVC_CFG3_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define mmCNVC_CFG3_ALPHA_2BIT_LUT                                                                     0x111e\n#define mmCNVC_CFG3_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n\n\n\n\n#define mmCNVC_CUR3_CURSOR0_CONTROL                                                                    0x1121\n#define mmCNVC_CUR3_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR3_CURSOR0_COLOR0                                                                     0x1122\n#define mmCNVC_CUR3_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR3_CURSOR0_COLOR1                                                                     0x1123\n#define mmCNVC_CUR3_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS                                                              0x1124\n#define mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL3_SCL_COEF_RAM_TAP_SELECT                                                                0x112b\n#define mmDSCL3_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL3_SCL_COEF_RAM_TAP_DATA                                                                  0x112c\n#define mmDSCL3_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL3_SCL_MODE                                                                               0x112d\n#define mmDSCL3_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL3_SCL_TAP_CONTROL                                                                        0x112e\n#define mmDSCL3_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL3_DSCL_CONTROL                                                                           0x112f\n#define mmDSCL3_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL3_DSCL_2TAP_CONTROL                                                                      0x1130\n#define mmDSCL3_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL                                                           0x1131\n#define mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x1132\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL3_SCL_HORZ_FILTER_INIT                                                                   0x1133\n#define mmDSCL3_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x1134\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL3_SCL_HORZ_FILTER_INIT_C                                                                 0x1135\n#define mmDSCL3_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO                                                            0x1136\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL3_SCL_VERT_FILTER_INIT                                                                   0x1137\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT                                                               0x1138\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x1139\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL3_SCL_VERT_FILTER_INIT_C                                                                 0x113a\n#define mmDSCL3_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C                                                             0x113b\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL3_SCL_BLACK_OFFSET                                                                       0x113c\n#define mmDSCL3_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL3_DSCL_UPDATE                                                                            0x113d\n#define mmDSCL3_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL3_DSCL_AUTOCAL                                                                           0x113e\n#define mmDSCL3_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x113f\n#define mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x1140\n#define mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL3_OTG_H_BLANK                                                                            0x1141\n#define mmDSCL3_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL3_OTG_V_BLANK                                                                            0x1142\n#define mmDSCL3_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL3_RECOUT_START                                                                           0x1143\n#define mmDSCL3_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL3_RECOUT_SIZE                                                                            0x1144\n#define mmDSCL3_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL3_MPC_SIZE                                                                               0x1145\n#define mmDSCL3_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL3_LB_DATA_FORMAT                                                                         0x1146\n#define mmDSCL3_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL3_LB_MEMORY_CTRL                                                                         0x1147\n#define mmDSCL3_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL3_LB_V_COUNTER                                                                           0x1148\n#define mmDSCL3_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL3_DSCL_MEM_PWR_CTRL                                                                      0x1149\n#define mmDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL3_DSCL_MEM_PWR_STATUS                                                                    0x114a\n#define mmDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL3_OBUF_CONTROL                                                                           0x114b\n#define mmDSCL3_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL3_OBUF_MEM_PWR_CTRL                                                                      0x114c\n#define mmDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM3_CM_CONTROL                                                                               0x115b\n#define mmCM3_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM3_CM_ICSC_CONTROL                                                                          0x115c\n#define mmCM3_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C11_C12                                                                          0x115d\n#define mmCM3_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C13_C14                                                                          0x115e\n#define mmCM3_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C21_C22                                                                          0x115f\n#define mmCM3_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C23_C24                                                                          0x1160\n#define mmCM3_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C31_C32                                                                          0x1161\n#define mmCM3_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C33_C34                                                                          0x1162\n#define mmCM3_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_B_C11_C12                                                                        0x1163\n#define mmCM3_CM_ICSC_B_C11_C12_BASE_IDX                                                               2\n#define mmCM3_CM_ICSC_B_C13_C14                                                                        0x1164\n#define mmCM3_CM_ICSC_B_C13_C14_BASE_IDX                                                               2\n#define mmCM3_CM_ICSC_B_C21_C22                                                                        0x1165\n#define mmCM3_CM_ICSC_B_C21_C22_BASE_IDX                                                               2\n#define mmCM3_CM_ICSC_B_C23_C24                                                                        0x1166\n#define mmCM3_CM_ICSC_B_C23_C24_BASE_IDX                                                               2\n#define mmCM3_CM_ICSC_B_C31_C32                                                                        0x1167\n#define mmCM3_CM_ICSC_B_C31_C32_BASE_IDX                                                               2\n#define mmCM3_CM_ICSC_B_C33_C34                                                                        0x1168\n#define mmCM3_CM_ICSC_B_C33_C34_BASE_IDX                                                               2\n#define mmCM3_CM_GAMUT_REMAP_CONTROL                                                                   0x1169\n#define mmCM3_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C11_C12                                                                   0x116a\n#define mmCM3_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C13_C14                                                                   0x116b\n#define mmCM3_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C21_C22                                                                   0x116c\n#define mmCM3_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C23_C24                                                                   0x116d\n#define mmCM3_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C31_C32                                                                   0x116e\n#define mmCM3_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C33_C34                                                                   0x116f\n#define mmCM3_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_B_C11_C12                                                                 0x1170\n#define mmCM3_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define mmCM3_CM_GAMUT_REMAP_B_C13_C14                                                                 0x1171\n#define mmCM3_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define mmCM3_CM_GAMUT_REMAP_B_C21_C22                                                                 0x1172\n#define mmCM3_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define mmCM3_CM_GAMUT_REMAP_B_C23_C24                                                                 0x1173\n#define mmCM3_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define mmCM3_CM_GAMUT_REMAP_B_C31_C32                                                                 0x1174\n#define mmCM3_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define mmCM3_CM_GAMUT_REMAP_B_C33_C34                                                                 0x1175\n#define mmCM3_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define mmCM3_CM_BIAS_CR_R                                                                             0x1176\n#define mmCM3_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define mmCM3_CM_BIAS_Y_G_CB_B                                                                         0x1177\n#define mmCM3_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define mmCM3_CM_DGAM_CONTROL                                                                          0x1178\n#define mmCM3_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM3_CM_DGAM_LUT_INDEX                                                                        0x1179\n#define mmCM3_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM3_CM_DGAM_LUT_DATA                                                                         0x117a\n#define mmCM3_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM3_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x117b\n#define mmCM3_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_B                                                                0x117c\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_G                                                                0x117d\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_R                                                                0x117e\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x117f\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x1180\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x1181\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x1182\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x1183\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x1184\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x1185\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x1186\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x1187\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_REGION_0_1                                                                  0x1188\n#define mmCM3_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_2_3                                                                  0x1189\n#define mmCM3_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_4_5                                                                  0x118a\n#define mmCM3_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_6_7                                                                  0x118b\n#define mmCM3_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_8_9                                                                  0x118c\n#define mmCM3_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_10_11                                                                0x118d\n#define mmCM3_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_REGION_12_13                                                                0x118e\n#define mmCM3_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_REGION_14_15                                                                0x118f\n#define mmCM3_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_B                                                                0x1190\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_G                                                                0x1191\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_R                                                                0x1192\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x1193\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x1194\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x1195\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x1196\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x1197\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x1198\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x1199\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x119a\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x119b\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_REGION_0_1                                                                  0x119c\n#define mmCM3_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_2_3                                                                  0x119d\n#define mmCM3_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_4_5                                                                  0x119e\n#define mmCM3_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_6_7                                                                  0x119f\n#define mmCM3_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_8_9                                                                  0x11a0\n#define mmCM3_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_10_11                                                                0x11a1\n#define mmCM3_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_REGION_12_13                                                                0x11a2\n#define mmCM3_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_REGION_14_15                                                                0x11a3\n#define mmCM3_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM3_CM_BLNDGAM_CONTROL                                                                       0x11a4\n#define mmCM3_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define mmCM3_CM_BLNDGAM_LUT_INDEX                                                                     0x11a5\n#define mmCM3_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define mmCM3_CM_BLNDGAM_LUT_DATA                                                                      0x11a6\n#define mmCM3_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define mmCM3_CM_BLNDGAM_LUT_WRITE_EN_MASK                                                             0x11a7\n#define mmCM3_CM_BLNDGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x11a8\n#define mmCM3_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x11a9\n#define mmCM3_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x11aa\n#define mmCM3_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_SLOPE_CNTL_B                                                             0x11ab\n#define mmCM3_CM_BLNDGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_SLOPE_CNTL_G                                                             0x11ac\n#define mmCM3_CM_BLNDGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_SLOPE_CNTL_R                                                             0x11ad\n#define mmCM3_CM_BLNDGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x11ae\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x11af\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x11b0\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x11b1\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x11b2\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x11b3\n#define mmCM3_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x11b4\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x11b5\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x11b6\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x11b7\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x11b8\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x11b9\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x11ba\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x11bb\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x11bc\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x11bd\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x11be\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x11bf\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x11c0\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x11c1\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x11c2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x11c3\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x11c4\n#define mmCM3_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x11c5\n#define mmCM3_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x11c6\n#define mmCM3_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x11c7\n#define mmCM3_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_SLOPE_CNTL_B                                                             0x11c8\n#define mmCM3_CM_BLNDGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_SLOPE_CNTL_G                                                             0x11c9\n#define mmCM3_CM_BLNDGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_SLOPE_CNTL_R                                                             0x11ca\n#define mmCM3_CM_BLNDGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x11cb\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x11cc\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x11cd\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x11ce\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x11cf\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x11d0\n#define mmCM3_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x11d1\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x11d2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x11d3\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x11d4\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x11d5\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x11d6\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x11d7\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x11d8\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x11d9\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x11da\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x11db\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x11dc\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x11dd\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x11de\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x11df\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x11e0\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x11e1\n#define mmCM3_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define mmCM3_CM_HDR_MULT_COEF                                                                         0x11e2\n#define mmCM3_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM3_CM_MEM_PWR_CTRL                                                                          0x11e3\n#define mmCM3_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM3_CM_MEM_PWR_STATUS                                                                        0x11e4\n#define mmCM3_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM3_CM_DEALPHA                                                                               0x11e6\n#define mmCM3_CM_DEALPHA_BASE_IDX                                                                      2\n#define mmCM3_CM_COEF_FORMAT                                                                           0x11e7\n#define mmCM3_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define mmCM3_CM_SHAPER_CONTROL                                                                        0x11e8\n#define mmCM3_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define mmCM3_CM_SHAPER_OFFSET_R                                                                       0x11e9\n#define mmCM3_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define mmCM3_CM_SHAPER_OFFSET_G                                                                       0x11ea\n#define mmCM3_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define mmCM3_CM_SHAPER_OFFSET_B                                                                       0x11eb\n#define mmCM3_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define mmCM3_CM_SHAPER_SCALE_R                                                                        0x11ec\n#define mmCM3_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define mmCM3_CM_SHAPER_SCALE_G_B                                                                      0x11ed\n#define mmCM3_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define mmCM3_CM_SHAPER_LUT_INDEX                                                                      0x11ee\n#define mmCM3_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM3_CM_SHAPER_LUT_DATA                                                                       0x11ef\n#define mmCM3_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define mmCM3_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x11f0\n#define mmCM3_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_START_CNTL_B                                                              0x11f1\n#define mmCM3_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_START_CNTL_G                                                              0x11f2\n#define mmCM3_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_START_CNTL_R                                                              0x11f3\n#define mmCM3_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_END_CNTL_B                                                                0x11f4\n#define mmCM3_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_END_CNTL_G                                                                0x11f5\n#define mmCM3_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_END_CNTL_R                                                                0x11f6\n#define mmCM3_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_REGION_0_1                                                                0x11f7\n#define mmCM3_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_REGION_2_3                                                                0x11f8\n#define mmCM3_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_REGION_4_5                                                                0x11f9\n#define mmCM3_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_REGION_6_7                                                                0x11fa\n#define mmCM3_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_REGION_8_9                                                                0x11fb\n#define mmCM3_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMA_REGION_10_11                                                              0x11fc\n#define mmCM3_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_12_13                                                              0x11fd\n#define mmCM3_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_14_15                                                              0x11fe\n#define mmCM3_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_16_17                                                              0x11ff\n#define mmCM3_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_18_19                                                              0x1200\n#define mmCM3_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_20_21                                                              0x1201\n#define mmCM3_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_22_23                                                              0x1202\n#define mmCM3_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_24_25                                                              0x1203\n#define mmCM3_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_26_27                                                              0x1204\n#define mmCM3_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_28_29                                                              0x1205\n#define mmCM3_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_30_31                                                              0x1206\n#define mmCM3_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMA_REGION_32_33                                                              0x1207\n#define mmCM3_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_START_CNTL_B                                                              0x1208\n#define mmCM3_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_START_CNTL_G                                                              0x1209\n#define mmCM3_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_START_CNTL_R                                                              0x120a\n#define mmCM3_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_END_CNTL_B                                                                0x120b\n#define mmCM3_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_END_CNTL_G                                                                0x120c\n#define mmCM3_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_END_CNTL_R                                                                0x120d\n#define mmCM3_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_REGION_0_1                                                                0x120e\n#define mmCM3_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_REGION_2_3                                                                0x120f\n#define mmCM3_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_REGION_4_5                                                                0x1210\n#define mmCM3_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_REGION_6_7                                                                0x1211\n#define mmCM3_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_REGION_8_9                                                                0x1212\n#define mmCM3_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM3_CM_SHAPER_RAMB_REGION_10_11                                                              0x1213\n#define mmCM3_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_12_13                                                              0x1214\n#define mmCM3_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_14_15                                                              0x1215\n#define mmCM3_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_16_17                                                              0x1216\n#define mmCM3_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_18_19                                                              0x1217\n#define mmCM3_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_20_21                                                              0x1218\n#define mmCM3_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_22_23                                                              0x1219\n#define mmCM3_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_24_25                                                              0x121a\n#define mmCM3_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_26_27                                                              0x121b\n#define mmCM3_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_28_29                                                              0x121c\n#define mmCM3_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_30_31                                                              0x121d\n#define mmCM3_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM3_CM_SHAPER_RAMB_REGION_32_33                                                              0x121e\n#define mmCM3_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM3_CM_MEM_PWR_CTRL2                                                                         0x121f\n#define mmCM3_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define mmCM3_CM_MEM_PWR_STATUS2                                                                       0x1220\n#define mmCM3_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define mmCM3_CM_3DLUT_MODE                                                                            0x1221\n#define mmCM3_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define mmCM3_CM_3DLUT_INDEX                                                                           0x1222\n#define mmCM3_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define mmCM3_CM_3DLUT_DATA                                                                            0x1223\n#define mmCM3_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define mmCM3_CM_3DLUT_DATA_30BIT                                                                      0x1224\n#define mmCM3_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define mmCM3_CM_3DLUT_READ_WRITE_CONTROL                                                              0x1225\n#define mmCM3_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define mmCM3_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x1226\n#define mmCM3_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define mmCM3_CM_3DLUT_OUT_OFFSET_R                                                                    0x1227\n#define mmCM3_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define mmCM3_CM_3DLUT_OUT_OFFSET_G                                                                    0x1228\n#define mmCM3_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define mmCM3_CM_3DLUT_OUT_OFFSET_B                                                                    0x1229\n#define mmCM3_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define mmCM3_CM_TEST_DEBUG_INDEX                                                                      0x122a\n#define mmCM3_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM3_CM_TEST_DEBUG_DATA                                                                       0x122b\n#define mmCM3_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n\n#define mmMPCC0_MPCC_TOP_SEL                                                                           0x1271\n#define mmMPCC0_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_BOT_SEL                                                                           0x1272\n#define mmMPCC0_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_OPP_ID                                                                            0x1273\n#define mmMPCC0_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC0_MPCC_CONTROL                                                                           0x1274\n#define mmMPCC0_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_SM_CONTROL                                                                        0x1275\n#define mmMPCC0_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC0_MPCC_UPDATE_LOCK_SEL                                                                   0x1276\n#define mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC0_MPCC_TOP_GAIN                                                                          0x1277\n#define mmMPCC0_MPCC_TOP_GAIN_BASE_IDX                                                                 2\n#define mmMPCC0_MPCC_BOT_GAIN_INSIDE                                                                   0x1278\n#define mmMPCC0_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          2\n#define mmMPCC0_MPCC_BOT_GAIN_OUTSIDE                                                                  0x1279\n#define mmMPCC0_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         2\n#define mmMPCC0_MPCC_BG_R_CR                                                                           0x127a\n#define mmMPCC0_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_BG_G_Y                                                                            0x127b\n#define mmMPCC0_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC0_MPCC_BG_B_CB                                                                           0x127c\n#define mmMPCC0_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_MEM_PWR_CTRL                                                                      0x127d\n#define mmMPCC0_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmMPCC0_MPCC_STALL_STATUS                                                                      0x127e\n#define mmMPCC0_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC0_MPCC_STATUS                                                                            0x127f\n#define mmMPCC0_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPCC1_MPCC_TOP_SEL                                                                           0x128c\n#define mmMPCC1_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_BOT_SEL                                                                           0x128d\n#define mmMPCC1_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_OPP_ID                                                                            0x128e\n#define mmMPCC1_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC1_MPCC_CONTROL                                                                           0x128f\n#define mmMPCC1_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_SM_CONTROL                                                                        0x1290\n#define mmMPCC1_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC1_MPCC_UPDATE_LOCK_SEL                                                                   0x1291\n#define mmMPCC1_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC1_MPCC_TOP_GAIN                                                                          0x1292\n#define mmMPCC1_MPCC_TOP_GAIN_BASE_IDX                                                                 2\n#define mmMPCC1_MPCC_BOT_GAIN_INSIDE                                                                   0x1293\n#define mmMPCC1_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          2\n#define mmMPCC1_MPCC_BOT_GAIN_OUTSIDE                                                                  0x1294\n#define mmMPCC1_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         2\n#define mmMPCC1_MPCC_BG_R_CR                                                                           0x1295\n#define mmMPCC1_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_BG_G_Y                                                                            0x1296\n#define mmMPCC1_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC1_MPCC_BG_B_CB                                                                           0x1297\n#define mmMPCC1_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_MEM_PWR_CTRL                                                                      0x1298\n#define mmMPCC1_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmMPCC1_MPCC_STALL_STATUS                                                                      0x1299\n#define mmMPCC1_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC1_MPCC_STATUS                                                                            0x129a\n#define mmMPCC1_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPCC2_MPCC_TOP_SEL                                                                           0x12a7\n#define mmMPCC2_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_BOT_SEL                                                                           0x12a8\n#define mmMPCC2_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_OPP_ID                                                                            0x12a9\n#define mmMPCC2_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC2_MPCC_CONTROL                                                                           0x12aa\n#define mmMPCC2_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_SM_CONTROL                                                                        0x12ab\n#define mmMPCC2_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC2_MPCC_UPDATE_LOCK_SEL                                                                   0x12ac\n#define mmMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC2_MPCC_TOP_GAIN                                                                          0x12ad\n#define mmMPCC2_MPCC_TOP_GAIN_BASE_IDX                                                                 2\n#define mmMPCC2_MPCC_BOT_GAIN_INSIDE                                                                   0x12ae\n#define mmMPCC2_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          2\n#define mmMPCC2_MPCC_BOT_GAIN_OUTSIDE                                                                  0x12af\n#define mmMPCC2_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         2\n#define mmMPCC2_MPCC_BG_R_CR                                                                           0x12b0\n#define mmMPCC2_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_BG_G_Y                                                                            0x12b1\n#define mmMPCC2_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC2_MPCC_BG_B_CB                                                                           0x12b2\n#define mmMPCC2_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_MEM_PWR_CTRL                                                                      0x12b3\n#define mmMPCC2_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmMPCC2_MPCC_STALL_STATUS                                                                      0x12b4\n#define mmMPCC2_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC2_MPCC_STATUS                                                                            0x12b5\n#define mmMPCC2_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPCC3_MPCC_TOP_SEL                                                                           0x12c2\n#define mmMPCC3_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_BOT_SEL                                                                           0x12c3\n#define mmMPCC3_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_OPP_ID                                                                            0x12c4\n#define mmMPCC3_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC3_MPCC_CONTROL                                                                           0x12c5\n#define mmMPCC3_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_SM_CONTROL                                                                        0x12c6\n#define mmMPCC3_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC3_MPCC_UPDATE_LOCK_SEL                                                                   0x12c7\n#define mmMPCC3_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC3_MPCC_TOP_GAIN                                                                          0x12c8\n#define mmMPCC3_MPCC_TOP_GAIN_BASE_IDX                                                                 2\n#define mmMPCC3_MPCC_BOT_GAIN_INSIDE                                                                   0x12c9\n#define mmMPCC3_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          2\n#define mmMPCC3_MPCC_BOT_GAIN_OUTSIDE                                                                  0x12ca\n#define mmMPCC3_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         2\n#define mmMPCC3_MPCC_BG_R_CR                                                                           0x12cb\n#define mmMPCC3_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_BG_G_Y                                                                            0x12cc\n#define mmMPCC3_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC3_MPCC_BG_B_CB                                                                           0x12cd\n#define mmMPCC3_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_MEM_PWR_CTRL                                                                      0x12ce\n#define mmMPCC3_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmMPCC3_MPCC_STALL_STATUS                                                                      0x12cf\n#define mmMPCC3_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC3_MPCC_STATUS                                                                            0x12d0\n#define mmMPCC3_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n#define mmMPCC4_MPCC_TOP_SEL                                                                           0x12dd\n#define mmMPCC4_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC4_MPCC_BOT_SEL                                                                           0x12de\n#define mmMPCC4_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC4_MPCC_OPP_ID                                                                            0x12df\n#define mmMPCC4_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC4_MPCC_CONTROL                                                                           0x12e0\n#define mmMPCC4_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC4_MPCC_SM_CONTROL                                                                        0x12e1\n#define mmMPCC4_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC4_MPCC_UPDATE_LOCK_SEL                                                                   0x12e2\n#define mmMPCC4_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC4_MPCC_TOP_GAIN                                                                          0x12e3\n#define mmMPCC4_MPCC_TOP_GAIN_BASE_IDX                                                                 2\n#define mmMPCC4_MPCC_BOT_GAIN_INSIDE                                                                   0x12e4\n#define mmMPCC4_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          2\n#define mmMPCC4_MPCC_BOT_GAIN_OUTSIDE                                                                  0x12e5\n#define mmMPCC4_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         2\n#define mmMPCC4_MPCC_BG_R_CR                                                                           0x12e6\n#define mmMPCC4_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC4_MPCC_BG_G_Y                                                                            0x12e7\n#define mmMPCC4_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC4_MPCC_BG_B_CB                                                                           0x12e8\n#define mmMPCC4_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC4_MPCC_MEM_PWR_CTRL                                                                      0x12e9\n#define mmMPCC4_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmMPCC4_MPCC_STALL_STATUS                                                                      0x12ea\n#define mmMPCC4_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC4_MPCC_STATUS                                                                            0x12eb\n#define mmMPCC4_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPC_CLOCK_CONTROL                                                                            0x1349\n#define mmMPC_CLOCK_CONTROL_BASE_IDX                                                                   2\n#define mmMPC_SOFT_RESET                                                                               0x134a\n#define mmMPC_SOFT_RESET_BASE_IDX                                                                      2\n#define mmMPC_CRC_CTRL                                                                                 0x134b\n#define mmMPC_CRC_CTRL_BASE_IDX                                                                        2\n#define mmMPC_CRC_SEL_CONTROL                                                                          0x134c\n#define mmMPC_CRC_SEL_CONTROL_BASE_IDX                                                                 2\n#define mmMPC_CRC_RESULT_AR                                                                            0x134d\n#define mmMPC_CRC_RESULT_AR_BASE_IDX                                                                   2\n#define mmMPC_CRC_RESULT_GB                                                                            0x134e\n#define mmMPC_CRC_RESULT_GB_BASE_IDX                                                                   2\n#define mmMPC_CRC_RESULT_C                                                                             0x134f\n#define mmMPC_CRC_RESULT_C_BASE_IDX                                                                    2\n#define mmMPC_PERFMON_EVENT_CTRL                                                                       0x1352\n#define mmMPC_PERFMON_EVENT_CTRL_BASE_IDX                                                              2\n#define mmMPC_BYPASS_BG_AR                                                                             0x1353\n#define mmMPC_BYPASS_BG_AR_BASE_IDX                                                                    2\n#define mmMPC_BYPASS_BG_GB                                                                             0x1354\n#define mmMPC_BYPASS_BG_GB_BASE_IDX                                                                    2\n#define mmMPC_STALL_GRACE_WINDOW                                                                       0x1355\n#define mmMPC_STALL_GRACE_WINDOW_BASE_IDX                                                              2\n#define mmMPC_HOST_READ_CONTROL                                                                        0x1356\n#define mmMPC_HOST_READ_CONTROL_BASE_IDX                                                               2\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET0                                                                0x135d\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET0_BASE_IDX                                                       2\n#define mmADR_CFG_VUPDATE_LOCK_SET0                                                                    0x135e\n#define mmADR_CFG_VUPDATE_LOCK_SET0_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET0                                                                        0x135f\n#define mmADR_VUPDATE_LOCK_SET0_BASE_IDX                                                               2\n#define mmCFG_VUPDATE_LOCK_SET0                                                                        0x1360\n#define mmCFG_VUPDATE_LOCK_SET0_BASE_IDX                                                               2\n#define mmCUR_VUPDATE_LOCK_SET0                                                                        0x1361\n#define mmCUR_VUPDATE_LOCK_SET0_BASE_IDX                                                               2\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET1                                                                0x1362\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET1_BASE_IDX                                                       2\n#define mmADR_CFG_VUPDATE_LOCK_SET1                                                                    0x1363\n#define mmADR_CFG_VUPDATE_LOCK_SET1_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET1                                                                        0x1364\n#define mmADR_VUPDATE_LOCK_SET1_BASE_IDX                                                               2\n#define mmCFG_VUPDATE_LOCK_SET1                                                                        0x1365\n#define mmCFG_VUPDATE_LOCK_SET1_BASE_IDX                                                               2\n#define mmCUR_VUPDATE_LOCK_SET1                                                                        0x1366\n#define mmCUR_VUPDATE_LOCK_SET1_BASE_IDX                                                               2\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET2                                                                0x1367\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET2_BASE_IDX                                                       2\n#define mmADR_CFG_VUPDATE_LOCK_SET2                                                                    0x1368\n#define mmADR_CFG_VUPDATE_LOCK_SET2_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET2                                                                        0x1369\n#define mmADR_VUPDATE_LOCK_SET2_BASE_IDX                                                               2\n#define mmCFG_VUPDATE_LOCK_SET2                                                                        0x136a\n#define mmCFG_VUPDATE_LOCK_SET2_BASE_IDX                                                               2\n#define mmCUR_VUPDATE_LOCK_SET2                                                                        0x136b\n#define mmCUR_VUPDATE_LOCK_SET2_BASE_IDX                                                               2\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET3                                                                0x136c\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET3_BASE_IDX                                                       2\n#define mmADR_CFG_VUPDATE_LOCK_SET3                                                                    0x136d\n#define mmADR_CFG_VUPDATE_LOCK_SET3_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET3                                                                        0x136e\n#define mmADR_VUPDATE_LOCK_SET3_BASE_IDX                                                               2\n#define mmCFG_VUPDATE_LOCK_SET3                                                                        0x136f\n#define mmCFG_VUPDATE_LOCK_SET3_BASE_IDX                                                               2\n#define mmCUR_VUPDATE_LOCK_SET3                                                                        0x1370\n#define mmCUR_VUPDATE_LOCK_SET3_BASE_IDX                                                               2\n#define mmMPC_OUT0_MUX                                                                                 0x1385\n#define mmMPC_OUT0_MUX_BASE_IDX                                                                        2\n#define mmMPC_OUT0_DENORM_CONTROL                                                                      0x1386\n#define mmMPC_OUT0_DENORM_CONTROL_BASE_IDX                                                             2\n#define mmMPC_OUT0_DENORM_CLAMP_G_Y                                                                    0x1387\n#define mmMPC_OUT0_DENORM_CLAMP_G_Y_BASE_IDX                                                           2\n#define mmMPC_OUT0_DENORM_CLAMP_B_CB                                                                   0x1388\n#define mmMPC_OUT0_DENORM_CLAMP_B_CB_BASE_IDX                                                          2\n#define mmMPC_OUT1_MUX                                                                                 0x1389\n#define mmMPC_OUT1_MUX_BASE_IDX                                                                        2\n#define mmMPC_OUT1_DENORM_CONTROL                                                                      0x138a\n#define mmMPC_OUT1_DENORM_CONTROL_BASE_IDX                                                             2\n#define mmMPC_OUT1_DENORM_CLAMP_G_Y                                                                    0x138b\n#define mmMPC_OUT1_DENORM_CLAMP_G_Y_BASE_IDX                                                           2\n#define mmMPC_OUT1_DENORM_CLAMP_B_CB                                                                   0x138c\n#define mmMPC_OUT1_DENORM_CLAMP_B_CB_BASE_IDX                                                          2\n\n\n\n\n#define mmMPCC_OGAM0_MPCC_OGAM_MODE                                                                    0x13ae\n#define mmMPCC_OGAM0_MPCC_OGAM_MODE_BASE_IDX                                                           2\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_INDEX                                                               0x13af\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      2\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_DATA                                                                0x13b0\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       2\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_RAM_CONTROL                                                         0x13b1\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_RAM_CONTROL_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x13b2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x13b3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x13b4\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_SLOPE_CNTL_B                                                       0x13b5\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_SLOPE_CNTL_G                                                       0x13b6\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_SLOPE_CNTL_R                                                       0x13b7\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x13b8\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x13b9\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x13ba\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x13bb\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x13bc\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x13bd\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1                                                         0x13be\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3                                                         0x13bf\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5                                                         0x13c0\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7                                                         0x13c1\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9                                                         0x13c2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11                                                       0x13c3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13                                                       0x13c4\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15                                                       0x13c5\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17                                                       0x13c6\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19                                                       0x13c7\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21                                                       0x13c8\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23                                                       0x13c9\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25                                                       0x13ca\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27                                                       0x13cb\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29                                                       0x13cc\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31                                                       0x13cd\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33                                                       0x13ce\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x13cf\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x13d0\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x13d1\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_SLOPE_CNTL_B                                                       0x13d2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_SLOPE_CNTL_G                                                       0x13d3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_SLOPE_CNTL_R                                                       0x13d4\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x13d5\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x13d6\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x13d7\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x13d8\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x13d9\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x13da\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1                                                         0x13db\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3                                                         0x13dc\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5                                                         0x13dd\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7                                                         0x13de\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9                                                         0x13df\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11                                                       0x13e0\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13                                                       0x13e1\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15                                                       0x13e2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17                                                       0x13e3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19                                                       0x13e4\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21                                                       0x13e5\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23                                                       0x13e6\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25                                                       0x13e7\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27                                                       0x13e8\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29                                                       0x13e9\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31                                                       0x13ea\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33                                                       0x13eb\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              2\n\n\n\n\n#define mmMPCC_OGAM1_MPCC_OGAM_MODE                                                                    0x13ef\n#define mmMPCC_OGAM1_MPCC_OGAM_MODE_BASE_IDX                                                           2\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_INDEX                                                               0x13f0\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      2\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_DATA                                                                0x13f1\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       2\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_RAM_CONTROL                                                         0x13f2\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_RAM_CONTROL_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x13f3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x13f4\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x13f5\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_SLOPE_CNTL_B                                                       0x13f6\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_SLOPE_CNTL_G                                                       0x13f7\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_SLOPE_CNTL_R                                                       0x13f8\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x13f9\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x13fa\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x13fb\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x13fc\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x13fd\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x13fe\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1                                                         0x13ff\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3                                                         0x1400\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5                                                         0x1401\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7                                                         0x1402\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9                                                         0x1403\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11                                                       0x1404\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13                                                       0x1405\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15                                                       0x1406\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17                                                       0x1407\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19                                                       0x1408\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21                                                       0x1409\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23                                                       0x140a\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25                                                       0x140b\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27                                                       0x140c\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29                                                       0x140d\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31                                                       0x140e\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33                                                       0x140f\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x1410\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x1411\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x1412\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_SLOPE_CNTL_B                                                       0x1413\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_SLOPE_CNTL_G                                                       0x1414\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_SLOPE_CNTL_R                                                       0x1415\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x1416\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x1417\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x1418\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x1419\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x141a\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x141b\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1                                                         0x141c\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3                                                         0x141d\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5                                                         0x141e\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7                                                         0x141f\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9                                                         0x1420\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11                                                       0x1421\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13                                                       0x1422\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15                                                       0x1423\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17                                                       0x1424\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19                                                       0x1425\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21                                                       0x1426\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23                                                       0x1427\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25                                                       0x1428\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27                                                       0x1429\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29                                                       0x142a\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31                                                       0x142b\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33                                                       0x142c\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              2\n\n\n\n\n#define mmMPCC_OGAM2_MPCC_OGAM_MODE                                                                    0x1430\n#define mmMPCC_OGAM2_MPCC_OGAM_MODE_BASE_IDX                                                           2\n#define mmMPCC_OGAM2_MPCC_OGAM_LUT_INDEX                                                               0x1431\n#define mmMPCC_OGAM2_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      2\n#define mmMPCC_OGAM2_MPCC_OGAM_LUT_DATA                                                                0x1432\n#define mmMPCC_OGAM2_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       2\n#define mmMPCC_OGAM2_MPCC_OGAM_LUT_RAM_CONTROL                                                         0x1433\n#define mmMPCC_OGAM2_MPCC_OGAM_LUT_RAM_CONTROL_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x1434\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x1435\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x1436\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_SLOPE_CNTL_B                                                       0x1437\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_SLOPE_CNTL_G                                                       0x1438\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_SLOPE_CNTL_R                                                       0x1439\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x143a\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x143b\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x143c\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x143d\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x143e\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x143f\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_0_1                                                         0x1440\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_2_3                                                         0x1441\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_4_5                                                         0x1442\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_6_7                                                         0x1443\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_8_9                                                         0x1444\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_10_11                                                       0x1445\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_12_13                                                       0x1446\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_14_15                                                       0x1447\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_16_17                                                       0x1448\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_18_19                                                       0x1449\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_20_21                                                       0x144a\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_22_23                                                       0x144b\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_24_25                                                       0x144c\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_26_27                                                       0x144d\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_28_29                                                       0x144e\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_30_31                                                       0x144f\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_32_33                                                       0x1450\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x1451\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x1452\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x1453\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_SLOPE_CNTL_B                                                       0x1454\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_SLOPE_CNTL_G                                                       0x1455\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_SLOPE_CNTL_R                                                       0x1456\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x1457\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x1458\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x1459\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x145a\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x145b\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x145c\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_0_1                                                         0x145d\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_2_3                                                         0x145e\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_4_5                                                         0x145f\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_6_7                                                         0x1460\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_8_9                                                         0x1461\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_10_11                                                       0x1462\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_12_13                                                       0x1463\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_14_15                                                       0x1464\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_16_17                                                       0x1465\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_18_19                                                       0x1466\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_20_21                                                       0x1467\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_22_23                                                       0x1468\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_24_25                                                       0x1469\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_26_27                                                       0x146a\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_28_29                                                       0x146b\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_30_31                                                       0x146c\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_32_33                                                       0x146d\n#define mmMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              2\n\n\n\n\n#define mmMPCC_OGAM3_MPCC_OGAM_MODE                                                                    0x1471\n#define mmMPCC_OGAM3_MPCC_OGAM_MODE_BASE_IDX                                                           2\n#define mmMPCC_OGAM3_MPCC_OGAM_LUT_INDEX                                                               0x1472\n#define mmMPCC_OGAM3_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      2\n#define mmMPCC_OGAM3_MPCC_OGAM_LUT_DATA                                                                0x1473\n#define mmMPCC_OGAM3_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       2\n#define mmMPCC_OGAM3_MPCC_OGAM_LUT_RAM_CONTROL                                                         0x1474\n#define mmMPCC_OGAM3_MPCC_OGAM_LUT_RAM_CONTROL_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x1475\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x1476\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x1477\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_SLOPE_CNTL_B                                                       0x1478\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_SLOPE_CNTL_G                                                       0x1479\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_SLOPE_CNTL_R                                                       0x147a\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x147b\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x147c\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x147d\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x147e\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x147f\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x1480\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_0_1                                                         0x1481\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_2_3                                                         0x1482\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_4_5                                                         0x1483\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_6_7                                                         0x1484\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_8_9                                                         0x1485\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_10_11                                                       0x1486\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_12_13                                                       0x1487\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_14_15                                                       0x1488\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_16_17                                                       0x1489\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_18_19                                                       0x148a\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_20_21                                                       0x148b\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_22_23                                                       0x148c\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_24_25                                                       0x148d\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_26_27                                                       0x148e\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_28_29                                                       0x148f\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_30_31                                                       0x1490\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_32_33                                                       0x1491\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x1492\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x1493\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x1494\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_SLOPE_CNTL_B                                                       0x1495\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_SLOPE_CNTL_G                                                       0x1496\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_SLOPE_CNTL_R                                                       0x1497\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x1498\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x1499\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x149a\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x149b\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x149c\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x149d\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_0_1                                                         0x149e\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_2_3                                                         0x149f\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_4_5                                                         0x14a0\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_6_7                                                         0x14a1\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_8_9                                                         0x14a2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_10_11                                                       0x14a3\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_12_13                                                       0x14a4\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_14_15                                                       0x14a5\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_16_17                                                       0x14a6\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_18_19                                                       0x14a7\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_20_21                                                       0x14a8\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_22_23                                                       0x14a9\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_24_25                                                       0x14aa\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_26_27                                                       0x14ab\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_28_29                                                       0x14ac\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_30_31                                                       0x14ad\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_32_33                                                       0x14ae\n#define mmMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              2\n\n\n\n\n#define mmMPCC_OGAM4_MPCC_OGAM_MODE                                                                    0x14b2\n#define mmMPCC_OGAM4_MPCC_OGAM_MODE_BASE_IDX                                                           2\n#define mmMPCC_OGAM4_MPCC_OGAM_LUT_INDEX                                                               0x14b3\n#define mmMPCC_OGAM4_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      2\n#define mmMPCC_OGAM4_MPCC_OGAM_LUT_DATA                                                                0x14b4\n#define mmMPCC_OGAM4_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       2\n#define mmMPCC_OGAM4_MPCC_OGAM_LUT_RAM_CONTROL                                                         0x14b5\n#define mmMPCC_OGAM4_MPCC_OGAM_LUT_RAM_CONTROL_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x14b6\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x14b7\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x14b8\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_SLOPE_CNTL_B                                                       0x14b9\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_SLOPE_CNTL_G                                                       0x14ba\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_SLOPE_CNTL_R                                                       0x14bb\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x14bc\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x14bd\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x14be\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x14bf\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x14c0\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x14c1\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_0_1                                                         0x14c2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_2_3                                                         0x14c3\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_4_5                                                         0x14c4\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_6_7                                                         0x14c5\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_8_9                                                         0x14c6\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_10_11                                                       0x14c7\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_12_13                                                       0x14c8\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_14_15                                                       0x14c9\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_16_17                                                       0x14ca\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_18_19                                                       0x14cb\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_20_21                                                       0x14cc\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_22_23                                                       0x14cd\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_24_25                                                       0x14ce\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_26_27                                                       0x14cf\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_28_29                                                       0x14d0\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_30_31                                                       0x14d1\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_32_33                                                       0x14d2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x14d3\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x14d4\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x14d5\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_SLOPE_CNTL_B                                                       0x14d6\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_SLOPE_CNTL_G                                                       0x14d7\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_SLOPE_CNTL_R                                                       0x14d8\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x14d9\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x14da\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x14db\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x14dc\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x14dd\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x14de\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_0_1                                                         0x14df\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_2_3                                                         0x14e0\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_4_5                                                         0x14e1\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_6_7                                                         0x14e2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_8_9                                                         0x14e3\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_10_11                                                       0x14e4\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_12_13                                                       0x14e5\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_14_15                                                       0x14e6\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_16_17                                                       0x14e7\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_18_19                                                       0x14e8\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_20_21                                                       0x14e9\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_22_23                                                       0x14ea\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_24_25                                                       0x14eb\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_26_27                                                       0x14ec\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_28_29                                                       0x14ed\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_30_31                                                       0x14ee\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              2\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_32_33                                                       0x14ef\n#define mmMPCC_OGAM4_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              2\n\n\n\n\n#define mmMPC_OUT_CSC_COEF_FORMAT                                                                      0x15b6\n#define mmMPC_OUT_CSC_COEF_FORMAT_BASE_IDX                                                             2\n#define mmMPC_OUT0_CSC_MODE                                                                            0x15b7\n#define mmMPC_OUT0_CSC_MODE_BASE_IDX                                                                   2\n#define mmMPC_OUT0_CSC_C11_C12_A                                                                       0x15b8\n#define mmMPC_OUT0_CSC_C11_C12_A_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C13_C14_A                                                                       0x15b9\n#define mmMPC_OUT0_CSC_C13_C14_A_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C21_C22_A                                                                       0x15ba\n#define mmMPC_OUT0_CSC_C21_C22_A_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C23_C24_A                                                                       0x15bb\n#define mmMPC_OUT0_CSC_C23_C24_A_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C31_C32_A                                                                       0x15bc\n#define mmMPC_OUT0_CSC_C31_C32_A_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C33_C34_A                                                                       0x15bd\n#define mmMPC_OUT0_CSC_C33_C34_A_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C11_C12_B                                                                       0x15be\n#define mmMPC_OUT0_CSC_C11_C12_B_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C13_C14_B                                                                       0x15bf\n#define mmMPC_OUT0_CSC_C13_C14_B_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C21_C22_B                                                                       0x15c0\n#define mmMPC_OUT0_CSC_C21_C22_B_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C23_C24_B                                                                       0x15c1\n#define mmMPC_OUT0_CSC_C23_C24_B_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C31_C32_B                                                                       0x15c2\n#define mmMPC_OUT0_CSC_C31_C32_B_BASE_IDX                                                              2\n#define mmMPC_OUT0_CSC_C33_C34_B                                                                       0x15c3\n#define mmMPC_OUT0_CSC_C33_C34_B_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_MODE                                                                            0x15c4\n#define mmMPC_OUT1_CSC_MODE_BASE_IDX                                                                   2\n#define mmMPC_OUT1_CSC_C11_C12_A                                                                       0x15c5\n#define mmMPC_OUT1_CSC_C11_C12_A_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C13_C14_A                                                                       0x15c6\n#define mmMPC_OUT1_CSC_C13_C14_A_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C21_C22_A                                                                       0x15c7\n#define mmMPC_OUT1_CSC_C21_C22_A_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C23_C24_A                                                                       0x15c8\n#define mmMPC_OUT1_CSC_C23_C24_A_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C31_C32_A                                                                       0x15c9\n#define mmMPC_OUT1_CSC_C31_C32_A_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C33_C34_A                                                                       0x15ca\n#define mmMPC_OUT1_CSC_C33_C34_A_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C11_C12_B                                                                       0x15cb\n#define mmMPC_OUT1_CSC_C11_C12_B_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C13_C14_B                                                                       0x15cc\n#define mmMPC_OUT1_CSC_C13_C14_B_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C21_C22_B                                                                       0x15cd\n#define mmMPC_OUT1_CSC_C21_C22_B_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C23_C24_B                                                                       0x15ce\n#define mmMPC_OUT1_CSC_C23_C24_B_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C31_C32_B                                                                       0x15cf\n#define mmMPC_OUT1_CSC_C31_C32_B_BASE_IDX                                                              2\n#define mmMPC_OUT1_CSC_C33_C34_B                                                                       0x15d0\n#define mmMPC_OUT1_CSC_C33_C34_B_BASE_IDX                                                              2\n\n\n\n\n#define mmFMT0_FMT_CLAMP_COMPONENT_R                                                                   0x183c\n#define mmFMT0_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_G                                                                   0x183d\n#define mmFMT0_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_B                                                                   0x183e\n#define mmFMT0_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL                                                                    0x183f\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT0_FMT_CONTROL                                                                             0x1840\n#define mmFMT0_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL                                                                   0x1841\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT0_FMT_DITHER_RAND_R_SEED                                                                  0x1842\n#define mmFMT0_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_G_SEED                                                                  0x1843\n#define mmFMT0_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_B_SEED                                                                  0x1844\n#define mmFMT0_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_CLAMP_CNTL                                                                          0x1845\n#define mmFMT0_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1846\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT0_FMT_MAP420_MEMORY_CONTROL                                                               0x1847\n#define mmFMT0_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define mmFMT0_FMT_422_CONTROL                                                                         0x1849\n#define mmFMT0_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define mmDPG0_DPG_CONTROL                                                                             0x1854\n#define mmDPG0_DPG_CONTROL_BASE_IDX                                                                    2\n#define mmDPG0_DPG_RAMP_CONTROL                                                                        0x1855\n#define mmDPG0_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define mmDPG0_DPG_DIMENSIONS                                                                          0x1856\n#define mmDPG0_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define mmDPG0_DPG_COLOUR_R_CR                                                                         0x1857\n#define mmDPG0_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define mmDPG0_DPG_COLOUR_G_Y                                                                          0x1858\n#define mmDPG0_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define mmDPG0_DPG_COLOUR_B_CB                                                                         0x1859\n#define mmDPG0_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define mmDPG0_DPG_OFFSET_SEGMENT                                                                      0x185a\n#define mmDPG0_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define mmDPG0_DPG_STATUS                                                                              0x185b\n#define mmDPG0_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define mmOPPBUF0_OPPBUF_CONTROL                                                                       0x1884\n#define mmOPPBUF0_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_0                                                               0x1885\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_1                                                               0x1886\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE0_OPP_PIPE_CONTROL                                                                   0x188c\n#define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL                                                           0x1891\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK                                                              0x1892\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0                                                           0x1893\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1                                                           0x1894\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2                                                           0x1895\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmFMT1_FMT_CLAMP_COMPONENT_R                                                                   0x1896\n#define mmFMT1_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_G                                                                   0x1897\n#define mmFMT1_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_B                                                                   0x1898\n#define mmFMT1_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL                                                                    0x1899\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT1_FMT_CONTROL                                                                             0x189a\n#define mmFMT1_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL                                                                   0x189b\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT1_FMT_DITHER_RAND_R_SEED                                                                  0x189c\n#define mmFMT1_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_G_SEED                                                                  0x189d\n#define mmFMT1_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_B_SEED                                                                  0x189e\n#define mmFMT1_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_CLAMP_CNTL                                                                          0x189f\n#define mmFMT1_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x18a0\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT1_FMT_MAP420_MEMORY_CONTROL                                                               0x18a1\n#define mmFMT1_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define mmFMT1_FMT_422_CONTROL                                                                         0x18a3\n#define mmFMT1_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define mmDPG1_DPG_CONTROL                                                                             0x18ae\n#define mmDPG1_DPG_CONTROL_BASE_IDX                                                                    2\n#define mmDPG1_DPG_RAMP_CONTROL                                                                        0x18af\n#define mmDPG1_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define mmDPG1_DPG_DIMENSIONS                                                                          0x18b0\n#define mmDPG1_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define mmDPG1_DPG_COLOUR_R_CR                                                                         0x18b1\n#define mmDPG1_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define mmDPG1_DPG_COLOUR_G_Y                                                                          0x18b2\n#define mmDPG1_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define mmDPG1_DPG_COLOUR_B_CB                                                                         0x18b3\n#define mmDPG1_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define mmDPG1_DPG_OFFSET_SEGMENT                                                                      0x18b4\n#define mmDPG1_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define mmDPG1_DPG_STATUS                                                                              0x18b5\n#define mmDPG1_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define mmOPPBUF1_OPPBUF_CONTROL                                                                       0x18de\n#define mmOPPBUF1_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_0                                                               0x18df\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_1                                                               0x18e0\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE1_OPP_PIPE_CONTROL                                                                   0x18e6\n#define mmOPP_PIPE1_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL                                                           0x18eb\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK                                                              0x18ec\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0                                                           0x18ed\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1                                                           0x18ee\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2                                                           0x18ef\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmOPP_TOP_CLK_CONTROL                                                                          0x1a5e\n#define mmOPP_TOP_CLK_CONTROL_BASE_IDX                                                                 2\n\n\n\n\n#define mmODM0_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1aca\n#define mmODM0_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM0_OPTC_DATA_SOURCE_SELECT                                                                 0x1acb\n#define mmODM0_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM0_OPTC_DATA_FORMAT_CONTROL                                                                0x1acc\n#define mmODM0_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define mmODM0_OPTC_BYTES_PER_PIXEL                                                                    0x1acd\n#define mmODM0_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define mmODM0_OPTC_WIDTH_CONTROL                                                                      0x1ace\n#define mmODM0_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define mmODM0_OPTC_INPUT_CLOCK_CONTROL                                                                0x1acf\n#define mmODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n\n\n\n#define mmODM1_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1ada\n#define mmODM1_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM1_OPTC_DATA_SOURCE_SELECT                                                                 0x1adb\n#define mmODM1_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM1_OPTC_DATA_FORMAT_CONTROL                                                                0x1adc\n#define mmODM1_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define mmODM1_OPTC_BYTES_PER_PIXEL                                                                    0x1add\n#define mmODM1_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define mmODM1_OPTC_WIDTH_CONTROL                                                                      0x1ade\n#define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define mmODM1_OPTC_INPUT_CLOCK_CONTROL                                                                0x1adf\n#define mmODM1_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n\n\n\n\n#define mmOTG0_OTG_H_TOTAL                                                                             0x1b2a\n#define mmOTG0_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_H_BLANK_START_END                                                                   0x1b2b\n#define mmOTG0_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG0_OTG_H_SYNC_A                                                                            0x1b2c\n#define mmOTG0_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG0_OTG_H_SYNC_A_CNTL                                                                       0x1b2d\n#define mmOTG0_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_H_TIMING_CNTL                                                                       0x1b2e\n#define mmOTG0_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_V_TOTAL                                                                             0x1b2f\n#define mmOTG0_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_V_TOTAL_MIN                                                                         0x1b30\n#define mmOTG0_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_MAX                                                                         0x1b31\n#define mmOTG0_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_MID                                                                         0x1b32\n#define mmOTG0_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_CONTROL                                                                     0x1b33\n#define mmOTG0_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG0_OTG_V_TOTAL_INT_STATUS                                                                  0x1b34\n#define mmOTG0_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG0_OTG_VSYNC_NOM_INT_STATUS                                                                0x1b35\n#define mmOTG0_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG0_OTG_V_BLANK_START_END                                                                   0x1b36\n#define mmOTG0_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG0_OTG_V_SYNC_A                                                                            0x1b37\n#define mmOTG0_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG0_OTG_V_SYNC_A_CNTL                                                                       0x1b38\n#define mmOTG0_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_TRIGA_CNTL                                                                          0x1b39\n#define mmOTG0_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG0_OTG_TRIGA_MANUAL_TRIG                                                                   0x1b3a\n#define mmOTG0_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG0_OTG_TRIGB_CNTL                                                                          0x1b3b\n#define mmOTG0_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG0_OTG_TRIGB_MANUAL_TRIG                                                                   0x1b3c\n#define mmOTG0_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG0_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1b3d\n#define mmOTG0_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG0_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1b3f\n#define mmOTG0_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG0_OTG_CONTROL                                                                             0x1b41\n#define mmOTG0_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_BLANK_CONTROL                                                                       0x1b42\n#define mmOTG0_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_INTERLACE_CONTROL                                                                   0x1b44\n#define mmOTG0_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_INTERLACE_STATUS                                                                    0x1b45\n#define mmOTG0_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG0_OTG_PIXEL_DATA_READBACK0                                                                0x1b47\n#define mmOTG0_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG0_OTG_PIXEL_DATA_READBACK1                                                                0x1b48\n#define mmOTG0_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG0_OTG_STATUS                                                                              0x1b49\n#define mmOTG0_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG0_OTG_STATUS_POSITION                                                                     0x1b4a\n#define mmOTG0_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG0_OTG_NOM_VERT_POSITION                                                                   0x1b4b\n#define mmOTG0_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG0_OTG_STATUS_FRAME_COUNT                                                                  0x1b4c\n#define mmOTG0_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG0_OTG_STATUS_VF_COUNT                                                                     0x1b4d\n#define mmOTG0_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG0_OTG_STATUS_HV_COUNT                                                                     0x1b4e\n#define mmOTG0_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG0_OTG_COUNT_CONTROL                                                                       0x1b4f\n#define mmOTG0_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_COUNT_RESET                                                                         0x1b50\n#define mmOTG0_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1b51\n#define mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG0_OTG_VERT_SYNC_CONTROL                                                                   0x1b52\n#define mmOTG0_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_STEREO_STATUS                                                                       0x1b53\n#define mmOTG0_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG0_OTG_STEREO_CONTROL                                                                      0x1b54\n#define mmOTG0_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG0_OTG_SNAPSHOT_STATUS                                                                     0x1b55\n#define mmOTG0_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG0_OTG_SNAPSHOT_CONTROL                                                                    0x1b56\n#define mmOTG0_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG0_OTG_SNAPSHOT_POSITION                                                                   0x1b57\n#define mmOTG0_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG0_OTG_SNAPSHOT_FRAME                                                                      0x1b58\n#define mmOTG0_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG0_OTG_INTERRUPT_CONTROL                                                                   0x1b59\n#define mmOTG0_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_UPDATE_LOCK                                                                         0x1b5a\n#define mmOTG0_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG0_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1b5b\n#define mmOTG0_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG0_OTG_MASTER_EN                                                                           0x1b5c\n#define mmOTG0_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG0_OTG_BLANK_DATA_COLOR                                                                    0x1b5e\n#define mmOTG0_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG0_OTG_BLANK_DATA_COLOR_EXT                                                                0x1b5f\n#define mmOTG0_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG0_OTG_BLACK_COLOR                                                                         0x1b60\n#define mmOTG0_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG0_OTG_BLACK_COLOR_EXT                                                                     0x1b61\n#define mmOTG0_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1b62\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1b63\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1b64\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1b65\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1b66\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1b67\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_CRC_CNTL                                                                            0x1b68\n#define mmOTG0_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG0_OTG_CRC_CNTL2                                                                           0x1b69\n#define mmOTG0_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1b6a\n#define mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1b6b\n#define mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1b6c\n#define mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1b6d\n#define mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_DATA_RG                                                                        0x1b6e\n#define mmOTG0_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC0_DATA_B                                                                         0x1b6f\n#define mmOTG0_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1b70\n#define mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1b71\n#define mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1b72\n#define mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1b73\n#define mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_DATA_RG                                                                        0x1b74\n#define mmOTG0_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC1_DATA_B                                                                         0x1b75\n#define mmOTG0_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1b7a\n#define mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1b7b\n#define mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG0_OTG_STATIC_SCREEN_CONTROL                                                               0x1b82\n#define mmOTG0_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG0_OTG_3D_STRUCTURE_CONTROL                                                                0x1b83\n#define mmOTG0_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG0_OTG_GSL_VSYNC_GAP                                                                       0x1b84\n#define mmOTG0_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG0_OTG_MASTER_UPDATE_MODE                                                                  0x1b85\n#define mmOTG0_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG0_OTG_CLOCK_CONTROL                                                                       0x1b86\n#define mmOTG0_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_VSTARTUP_PARAM                                                                      0x1b87\n#define mmOTG0_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG0_OTG_VUPDATE_PARAM                                                                       0x1b88\n#define mmOTG0_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG0_OTG_VREADY_PARAM                                                                        0x1b89\n#define mmOTG0_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG0_OTG_GLOBAL_SYNC_STATUS                                                                  0x1b8a\n#define mmOTG0_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG0_OTG_MASTER_UPDATE_LOCK                                                                  0x1b8b\n#define mmOTG0_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG0_OTG_GSL_CONTROL                                                                         0x1b8c\n#define mmOTG0_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG0_OTG_GSL_WINDOW_X                                                                        0x1b8d\n#define mmOTG0_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG0_OTG_GSL_WINDOW_Y                                                                        0x1b8e\n#define mmOTG0_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG0_OTG_VUPDATE_KEEPOUT                                                                     0x1b8f\n#define mmOTG0_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL0                                                                     0x1b90\n#define mmOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL1                                                                     0x1b91\n#define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL2                                                                     0x1b92\n#define mmOTG0_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL3                                                                     0x1b93\n#define mmOTG0_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG0_OTG_TRIG_MANUAL_CONTROL                                                                 0x1b94\n#define mmOTG0_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG0_OTG_DRR_CONTROL                                                                         0x1b97\n#define mmOTG0_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG0_OTG_DSC_START_POSITION                                                                  0x1b99\n#define mmOTG0_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n\n\n\n#define mmOTG1_OTG_H_TOTAL                                                                             0x1baa\n#define mmOTG1_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_H_BLANK_START_END                                                                   0x1bab\n#define mmOTG1_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG1_OTG_H_SYNC_A                                                                            0x1bac\n#define mmOTG1_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG1_OTG_H_SYNC_A_CNTL                                                                       0x1bad\n#define mmOTG1_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_H_TIMING_CNTL                                                                       0x1bae\n#define mmOTG1_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_V_TOTAL                                                                             0x1baf\n#define mmOTG1_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_V_TOTAL_MIN                                                                         0x1bb0\n#define mmOTG1_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_MAX                                                                         0x1bb1\n#define mmOTG1_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_MID                                                                         0x1bb2\n#define mmOTG1_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_CONTROL                                                                     0x1bb3\n#define mmOTG1_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG1_OTG_V_TOTAL_INT_STATUS                                                                  0x1bb4\n#define mmOTG1_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG1_OTG_VSYNC_NOM_INT_STATUS                                                                0x1bb5\n#define mmOTG1_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG1_OTG_V_BLANK_START_END                                                                   0x1bb6\n#define mmOTG1_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG1_OTG_V_SYNC_A                                                                            0x1bb7\n#define mmOTG1_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG1_OTG_V_SYNC_A_CNTL                                                                       0x1bb8\n#define mmOTG1_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_TRIGA_CNTL                                                                          0x1bb9\n#define mmOTG1_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG1_OTG_TRIGA_MANUAL_TRIG                                                                   0x1bba\n#define mmOTG1_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG1_OTG_TRIGB_CNTL                                                                          0x1bbb\n#define mmOTG1_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG1_OTG_TRIGB_MANUAL_TRIG                                                                   0x1bbc\n#define mmOTG1_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG1_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1bbd\n#define mmOTG1_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG1_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1bbf\n#define mmOTG1_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG1_OTG_CONTROL                                                                             0x1bc1\n#define mmOTG1_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_BLANK_CONTROL                                                                       0x1bc2\n#define mmOTG1_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_INTERLACE_CONTROL                                                                   0x1bc4\n#define mmOTG1_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_INTERLACE_STATUS                                                                    0x1bc5\n#define mmOTG1_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG1_OTG_PIXEL_DATA_READBACK0                                                                0x1bc7\n#define mmOTG1_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG1_OTG_PIXEL_DATA_READBACK1                                                                0x1bc8\n#define mmOTG1_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG1_OTG_STATUS                                                                              0x1bc9\n#define mmOTG1_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG1_OTG_STATUS_POSITION                                                                     0x1bca\n#define mmOTG1_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG1_OTG_NOM_VERT_POSITION                                                                   0x1bcb\n#define mmOTG1_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG1_OTG_STATUS_FRAME_COUNT                                                                  0x1bcc\n#define mmOTG1_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG1_OTG_STATUS_VF_COUNT                                                                     0x1bcd\n#define mmOTG1_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG1_OTG_STATUS_HV_COUNT                                                                     0x1bce\n#define mmOTG1_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG1_OTG_COUNT_CONTROL                                                                       0x1bcf\n#define mmOTG1_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_COUNT_RESET                                                                         0x1bd0\n#define mmOTG1_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1bd1\n#define mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG1_OTG_VERT_SYNC_CONTROL                                                                   0x1bd2\n#define mmOTG1_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_STEREO_STATUS                                                                       0x1bd3\n#define mmOTG1_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG1_OTG_STEREO_CONTROL                                                                      0x1bd4\n#define mmOTG1_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG1_OTG_SNAPSHOT_STATUS                                                                     0x1bd5\n#define mmOTG1_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG1_OTG_SNAPSHOT_CONTROL                                                                    0x1bd6\n#define mmOTG1_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG1_OTG_SNAPSHOT_POSITION                                                                   0x1bd7\n#define mmOTG1_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG1_OTG_SNAPSHOT_FRAME                                                                      0x1bd8\n#define mmOTG1_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG1_OTG_INTERRUPT_CONTROL                                                                   0x1bd9\n#define mmOTG1_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_UPDATE_LOCK                                                                         0x1bda\n#define mmOTG1_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG1_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1bdb\n#define mmOTG1_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG1_OTG_MASTER_EN                                                                           0x1bdc\n#define mmOTG1_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG1_OTG_BLANK_DATA_COLOR                                                                    0x1bde\n#define mmOTG1_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG1_OTG_BLANK_DATA_COLOR_EXT                                                                0x1bdf\n#define mmOTG1_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG1_OTG_BLACK_COLOR                                                                         0x1be0\n#define mmOTG1_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG1_OTG_BLACK_COLOR_EXT                                                                     0x1be1\n#define mmOTG1_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1be2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1be3\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1be4\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1be5\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1be6\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1be7\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_CRC_CNTL                                                                            0x1be8\n#define mmOTG1_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG1_OTG_CRC_CNTL2                                                                           0x1be9\n#define mmOTG1_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1bea\n#define mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1beb\n#define mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1bec\n#define mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1bed\n#define mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_DATA_RG                                                                        0x1bee\n#define mmOTG1_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC0_DATA_B                                                                         0x1bef\n#define mmOTG1_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1bf0\n#define mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1bf1\n#define mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1bf2\n#define mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1bf3\n#define mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_DATA_RG                                                                        0x1bf4\n#define mmOTG1_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC1_DATA_B                                                                         0x1bf5\n#define mmOTG1_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1bfa\n#define mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1bfb\n#define mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG1_OTG_STATIC_SCREEN_CONTROL                                                               0x1c02\n#define mmOTG1_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG1_OTG_3D_STRUCTURE_CONTROL                                                                0x1c03\n#define mmOTG1_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG1_OTG_GSL_VSYNC_GAP                                                                       0x1c04\n#define mmOTG1_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG1_OTG_MASTER_UPDATE_MODE                                                                  0x1c05\n#define mmOTG1_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG1_OTG_CLOCK_CONTROL                                                                       0x1c06\n#define mmOTG1_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_VSTARTUP_PARAM                                                                      0x1c07\n#define mmOTG1_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG1_OTG_VUPDATE_PARAM                                                                       0x1c08\n#define mmOTG1_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG1_OTG_VREADY_PARAM                                                                        0x1c09\n#define mmOTG1_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG1_OTG_GLOBAL_SYNC_STATUS                                                                  0x1c0a\n#define mmOTG1_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG1_OTG_MASTER_UPDATE_LOCK                                                                  0x1c0b\n#define mmOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG1_OTG_GSL_CONTROL                                                                         0x1c0c\n#define mmOTG1_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG1_OTG_GSL_WINDOW_X                                                                        0x1c0d\n#define mmOTG1_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG1_OTG_GSL_WINDOW_Y                                                                        0x1c0e\n#define mmOTG1_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG1_OTG_VUPDATE_KEEPOUT                                                                     0x1c0f\n#define mmOTG1_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL0                                                                     0x1c10\n#define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL1                                                                     0x1c11\n#define mmOTG1_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL2                                                                     0x1c12\n#define mmOTG1_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL3                                                                     0x1c13\n#define mmOTG1_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG1_OTG_TRIG_MANUAL_CONTROL                                                                 0x1c14\n#define mmOTG1_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG1_OTG_DRR_CONTROL                                                                         0x1c17\n#define mmOTG1_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG1_OTG_DSC_START_POSITION                                                                  0x1c19\n#define mmOTG1_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n\n\n\n\n#define mmDWB_SOURCE_SELECT                                                                            0x1e2a\n#define mmDWB_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmGSL_SOURCE_SELECT                                                                            0x1e2b\n#define mmGSL_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmOPTC_CLOCK_CONTROL                                                                           0x1e2c\n#define mmOPTC_CLOCK_CONTROL_BASE_IDX                                                                  2\n\n\n\n\n#define mmDC_I2C_CONTROL                                                                               0x1e98\n#define mmDC_I2C_CONTROL_BASE_IDX                                                                      2\n#define mmDC_I2C_ARBITRATION                                                                           0x1e99\n#define mmDC_I2C_ARBITRATION_BASE_IDX                                                                  2\n#define mmDC_I2C_INTERRUPT_CONTROL                                                                     0x1e9a\n#define mmDC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                            2\n#define mmDC_I2C_SW_STATUS                                                                             0x1e9b\n#define mmDC_I2C_SW_STATUS_BASE_IDX                                                                    2\n#define mmDC_I2C_DDC1_HW_STATUS                                                                        0x1e9c\n#define mmDC_I2C_DDC1_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC2_HW_STATUS                                                                        0x1e9d\n#define mmDC_I2C_DDC2_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC1_SPEED                                                                            0x1ea2\n#define mmDC_I2C_DDC1_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC1_SETUP                                                                            0x1ea3\n#define mmDC_I2C_DDC1_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SPEED                                                                            0x1ea4\n#define mmDC_I2C_DDC2_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SETUP                                                                            0x1ea5\n#define mmDC_I2C_DDC2_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_TRANSACTION0                                                                          0x1eae\n#define mmDC_I2C_TRANSACTION0_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION1                                                                          0x1eaf\n#define mmDC_I2C_TRANSACTION1_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION2                                                                          0x1eb0\n#define mmDC_I2C_TRANSACTION2_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION3                                                                          0x1eb1\n#define mmDC_I2C_TRANSACTION3_BASE_IDX                                                                 2\n#define mmDC_I2C_DATA                                                                                  0x1eb2\n#define mmDC_I2C_DATA_BASE_IDX                                                                         2\n#define mmDC_I2C_EDID_DETECT_CTRL                                                                      0x1eb6\n#define mmDC_I2C_EDID_DETECT_CTRL_BASE_IDX                                                             2\n#define mmDC_I2C_READ_REQUEST_INTERRUPT                                                                0x1eb7\n#define mmDC_I2C_READ_REQUEST_INTERRUPT_BASE_IDX                                                       2\n\n\n\n\n#define mmDIO_SCRATCH0                                                                                 0x1eca\n#define mmDIO_SCRATCH0_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH1                                                                                 0x1ecb\n#define mmDIO_SCRATCH1_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH2                                                                                 0x1ecc\n#define mmDIO_SCRATCH2_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH3                                                                                 0x1ecd\n#define mmDIO_SCRATCH3_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH4                                                                                 0x1ece\n#define mmDIO_SCRATCH4_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH5                                                                                 0x1ecf\n#define mmDIO_SCRATCH5_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH6                                                                                 0x1ed0\n#define mmDIO_SCRATCH6_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH7                                                                                 0x1ed1\n#define mmDIO_SCRATCH7_BASE_IDX                                                                        2\n#define mmDIO_MEM_PWR_STATUS                                                                           0x1edd\n#define mmDIO_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define mmDIO_MEM_PWR_CTRL                                                                             0x1ede\n#define mmDIO_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define mmDIO_MEM_PWR_CTRL2                                                                            0x1edf\n#define mmDIO_MEM_PWR_CTRL2_BASE_IDX                                                                   2\n#define mmDIO_CLK_CNTL                                                                                 0x1ee0\n#define mmDIO_CLK_CNTL_BASE_IDX                                                                        2\n#define mmDIO_MEM_PWR_CTRL3                                                                            0x1ee1\n#define mmDIO_MEM_PWR_CTRL3_BASE_IDX                                                                   2\n#define mmDIO_POWER_MANAGEMENT_CNTL                                                                    0x1ee4\n#define mmDIO_POWER_MANAGEMENT_CNTL_BASE_IDX                                                           2\n#define mmDIG_SOFT_RESET                                                                               0x1eee\n#define mmDIG_SOFT_RESET_BASE_IDX                                                                      2\n#define mmDIO_MEM_PWR_STATUS1                                                                          0x1ef0\n#define mmDIO_MEM_PWR_STATUS1_BASE_IDX                                                                 2\n#define mmDIO_CLK_CNTL2                                                                                0x1ef2\n#define mmDIO_CLK_CNTL2_BASE_IDX                                                                       2\n#define mmDIO_CLK_CNTL3                                                                                0x1ef3\n#define mmDIO_CLK_CNTL3_BASE_IDX                                                                       2\n#define mmDIO_HDMI_RXSTATUS_TIMER_CONTROL                                                              0x1eff\n#define mmDIO_HDMI_RXSTATUS_TIMER_CONTROL_BASE_IDX                                                     2\n#define mmDIO_GENERIC_INTERRUPT_MESSAGE                                                                0x1f02\n#define mmDIO_GENERIC_INTERRUPT_MESSAGE_BASE_IDX                                                       2\n#define mmDIO_GENERIC_INTERRUPT_CLEAR                                                                  0x1f03\n#define mmDIO_GENERIC_INTERRUPT_CLEAR_BASE_IDX                                                         2\n\n\n\n\n#define mmHPD0_DC_HPD_INT_STATUS                                                                       0x1f14\n#define mmHPD0_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD0_DC_HPD_INT_CONTROL                                                                      0x1f15\n#define mmHPD0_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD0_DC_HPD_CONTROL                                                                          0x1f16\n#define mmHPD0_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f17\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f18\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD1_DC_HPD_INT_STATUS                                                                       0x1f1c\n#define mmHPD1_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD1_DC_HPD_INT_CONTROL                                                                      0x1f1d\n#define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD1_DC_HPD_CONTROL                                                                          0x1f1e\n#define mmHPD1_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f1f\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f20\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n#define mmDP_AUX0_AUX_CONTROL                                                                          0x1f50\n#define mmDP_AUX0_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_SW_CONTROL                                                                       0x1f51\n#define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX0_AUX_ARB_CONTROL                                                                      0x1f52\n#define mmDP_AUX0_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL                                                                0x1f53\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX0_AUX_SW_STATUS                                                                        0x1f54\n#define mmDP_AUX0_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_LS_STATUS                                                                        0x1f55\n#define mmDP_AUX0_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_SW_DATA                                                                          0x1f56\n#define mmDP_AUX0_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_LS_DATA                                                                          0x1f57\n#define mmDP_AUX0_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                                              0x1f58\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL                                                                  0x1f59\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0                                                                 0x1f5a\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1                                                                 0x1f5b\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS                                                                   0x1f5c\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS                                                                   0x1f5d\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n\n\n\n\n#define mmDP_AUX1_AUX_CONTROL                                                                          0x1f6c\n#define mmDP_AUX1_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_SW_CONTROL                                                                       0x1f6d\n#define mmDP_AUX1_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX1_AUX_ARB_CONTROL                                                                      0x1f6e\n#define mmDP_AUX1_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL                                                                0x1f6f\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX1_AUX_SW_STATUS                                                                        0x1f70\n#define mmDP_AUX1_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_LS_STATUS                                                                        0x1f71\n#define mmDP_AUX1_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_SW_DATA                                                                          0x1f72\n#define mmDP_AUX1_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_LS_DATA                                                                          0x1f73\n#define mmDP_AUX1_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                                              0x1f74\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL                                                                  0x1f75\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0                                                                 0x1f76\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1                                                                 0x1f77\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS                                                                   0x1f78\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS                                                                   0x1f79\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n\n\n\n\n#define mmDIG0_DIG_FE_CNTL                                                                             0x2068\n#define mmDIG0_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL                                                                     0x2069\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT                                                                   0x206a\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG0_DIG_CLOCK_PATTERN                                                                       0x206b\n#define mmDIG0_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG0_DIG_TEST_PATTERN                                                                        0x206c\n#define mmDIG0_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED                                                                 0x206d\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG0_DIG_FIFO_STATUS                                                                         0x206e\n#define mmDIG0_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG0_HDMI_METADATA_PACKET_CONTROL                                                            0x206f\n#define mmDIG0_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL4                                                            0x2070\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define mmDIG0_HDMI_CONTROL                                                                            0x2071\n#define mmDIG0_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG0_HDMI_STATUS                                                                             0x2072\n#define mmDIG0_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL                                                               0x2073\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL                                                                 0x2074\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL                                                                 0x2075\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0                                                                 0x2076\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1                                                                 0x2077\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2078\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG0_AFMT_INTERRUPT_STATUS                                                                   0x2079\n#define mmDIG0_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG0_HDMI_GC                                                                                 0x207b\n#define mmDIG0_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2                                                              0x207c\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG0_AFMT_ISRC1_0                                                                            0x207d\n#define mmDIG0_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_1                                                                            0x207e\n#define mmDIG0_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_2                                                                            0x207f\n#define mmDIG0_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_3                                                                            0x2080\n#define mmDIG0_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_4                                                                            0x2081\n#define mmDIG0_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_0                                                                            0x2082\n#define mmDIG0_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_1                                                                            0x2083\n#define mmDIG0_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_2                                                                            0x2084\n#define mmDIG0_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_3                                                                            0x2085\n#define mmDIG0_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2086\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2087\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG0_HDMI_DB_CONTROL                                                                         0x2088\n#define mmDIG0_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG0_DME_CONTROL                                                                             0x2089\n#define mmDIG0_DME_CONTROL_BASE_IDX                                                                    2\n#define mmDIG0_AFMT_MPEG_INFO0                                                                         0x208a\n#define mmDIG0_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG0_AFMT_MPEG_INFO1                                                                         0x208b\n#define mmDIG0_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG0_AFMT_GENERIC_HDR                                                                        0x208c\n#define mmDIG0_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG0_AFMT_GENERIC_0                                                                          0x208d\n#define mmDIG0_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_1                                                                          0x208e\n#define mmDIG0_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_2                                                                          0x208f\n#define mmDIG0_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_3                                                                          0x2090\n#define mmDIG0_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_4                                                                          0x2091\n#define mmDIG0_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_5                                                                          0x2092\n#define mmDIG0_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_6                                                                          0x2093\n#define mmDIG0_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_7                                                                          0x2094\n#define mmDIG0_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2095\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG0_HDMI_ACR_32_0                                                                           0x2096\n#define mmDIG0_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_32_1                                                                           0x2097\n#define mmDIG0_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_0                                                                           0x2098\n#define mmDIG0_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_1                                                                           0x2099\n#define mmDIG0_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_0                                                                           0x209a\n#define mmDIG0_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_1                                                                           0x209b\n#define mmDIG0_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_STATUS_0                                                                       0x209c\n#define mmDIG0_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG0_HDMI_ACR_STATUS_1                                                                       0x209d\n#define mmDIG0_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG0_AFMT_AUDIO_INFO0                                                                        0x209e\n#define mmDIG0_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG0_AFMT_AUDIO_INFO1                                                                        0x209f\n#define mmDIG0_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG0_AFMT_60958_0                                                                            0x20a0\n#define mmDIG0_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_60958_1                                                                            0x20a1\n#define mmDIG0_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL                                                                  0x20a2\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG0_AFMT_RAMP_CONTROL0                                                                      0x20a3\n#define mmDIG0_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL1                                                                      0x20a4\n#define mmDIG0_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL2                                                                      0x20a5\n#define mmDIG0_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL3                                                                      0x20a6\n#define mmDIG0_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG0_AFMT_60958_2                                                                            0x20a7\n#define mmDIG0_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT                                                                   0x20a8\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG0_AFMT_STATUS                                                                             0x20a9\n#define mmDIG0_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL                                                               0x20aa\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL                                                                 0x20ab\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0                                                                 0x20ac\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL                                                                  0x20ad\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG0_DIG_BE_CNTL                                                                             0x20af\n#define mmDIG0_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_BE_EN_CNTL                                                                          0x20b0\n#define mmDIG0_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG0_TMDS_CNTL                                                                               0x20d3\n#define mmDIG0_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG0_TMDS_CONTROL_CHAR                                                                       0x20d4\n#define mmDIG0_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK                                                                  0x20d5\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL                                                                 0x20d6\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x20d7\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x20d8\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG0_TMDS_CTL_BITS                                                                           0x20da\n#define mmDIG0_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG0_TMDS_DCBALANCER_CONTROL                                                                 0x20db\n#define mmDIG0_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_SYNC_DCBALANCE_CHAR                                                                0x20dc\n#define mmDIG0_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL                                                                    0x20dd\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL                                                                    0x20de\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_DIG_VERSION                                                                             0x20e0\n#define mmDIG0_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG0_DIG_LANE_ENABLE                                                                         0x20e1\n#define mmDIG0_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG0_AFMT_CNTL                                                                               0x20e6\n#define mmDIG0_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL1                                                                0x20e7\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL5                                                            0x20f6\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n\n\n\n\n#define mmDP0_DP_LINK_CNTL                                                                             0x2108\n#define mmDP0_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_PIXEL_FORMAT                                                                          0x2109\n#define mmDP0_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP0_DP_MSA_COLORIMETRY                                                                       0x210a\n#define mmDP0_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP0_DP_CONFIG                                                                                0x210b\n#define mmDP0_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP0_DP_VID_STREAM_CNTL                                                                       0x210c\n#define mmDP0_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_STEER_FIFO                                                                            0x210d\n#define mmDP0_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP0_DP_MSA_MISC                                                                              0x210e\n#define mmDP0_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP0_DP_VID_TIMING                                                                            0x2110\n#define mmDP0_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP0_DP_VID_N                                                                                 0x2111\n#define mmDP0_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP0_DP_VID_M                                                                                 0x2112\n#define mmDP0_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP0_DP_LINK_FRAMING_CNTL                                                                     0x2113\n#define mmDP0_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_HBR2_EYE_PATTERN                                                                      0x2114\n#define mmDP0_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP0_DP_VID_MSA_VBID                                                                          0x2115\n#define mmDP0_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP0_DP_VID_INTERRUPT_CNTL                                                                    0x2116\n#define mmDP0_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_CNTL                                                                             0x2117\n#define mmDP0_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2118\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP0_DP_DPHY_SYM0                                                                             0x2119\n#define mmDP0_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM1                                                                             0x211a\n#define mmDP0_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM2                                                                             0x211b\n#define mmDP0_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_8B10B_CNTL                                                                       0x211c\n#define mmDP0_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_PRBS_CNTL                                                                        0x211d\n#define mmDP0_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP0_DP_DPHY_SCRAM_CNTL                                                                       0x211e\n#define mmDP0_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_EN                                                                           0x211f\n#define mmDP0_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP0_DP_DPHY_CRC_CNTL                                                                         0x2120\n#define mmDP0_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_CRC_RESULT                                                                       0x2121\n#define mmDP0_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_MST_CNTL                                                                     0x2122\n#define mmDP0_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_DPHY_CRC_MST_STATUS                                                                   0x2123\n#define mmDP0_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP0_DP_DPHY_FAST_TRAINING                                                                    0x2124\n#define mmDP0_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2125\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP0_DP_SEC_CNTL                                                                              0x212b\n#define mmDP0_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_SEC_CNTL1                                                                             0x212c\n#define mmDP0_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_FRAMING1                                                                          0x212d\n#define mmDP0_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING2                                                                          0x212e\n#define mmDP0_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING3                                                                          0x212f\n#define mmDP0_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING4                                                                          0x2130\n#define mmDP0_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_AUD_N                                                                             0x2131\n#define mmDP0_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_N_READBACK                                                                    0x2132\n#define mmDP0_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_AUD_M                                                                             0x2133\n#define mmDP0_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_M_READBACK                                                                    0x2134\n#define mmDP0_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_TIMESTAMP                                                                         0x2135\n#define mmDP0_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP0_DP_SEC_PACKET_CNTL                                                                       0x2136\n#define mmDP0_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_RATE_CNTL                                                                         0x2137\n#define mmDP0_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_MSE_RATE_UPDATE                                                                       0x2139\n#define mmDP0_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT0                                                                              0x213a\n#define mmDP0_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT1                                                                              0x213b\n#define mmDP0_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT2                                                                              0x213c\n#define mmDP0_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT_UPDATE                                                                        0x213d\n#define mmDP0_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP0_DP_MSE_LINK_TIMING                                                                       0x213e\n#define mmDP0_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_MISC_CNTL                                                                         0x213f\n#define mmDP0_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2144\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2145\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP0_DP_MSE_SAT0_STATUS                                                                       0x2147\n#define mmDP0_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT1_STATUS                                                                       0x2148\n#define mmDP0_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT2_STATUS                                                                       0x2149\n#define mmDP0_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSA_TIMING_PARAM1                                                                     0x214c\n#define mmDP0_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM2                                                                     0x214d\n#define mmDP0_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM3                                                                     0x214e\n#define mmDP0_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM4                                                                     0x214f\n#define mmDP0_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP0_DP_DSC_CNTL                                                                              0x2152\n#define mmDP0_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_SEC_CNTL2                                                                             0x2153\n#define mmDP0_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL3                                                                             0x2154\n#define mmDP0_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL4                                                                             0x2155\n#define mmDP0_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL5                                                                             0x2156\n#define mmDP0_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL6                                                                             0x2157\n#define mmDP0_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL7                                                                             0x2158\n#define mmDP0_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP0_DP_DB_CNTL                                                                               0x2159\n#define mmDP0_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP0_DP_MSA_VBID_MISC                                                                         0x215a\n#define mmDP0_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define mmDP0_DP_SEC_METADATA_TRANSMISSION                                                             0x215b\n#define mmDP0_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define mmDP0_DP_DSC_BYTES_PER_PIXEL                                                                   0x215c\n#define mmDP0_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n\n\n\n\n#define mmDIG1_DIG_FE_CNTL                                                                             0x2168\n#define mmDIG1_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL                                                                     0x2169\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT                                                                   0x216a\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG1_DIG_CLOCK_PATTERN                                                                       0x216b\n#define mmDIG1_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG1_DIG_TEST_PATTERN                                                                        0x216c\n#define mmDIG1_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED                                                                 0x216d\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG1_DIG_FIFO_STATUS                                                                         0x216e\n#define mmDIG1_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG1_HDMI_METADATA_PACKET_CONTROL                                                            0x216f\n#define mmDIG1_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL4                                                            0x2170\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define mmDIG1_HDMI_CONTROL                                                                            0x2171\n#define mmDIG1_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG1_HDMI_STATUS                                                                             0x2172\n#define mmDIG1_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL                                                               0x2173\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL                                                                 0x2174\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL                                                                 0x2175\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0                                                                 0x2176\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1                                                                 0x2177\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2178\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG1_AFMT_INTERRUPT_STATUS                                                                   0x2179\n#define mmDIG1_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG1_HDMI_GC                                                                                 0x217b\n#define mmDIG1_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2                                                              0x217c\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG1_AFMT_ISRC1_0                                                                            0x217d\n#define mmDIG1_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_1                                                                            0x217e\n#define mmDIG1_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_2                                                                            0x217f\n#define mmDIG1_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_3                                                                            0x2180\n#define mmDIG1_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_4                                                                            0x2181\n#define mmDIG1_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_0                                                                            0x2182\n#define mmDIG1_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_1                                                                            0x2183\n#define mmDIG1_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_2                                                                            0x2184\n#define mmDIG1_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_3                                                                            0x2185\n#define mmDIG1_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2186\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2187\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG1_HDMI_DB_CONTROL                                                                         0x2188\n#define mmDIG1_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG1_DME_CONTROL                                                                             0x2189\n#define mmDIG1_DME_CONTROL_BASE_IDX                                                                    2\n#define mmDIG1_AFMT_MPEG_INFO0                                                                         0x218a\n#define mmDIG1_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG1_AFMT_MPEG_INFO1                                                                         0x218b\n#define mmDIG1_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG1_AFMT_GENERIC_HDR                                                                        0x218c\n#define mmDIG1_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG1_AFMT_GENERIC_0                                                                          0x218d\n#define mmDIG1_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_1                                                                          0x218e\n#define mmDIG1_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_2                                                                          0x218f\n#define mmDIG1_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_3                                                                          0x2190\n#define mmDIG1_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_4                                                                          0x2191\n#define mmDIG1_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_5                                                                          0x2192\n#define mmDIG1_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_6                                                                          0x2193\n#define mmDIG1_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_7                                                                          0x2194\n#define mmDIG1_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2195\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG1_HDMI_ACR_32_0                                                                           0x2196\n#define mmDIG1_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_32_1                                                                           0x2197\n#define mmDIG1_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_0                                                                           0x2198\n#define mmDIG1_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_1                                                                           0x2199\n#define mmDIG1_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_0                                                                           0x219a\n#define mmDIG1_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_1                                                                           0x219b\n#define mmDIG1_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_STATUS_0                                                                       0x219c\n#define mmDIG1_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG1_HDMI_ACR_STATUS_1                                                                       0x219d\n#define mmDIG1_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG1_AFMT_AUDIO_INFO0                                                                        0x219e\n#define mmDIG1_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG1_AFMT_AUDIO_INFO1                                                                        0x219f\n#define mmDIG1_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG1_AFMT_60958_0                                                                            0x21a0\n#define mmDIG1_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_60958_1                                                                            0x21a1\n#define mmDIG1_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL                                                                  0x21a2\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG1_AFMT_RAMP_CONTROL0                                                                      0x21a3\n#define mmDIG1_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL1                                                                      0x21a4\n#define mmDIG1_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL2                                                                      0x21a5\n#define mmDIG1_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL3                                                                      0x21a6\n#define mmDIG1_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG1_AFMT_60958_2                                                                            0x21a7\n#define mmDIG1_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT                                                                   0x21a8\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG1_AFMT_STATUS                                                                             0x21a9\n#define mmDIG1_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL                                                               0x21aa\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL                                                                 0x21ab\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0                                                                 0x21ac\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL                                                                  0x21ad\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG1_DIG_BE_CNTL                                                                             0x21af\n#define mmDIG1_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_BE_EN_CNTL                                                                          0x21b0\n#define mmDIG1_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG1_TMDS_CNTL                                                                               0x21d3\n#define mmDIG1_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG1_TMDS_CONTROL_CHAR                                                                       0x21d4\n#define mmDIG1_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK                                                                  0x21d5\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL                                                                 0x21d6\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x21d7\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x21d8\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG1_TMDS_CTL_BITS                                                                           0x21da\n#define mmDIG1_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG1_TMDS_DCBALANCER_CONTROL                                                                 0x21db\n#define mmDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_SYNC_DCBALANCE_CHAR                                                                0x21dc\n#define mmDIG1_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL                                                                    0x21dd\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL                                                                    0x21de\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_DIG_VERSION                                                                             0x21e0\n#define mmDIG1_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG1_DIG_LANE_ENABLE                                                                         0x21e1\n#define mmDIG1_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG1_AFMT_CNTL                                                                               0x21e6\n#define mmDIG1_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL1                                                                0x21e7\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL5                                                            0x21f6\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n\n\n\n\n#define mmDP1_DP_LINK_CNTL                                                                             0x2208\n#define mmDP1_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_PIXEL_FORMAT                                                                          0x2209\n#define mmDP1_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP1_DP_MSA_COLORIMETRY                                                                       0x220a\n#define mmDP1_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP1_DP_CONFIG                                                                                0x220b\n#define mmDP1_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP1_DP_VID_STREAM_CNTL                                                                       0x220c\n#define mmDP1_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_STEER_FIFO                                                                            0x220d\n#define mmDP1_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP1_DP_MSA_MISC                                                                              0x220e\n#define mmDP1_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP1_DP_VID_TIMING                                                                            0x2210\n#define mmDP1_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP1_DP_VID_N                                                                                 0x2211\n#define mmDP1_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP1_DP_VID_M                                                                                 0x2212\n#define mmDP1_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP1_DP_LINK_FRAMING_CNTL                                                                     0x2213\n#define mmDP1_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_HBR2_EYE_PATTERN                                                                      0x2214\n#define mmDP1_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP1_DP_VID_MSA_VBID                                                                          0x2215\n#define mmDP1_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP1_DP_VID_INTERRUPT_CNTL                                                                    0x2216\n#define mmDP1_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_CNTL                                                                             0x2217\n#define mmDP1_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2218\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP1_DP_DPHY_SYM0                                                                             0x2219\n#define mmDP1_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM1                                                                             0x221a\n#define mmDP1_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM2                                                                             0x221b\n#define mmDP1_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_8B10B_CNTL                                                                       0x221c\n#define mmDP1_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_PRBS_CNTL                                                                        0x221d\n#define mmDP1_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP1_DP_DPHY_SCRAM_CNTL                                                                       0x221e\n#define mmDP1_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_EN                                                                           0x221f\n#define mmDP1_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP1_DP_DPHY_CRC_CNTL                                                                         0x2220\n#define mmDP1_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_CRC_RESULT                                                                       0x2221\n#define mmDP1_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_MST_CNTL                                                                     0x2222\n#define mmDP1_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_DPHY_CRC_MST_STATUS                                                                   0x2223\n#define mmDP1_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP1_DP_DPHY_FAST_TRAINING                                                                    0x2224\n#define mmDP1_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2225\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP1_DP_SEC_CNTL                                                                              0x222b\n#define mmDP1_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_SEC_CNTL1                                                                             0x222c\n#define mmDP1_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_FRAMING1                                                                          0x222d\n#define mmDP1_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING2                                                                          0x222e\n#define mmDP1_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING3                                                                          0x222f\n#define mmDP1_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING4                                                                          0x2230\n#define mmDP1_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_AUD_N                                                                             0x2231\n#define mmDP1_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_N_READBACK                                                                    0x2232\n#define mmDP1_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_AUD_M                                                                             0x2233\n#define mmDP1_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_M_READBACK                                                                    0x2234\n#define mmDP1_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_TIMESTAMP                                                                         0x2235\n#define mmDP1_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP1_DP_SEC_PACKET_CNTL                                                                       0x2236\n#define mmDP1_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_RATE_CNTL                                                                         0x2237\n#define mmDP1_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_MSE_RATE_UPDATE                                                                       0x2239\n#define mmDP1_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT0                                                                              0x223a\n#define mmDP1_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT1                                                                              0x223b\n#define mmDP1_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT2                                                                              0x223c\n#define mmDP1_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT_UPDATE                                                                        0x223d\n#define mmDP1_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP1_DP_MSE_LINK_TIMING                                                                       0x223e\n#define mmDP1_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_MISC_CNTL                                                                         0x223f\n#define mmDP1_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2244\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2245\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP1_DP_MSE_SAT0_STATUS                                                                       0x2247\n#define mmDP1_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT1_STATUS                                                                       0x2248\n#define mmDP1_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT2_STATUS                                                                       0x2249\n#define mmDP1_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSA_TIMING_PARAM1                                                                     0x224c\n#define mmDP1_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM2                                                                     0x224d\n#define mmDP1_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM3                                                                     0x224e\n#define mmDP1_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM4                                                                     0x224f\n#define mmDP1_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP1_DP_DSC_CNTL                                                                              0x2252\n#define mmDP1_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_SEC_CNTL2                                                                             0x2253\n#define mmDP1_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL3                                                                             0x2254\n#define mmDP1_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL4                                                                             0x2255\n#define mmDP1_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL5                                                                             0x2256\n#define mmDP1_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL6                                                                             0x2257\n#define mmDP1_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL7                                                                             0x2258\n#define mmDP1_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP1_DP_DB_CNTL                                                                               0x2259\n#define mmDP1_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP1_DP_MSA_VBID_MISC                                                                         0x225a\n#define mmDP1_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define mmDP1_DP_SEC_METADATA_TRANSMISSION                                                             0x225b\n#define mmDP1_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define mmDP1_DP_DSC_BYTES_PER_PIXEL                                                                   0x225c\n#define mmDP1_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n\n\n\n\n#define mmDC_GENERICA                                                                                  0x2868\n#define mmDC_GENERICA_BASE_IDX                                                                         2\n#define mmUNIPHYA_LINK_CNTL                                                                            0x286d\n#define mmUNIPHYA_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL                                                                    0x286e\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYB_LINK_CNTL                                                                            0x286f\n#define mmUNIPHYB_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL                                                                    0x2870\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmDCIO_WRCMD_DELAY                                                                             0x287e\n#define mmDCIO_WRCMD_DELAY_BASE_IDX                                                                    2\n#define mmDC_PINSTRAPS                                                                                 0x2880\n#define mmDC_PINSTRAPS_BASE_IDX                                                                        2\n#define mmDCIO_CLOCK_CNTL                                                                              0x2895\n#define mmDCIO_CLOCK_CNTL_BASE_IDX                                                                     2\n#define mmDCIO_SOFT_RESET                                                                              0x289e\n#define mmDCIO_SOFT_RESET_BASE_IDX                                                                     2\n\n\n\n\n#define mmDC_GPIO_DDC1_MASK                                                                            0x28d0\n#define mmDC_GPIO_DDC1_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC1_A                                                                               0x28d1\n#define mmDC_GPIO_DDC1_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC1_EN                                                                              0x28d2\n#define mmDC_GPIO_DDC1_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC1_Y                                                                               0x28d3\n#define mmDC_GPIO_DDC1_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_MASK                                                                            0x28d4\n#define mmDC_GPIO_DDC2_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC2_A                                                                               0x28d5\n#define mmDC_GPIO_DDC2_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_EN                                                                              0x28d6\n#define mmDC_GPIO_DDC2_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC2_Y                                                                               0x28d7\n#define mmDC_GPIO_DDC2_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_HPD_MASK                                                                             0x28f4\n#define mmDC_GPIO_HPD_MASK_BASE_IDX                                                                    2\n#define mmDC_GPIO_HPD_A                                                                                0x28f5\n#define mmDC_GPIO_HPD_A_BASE_IDX                                                                       2\n#define mmDC_GPIO_HPD_EN                                                                               0x28f6\n#define mmDC_GPIO_HPD_EN_BASE_IDX                                                                      2\n#define mmDC_GPIO_HPD_Y                                                                                0x28f7\n#define mmDC_GPIO_HPD_Y_BASE_IDX                                                                       2\n#define mmDC_GPIO_PAD_STRENGTH_1                                                                       0x28fc\n#define mmDC_GPIO_PAD_STRENGTH_1_BASE_IDX                                                              2\n#define mmPHY_AUX_CNTL                                                                                 0x28ff\n#define mmPHY_AUX_CNTL_BASE_IDX                                                                        2\n#define mmDC_GPIO_AUX_CTRL_1                                                                           0x2917\n#define mmDC_GPIO_AUX_CTRL_1_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_2                                                                           0x2918\n#define mmDC_GPIO_AUX_CTRL_2_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_3                                                                           0x291b\n#define mmDC_GPIO_AUX_CTRL_3_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_4                                                                           0x291c\n#define mmDC_GPIO_AUX_CTRL_4_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_5                                                                           0x291d\n#define mmDC_GPIO_AUX_CTRL_5_BASE_IDX                                                                  2\n#define mmAUXI2C_PAD_ALL_PWR_OK                                                                        0x291e\n#define mmAUXI2C_PAD_ALL_PWR_OK_BASE_IDX                                                               2\n\n\n\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}