Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/MIPS_MIPS_sch_tb_isim_beh.exe -prj E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/MIPS_MIPS_sch_tb_beh.prj work.MIPS_MIPS_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../REG/REG.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../RAM/RAM.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../PC/PC.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../MUX5/MUX5.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../MUX32/MUX32.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../IM/IM.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../EXT/EXT.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../CtrlFSM/CtrlFSM.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../CTL/CTL.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../ALUCTR/ALUCTR.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../ALU/ALU.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../ADD2/ADD2.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/../ADD1/ADD1.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/MIPS.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/MIPS_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CtrlFSM [ctrlfsm_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity ADD1 [add1_default]
Compiling architecture behavioral of entity ADD2 [add2_default]
Compiling architecture behavioral of entity MUX32 [mux32_default]
Compiling architecture behavioral of entity CTL [ctl_default]
Compiling architecture behavioral of entity MUX5 [mux5_default]
Compiling architecture behavioral of entity REG [reg_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ALUCTR [aluctr_default]
Compiling architecture behavioral of entity EXT [ext_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity MIPS [mips_default]
Compiling architecture behavioral of entity mips_mips_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 38 VHDL Units
Built simulation executable E:/Xilinx/Computer Architecture Lab/Project/MIPSVHDL/MIPS_MIPS_sch_tb_isim_beh.exe
Fuse Memory Usage: 52576 KB
Fuse CPU Usage: 703 ms
