#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11d606aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11d604b80 .scope module, "tb_register" "tb_register" 3 2;
 .timescale -9 -9;
P_0x6000011f1f40 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x6000036f02d0_0 .var "clk", 0 0;
v0x6000036f0360_0 .var "d", 0 0;
v0x6000036f03f0_0 .net "q", 0 0, v0x6000036f01b0_0;  1 drivers
v0x6000036f0480_0 .var "rst", 0 0;
S_0x11d604cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 32, 3 32 0, S_0x11d604b80;
 .timescale -9 -9;
v0x6000036f0000_0 .var/2s "i", 31 0;
S_0x11d605650 .scope module, "DUT" "register" 3 16, 4 2 0, S_0x11d604b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x6000036f0090_0 .net "clk", 0 0, v0x6000036f02d0_0;  1 drivers
v0x6000036f0120_0 .net "d", 0 0, v0x6000036f0360_0;  1 drivers
v0x6000036f01b0_0 .var "q", 0 0;
v0x6000036f0240_0 .net "rst", 0 0, v0x6000036f0480_0;  1 drivers
E_0x6000011f1fc0 .event posedge, v0x6000036f0090_0;
    .scope S_0x11d605650;
T_0 ;
    %wait E_0x6000011f1fc0;
    %load/vec4 v0x6000036f0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036f01b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000036f0120_0;
    %assign/vec4 v0x6000036f01b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11d604b80;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x6000036f02d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x6000036f02d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11d604b80;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036f0480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036f0360_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036f0480_0, 0, 1;
    %fork t_1, S_0x11d604cf0;
    %jmp t_0;
    .scope S_0x11d604cf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036f0000_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x6000036f0000_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_func 3 33 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x6000036f0360_0, 0, 1;
    %pushi/real 1717986918, 4063; load=0.200000
    %pushi/real 1677722, 4041; load=0.200000
    %add/wr;
    %vpi_func 3 34 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000001001 {0 0 0};
    %cvt/rv;
    %mul/wr;
    %pushi/vec4 10, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x6000036f0000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6000036f0000_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x11d604b80;
t_0 %join;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x11d604b80;
T_3 ;
    %vpi_call/w 3 40 "$dumpfile", "tb_register.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11d604b80 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_register.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/register/register.sv";
