Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Apr 22 21:46:16 2020
| Host         : DESKTOP-G22RDHJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_id/dna_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.523     -460.248                    786                13409       -2.162      -58.825                     28                13409        1.000        0.000                       0                  4714  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -2.523     -459.018                    781                11150        0.059        0.000                      0                11150        3.020        0.000                       0                  3608  
  pll_dac_clk_1x        0.359        0.000                      0                   45        0.127        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.272       -0.546                      3                  408        0.160        0.000                      0                  408        1.500        0.000                       0                   215  
clk_fpga_3             -0.425       -0.684                      2                 1718        0.053        0.000                      0                 1718        1.000        0.000                       0                   835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.939        0.000                      0                   28       -2.162      -58.825                     28                   28  
pll_adc_clk     pll_dac_clk_1x        3.047        0.000                      0                   28        0.113        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.705        0.000                      0                   96        0.132        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :          781  Failing Endpoints,  Worst Slack       -2.523ns,  Total Violation     -459.018ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        10.093ns  (logic 7.689ns (76.185%)  route 2.404ns (23.815%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[47])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[47]
                         net (fo=9, routed)           1.125    16.078    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -16.078    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.494ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 7.689ns (76.409%)  route 2.374ns (23.591%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[25])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[25]
                         net (fo=2, routed)           1.095    16.049    i_scope/i_dfilt1_cha/A_0[0]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 -2.494    

Slack (VIOLATED) :        -2.474ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 7.689ns (76.564%)  route 2.354ns (23.436%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[47])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[47]
                         net (fo=9, routed)           1.075    16.028    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                 -2.474    

Slack (VIOLATED) :        -2.464ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 7.689ns (76.635%)  route 2.344ns (23.365%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[46])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[46]
                         net (fo=2, routed)           1.065    16.019    i_scope/i_dfilt1_cha/A_0[21]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 -2.464    

Slack (VIOLATED) :        -2.443ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 7.689ns (76.795%)  route 2.323ns (23.205%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[47])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[47]
                         net (fo=9, routed)           1.045    15.998    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                 -2.443    

Slack (VIOLATED) :        -2.443ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 7.689ns (76.795%)  route 2.323ns (23.205%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[47])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[47]
                         net (fo=9, routed)           1.045    15.998    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                 -2.443    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 7.689ns (76.897%)  route 2.310ns (23.103%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[29]
                         net (fo=2, routed)           1.031    15.985    i_scope/i_dfilt1_cha/A_0[4]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 7.689ns (76.897%)  route 2.310ns (23.103%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[33])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[33]
                         net (fo=2, routed)           1.031    15.985    i_scope/i_dfilt1_cha/A_0[8]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 7.689ns (76.921%)  route 2.307ns (23.079%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[39])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[39]
                         net (fo=2, routed)           1.028    15.982    i_scope/i_dfilt1_cha/A_0[14]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.425ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 7.689ns (76.936%)  route 2.305ns (23.064%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.744    10.739    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.863 r  i_scope/i_dfilt1_cha/r3_sum_carry_i_4/O
                         net (fo=1, routed)           0.000    10.863    i_scope/i_dfilt1_cha/r3_sum1__0[24]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.376 r  i_scope/i_dfilt1_cha/r3_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    11.376    i_scope/i_dfilt1_cha/r3_sum_carry_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.493 r  i_scope/i_dfilt1_cha/r3_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    i_scope/i_dfilt1_cha/r3_sum_carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  i_scope/i_dfilt1_cha/r3_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.610    i_scope/i_dfilt1_cha/r3_sum_carry__1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  i_scope/i_dfilt1_cha/r3_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.727    i_scope/i_dfilt1_cha/r3_sum_carry__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  i_scope/i_dfilt1_cha/r3_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.844    i_scope/i_dfilt1_cha/r3_sum_carry__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.159 r  i_scope/i_dfilt1_cha/r3_sum_carry__4/O[3]
                         net (fo=1, routed)           0.535    12.693    i_scope/i_dfilt1_cha/r3_sum_carry__4_n_4
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[29]_P[27])
                                                      2.260    14.953 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[27]
                         net (fo=2, routed)           1.026    15.980    i_scope/i_dfilt1_cha/A_0[2]
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.580    13.470    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y12          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                 -2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/set_b_rdly_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.217%)  route 0.248ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.567     1.982    ps/axi_slave_gp0/clk_i
    SLICE_X7Y49          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  ps/axi_slave_gp0/wr_wdata_reg[30]/Q
                         net (fo=9, routed)           0.248     2.371    i_asg/bus\\.wdata[30]
    SLICE_X12Y50         FDRE                                         r  i_asg/set_b_rdly_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.834     2.375    i_asg/clk_i
    SLICE_X12Y50         FDRE                                         r  i_asg/set_b_rdly_reg[30]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.063     2.313    i_asg/set_b_rdly_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_asg/sys_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.144%)  route 0.245ns (56.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.562     1.977    i_asg/clk_i
    SLICE_X14Y50         FDRE                                         r  i_asg/sys_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_asg/sys_rdata_reg[16]/Q
                         net (fo=1, routed)           0.245     2.363    ps/axi_slave_gp0/sys_rdata_reg[31]_2[16]
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.045     2.408 r  ps/axi_slave_gp0/axi\\.RDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     2.408    ps/axi_slave_gp0/rdata[16]
    SLICE_X14Y44         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.831     2.372    ps/axi_slave_gp0/clk_i
    SLICE_X14Y44         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[16]/C
                         clock pessimism             -0.125     2.247    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.091     2.338    ps/axi_slave_gp0/axi\\.RDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_scope/adc_wp_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_wp_trig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.123%)  route 0.260ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.556     1.971    i_scope/clk_i
    SLICE_X21Y14         FDRE                                         r  i_scope/adc_wp_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  i_scope/adc_wp_cur_reg[4]/Q
                         net (fo=2, routed)           0.260     2.373    i_scope/adc_wp_cur[4]
    SLICE_X22Y12         FDRE                                         r  i_scope/adc_wp_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.824     2.365    i_scope/clk_i
    SLICE_X22Y12         FDRE                                         r  i_scope/adc_wp_trig_reg[4]/C
                         clock pessimism             -0.130     2.235    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.066     2.301    i_scope/adc_wp_trig_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_asg/sys_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.086%)  route 0.256ns (57.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.558     1.973    i_asg/clk_i
    SLICE_X21Y53         FDRE                                         r  i_asg/sys_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  i_asg/sys_rdata_reg[29]/Q
                         net (fo=1, routed)           0.256     2.370    ps/axi_slave_gp0/sys_rdata_reg[31]_2[29]
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.045     2.415 r  ps/axi_slave_gp0/axi\\.RDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     2.415    ps/axi_slave_gp0/axi\\.RDATA[29]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.832     2.373    ps/axi_slave_gp0/clk_i
    SLICE_X14Y47         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[29]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.092     2.340    ps/axi_slave_gp0/axi\\.RDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_scope/adc_wp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_wp_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.472%)  route 0.280ns (66.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.556     1.971    i_scope/clk_i
    SLICE_X23Y14         FDRE                                         r  i_scope/adc_wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  i_scope/adc_wp_reg[5]/Q
                         net (fo=16, routed)          0.280     2.392    i_scope/adc_wp_reg[5]
    SLICE_X21Y14         FDRE                                         r  i_scope/adc_wp_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.825     2.366    i_scope/clk_i
    SLICE_X21Y14         FDRE                                         r  i_scope/adc_wp_cur_reg[5]/C
                         clock pessimism             -0.130     2.236    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.072     2.308    i_scope/adc_wp_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/buf_rpnt_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/buf_a_rpnt_rd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.471%)  route 0.233ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.562     1.977    i_asg/ch[0]/clk_i
    SLICE_X31Y51         FDRE                                         r  i_asg/ch[0]/buf_rpnt_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_asg/ch[0]/buf_rpnt_o_reg[13]/Q
                         net (fo=1, routed)           0.233     2.338    i_asg/ch_n_31_[0]
    SLICE_X32Y49         FDRE                                         r  i_asg/buf_a_rpnt_rd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.832     2.373    i_asg/clk_i
    SLICE_X32Y49         FDRE                                         r  i_asg/buf_a_rpnt_rd_reg[15]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.005     2.253    i_asg/buf_a_rpnt_rd_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_asg/buf_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[0]/dac_buf_reg_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.858%)  route 0.425ns (72.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.565     1.980    i_asg/clk_i
    SLICE_X6Y40          FDRE                                         r  i_asg/buf_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     2.144 r  i_asg/buf_a_addr_reg[9]/Q
                         net (fo=15, routed)          0.425     2.569    i_asg/ch[0]/buf_addr_i[9]
    RAMB36_X0Y10         RAMB36E1                                     r  i_asg/ch[0]/dac_buf_reg_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.875     2.416    i_asg/ch[0]/clk_i
    RAMB36_X0Y10         RAMB36E1                                     r  i_asg/ch[0]/dac_buf_reg_5/CLKARDCLK
                         clock pessimism             -0.125     2.291    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.474    i_asg/ch[0]/dac_buf_reg_5
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_scope/adc_we_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_dly_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.250ns (50.460%)  route 0.245ns (49.540%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.551     1.966    i_scope/clk_i
    SLICE_X23Y29         FDRE                                         r  i_scope/adc_we_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  i_scope/adc_we_reg_rep/Q
                         net (fo=66, routed)          0.245     2.353    i_scope/adc_we_reg_rep_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I4_O)        0.045     2.398 r  i_scope/adc_dly_cnt[12]_i_6/O
                         net (fo=1, routed)           0.000     2.398    i_scope/adc_dly_cnt[12]_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.462 r  i_scope/adc_dly_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.462    i_scope/adc_dly_cnt_reg[12]_i_1_n_4
    SLICE_X20Y29         FDRE                                         r  i_scope/adc_dly_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.819     2.360    i_scope/clk_i
    SLICE_X20Y29         FDRE                                         r  i_scope/adc_dly_cnt_reg[15]/C
                         clock pessimism             -0.130     2.230    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.134     2.364    i_scope/adc_dly_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i_asg/set_a_rdly_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[0]/dly_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.290ns (57.722%)  route 0.212ns (42.278%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.561     1.976    i_asg/clk_i
    SLICE_X21Y49         FDRE                                         r  i_asg/set_a_rdly_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.128     2.104 r  i_asg/set_a_rdly_reg[23]/Q
                         net (fo=2, routed)           0.212     2.317    i_asg/ch[0]/set_a_rdly_reg[31][23]
    SLICE_X20Y50         LUT4 (Prop_lut4_I0_O)        0.098     2.415 r  i_asg/ch[0]/dly_cnt[20]_i_6__0/O
                         net (fo=1, routed)           0.000     2.415    i_asg/ch[0]/dly_cnt[20]_i_6__0_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.479 r  i_asg/ch[0]/dly_cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.479    i_asg/ch[0]/dly_cnt_reg[20]_i_1__0_n_4
    SLICE_X20Y50         FDRE                                         r  i_asg/ch[0]/dly_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.830     2.371    i_asg/ch[0]/clk_i
    SLICE_X20Y50         FDRE                                         r  i_asg/ch[0]/dly_cnt_reg[23]/C
                         clock pessimism             -0.125     2.246    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.380    i_asg/ch[0]/dly_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_id/dna_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/dna_read_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.246ns (49.943%)  route 0.247ns (50.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.565     1.980    i_id/clk_i
    SLICE_X6Y50          FDRE                                         r  i_id/dna_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     2.128 f  i_id/dna_cnt_reg[2]/Q
                         net (fo=10, routed)          0.247     2.375    i_id/dna_cnt_reg__0[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I2_O)        0.098     2.473 r  i_id/dna_read_i_1/O
                         net (fo=1, routed)           0.000     2.473    i_id/dna_read_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  i_id/dna_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.835     2.376    i_id/clk_i
    SLICE_X6Y48          FDRE                                         r  i_id/dna_read_reg/C
                         clock pessimism             -0.125     2.251    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.121     2.372    i_id/dna_read_reg
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y3      i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y15     i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y5      i_pid/i_pid12/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y7      i_pid/i_pid22/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y16     i_pid/i_pid11/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y18     i_pid/i_pid21/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y4      i_pid/i_pid12/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y6      i_pid/i_pid22/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y19     i_pid/i_pid21/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y17     i_pid/i_pid11/kd_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y39    adc_rstn_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y36    i_ams/dac_a_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y39    i_ams/dac_a_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y39    i_ams/dac_a_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y39    i_ams/dac_a_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y39    i_ams/dac_a_o_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y39    i_ams/dac_a_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y36    i_ams/dac_a_o_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y43    i_pid/i_pid21/kd_reg_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y45    i_pid/i_pid21/kd_reg_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y45    i_pid/i_pid21/kd_reg_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y46    i_pid/i_pid21/kd_reg_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y46    i_pid/i_pid21/kd_reg_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y46    i_pid/i_pid21/kd_reg_r_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y46    i_pid/i_pid21/kd_reg_r_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y47    i_pid/i_pid21/kd_reg_r_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.419ns (17.190%)  route 2.018ns (82.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419     6.325 r  dac_dat_a_reg[13]/Q
                         net (fo=1, routed)           2.018     8.344    dac_dat_a[13]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.006     8.702    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.419ns (18.241%)  route 1.878ns (81.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.983ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.750     5.983    dac_clk_1x
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.419     6.402 r  dac_dat_a_reg[1]/Q
                         net (fo=1, routed)           1.878     8.280    dac_dat_a[1]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -1.006     8.698    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.419ns (18.443%)  route 1.853ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.983ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.750     5.983    dac_clk_1x
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.419     6.402 r  dac_dat_a_reg[2]/Q
                         net (fo=1, routed)           1.853     8.255    dac_dat_a[2]
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -1.009     8.693    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.419ns (17.981%)  route 1.911ns (82.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.672     5.905    dac_clk_1x
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.419     6.324 r  dac_dat_a_reg[4]/Q
                         net (fo=1, routed)           1.911     8.235    dac_dat_a[4]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -1.009     8.690    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.456ns (18.603%)  route 1.995ns (81.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.995     8.439    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         f  oddr_dac_sel/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     8.910    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.456ns (18.716%)  route 1.980ns (81.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.980     8.425    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.456ns (19.027%)  route 1.941ns (80.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.983ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.750     5.983    dac_clk_1x
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.439 r  dac_dat_a_reg[12]/Q
                         net (fo=1, routed)           1.941     8.380    dac_dat_a[12]
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     8.874    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.456ns (18.914%)  route 1.955ns (81.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.955     8.399    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.069     9.703    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     8.905    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.456ns (18.938%)  route 1.952ns (81.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.952     8.396    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     8.910    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.456ns (19.099%)  route 1.932ns (80.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.932     8.376    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.416%)  route 0.718ns (83.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.718     2.867    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.955%)  route 0.802ns (85.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.802     2.951    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.141ns (14.485%)  route 0.832ns (85.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.832     2.982    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.410%)  route 0.837ns (85.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.837     2.987    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.254%)  route 0.848ns (85.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.848     2.997    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.133%)  route 0.857ns (85.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.857     3.006    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.141ns (14.102%)  route 0.859ns (85.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.859     3.008    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.960%)  route 0.869ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.869     3.018    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.141ns (13.383%)  route 0.913ns (86.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.913     3.062    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.141ns (13.220%)  route 0.926ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.926     3.075    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y39    dac_dat_a_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y39    dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y39    dac_dat_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y39    dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y41    dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y41    dac_dat_a_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y17    dac_dat_b_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y17    dac_dat_b_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y17    dac_dat_b_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y17    dac_dat_b_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y17    dac_dat_b_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y17    dac_dat_b_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y48    dac_rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y39    dac_dat_a_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.272ns,  Total Violation       -0.546ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.122ns (34.075%)  route 2.171ns (65.925%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[1]/CLK
    SLICE_X43Y45         FDRE                                         r  pwm[1]/vcnt_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.419     6.406 f  pwm[1]/vcnt_r_reg[4]/Q
                         net (fo=2, routed)           0.700     7.106    pwm[1]/vcnt_r[4]
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.299     7.405 r  pwm[1]/pwm_o_i_3/O
                         net (fo=1, routed)           0.611     8.016    pwm[1]/pwm_o_i_3_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.420 r  pwm[1]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.860     9.280    pwm[1]/p_1_in
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[1]/CLK
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 pwm[3]/vcnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.305ns (40.518%)  route 1.916ns (59.482%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.753     5.986    pwm[3]/CLK
    SLICE_X42Y42         FDRE                                         r  pwm[3]/vcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.478     6.464 f  pwm[3]/vcnt_r_reg[1]/Q
                         net (fo=2, routed)           0.626     7.090    pwm[3]/vcnt_r[1]
    SLICE_X42Y43         LUT4 (Prop_lut4_I2_O)        0.301     7.391 r  pwm[3]/pwm_o_i_5/O
                         net (fo=1, routed)           0.471     7.862    pwm[3]/pwm_o_i_5_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.388 r  pwm[3]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.819     9.207    pwm[3]/p_1_in
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.555     9.445    pwm[3]/CLK
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.458     9.903    
                         clock uncertainty           -0.063     9.840    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834     9.006    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 pwm[0]/v_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.084ns (35.038%)  route 2.010ns (64.962%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[0]/CLK
    SLICE_X41Y46         FDRE                                         r  pwm[0]/v_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     6.443 r  pwm[0]/v_r_reg[4]/Q
                         net (fo=2, routed)           0.838     7.281    pwm[0]/v_r[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.405 r  pwm[0]/pwm_o_i_7/O
                         net (fo=1, routed)           0.500     7.905    pwm[0]/pwm_o_i_7_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.409 r  pwm[0]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.672     9.081    pwm[0]/p_1_in
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[0]/CLK
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.355ns (45.234%)  route 1.641ns (54.766%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[2]/CLK
    SLICE_X41Y3          FDRE                                         r  pwm[2]/v_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     6.406 r  pwm[2]/v_r_reg[1]/Q
                         net (fo=2, routed)           0.464     6.870    pwm[2]/v_r[1]
    SLICE_X42Y3          LUT4 (Prop_lut4_I2_O)        0.299     7.169 r  pwm[2]/pwm_o_i_9/O
                         net (fo=1, routed)           0.504     7.673    pwm[2]/pwm_o_i_9_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.310 r  pwm[2]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.672     8.983    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.752     5.985    pwm_clk
    SLICE_X43Y39         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     6.441 f  pwm_rstn_reg/Q
                         net (fo=69, routed)          0.730     7.171    pwm[1]/pwm_rstn
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.295 r  pwm[1]/vcnt[7]_i_1/O
                         net (fo=52, routed)          1.552     8.847    pwm[2]/SR[0]
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_R)       -0.798     9.044    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.580ns (21.648%)  route 2.099ns (78.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.752     5.985    pwm_clk
    SLICE_X43Y39         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     6.441 f  pwm_rstn_reg/Q
                         net (fo=69, routed)          0.730     7.171    pwm[1]/pwm_rstn
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.295 r  pwm[1]/vcnt[7]_i_1/O
                         net (fo=52, routed)          1.369     8.664    pwm[0]/SR[0]
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[0]/CLK
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_R)       -0.798     9.044    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.580ns (22.239%)  route 2.028ns (77.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.752     5.985    pwm_clk
    SLICE_X43Y39         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     6.441 f  pwm_rstn_reg/Q
                         net (fo=69, routed)          0.730     7.171    pwm[1]/pwm_rstn
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.295 r  pwm[1]/vcnt[7]_i_1/O
                         net (fo=52, routed)          1.298     8.593    pwm[1]/SR[0]
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[1]/CLK
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_R)       -0.798     9.044    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.828ns (26.488%)  route 2.298ns (73.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[0]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[0]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     6.443 f  pwm[0]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.741     7.184    pwm[0]/vcnt[5]
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.308 f  pwm[0]/vcnt[4]_i_2__2/O
                         net (fo=4, routed)           0.576     7.884    pwm[0]/vcnt[4]_i_2__2_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.008 r  pwm[0]/b[15]_i_1__2/O
                         net (fo=17, routed)          0.500     8.508    pwm[0]/b
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.632 r  pwm[0]/v[7]_i_1__2/O
                         net (fo=8, routed)           0.481     9.113    pwm[0]/v[7]_i_1__2_n_0
    SLICE_X39Y45         FDRE                                         r  pwm[0]/v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[0]/CLK
    SLICE_X39Y45         FDRE                                         r  pwm[0]/v_reg[0]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[0]/v_reg[0]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.828ns (26.488%)  route 2.298ns (73.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[0]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[0]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     6.443 f  pwm[0]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.741     7.184    pwm[0]/vcnt[5]
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.308 f  pwm[0]/vcnt[4]_i_2__2/O
                         net (fo=4, routed)           0.576     7.884    pwm[0]/vcnt[4]_i_2__2_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.008 r  pwm[0]/b[15]_i_1__2/O
                         net (fo=17, routed)          0.500     8.508    pwm[0]/b
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.632 r  pwm[0]/v[7]_i_1__2/O
                         net (fo=8, routed)           0.481     9.113    pwm[0]/v[7]_i_1__2_n_0
    SLICE_X39Y45         FDRE                                         r  pwm[0]/v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[0]/CLK
    SLICE_X39Y45         FDRE                                         r  pwm[0]/v_reg[1]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[0]/v_reg[1]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.828ns (26.488%)  route 2.298ns (73.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[0]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[0]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     6.443 f  pwm[0]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.741     7.184    pwm[0]/vcnt[5]
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.308 f  pwm[0]/vcnt[4]_i_2__2/O
                         net (fo=4, routed)           0.576     7.884    pwm[0]/vcnt[4]_i_2__2_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.008 r  pwm[0]/b[15]_i_1__2/O
                         net (fo=17, routed)          0.500     8.508    pwm[0]/b
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.632 r  pwm[0]/v[7]_i_1__2/O
                         net (fo=8, routed)           0.481     9.113    pwm[0]/v[7]_i_1__2_n_0
    SLICE_X39Y45         FDRE                                         r  pwm[0]/v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[0]/CLK
    SLICE_X39Y45         FDRE                                         r  pwm[0]/v_reg[2]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[0]/v_reg[2]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pwm[3]/v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.722%)  route 0.111ns (37.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.591     2.006    pwm[3]/CLK
    SLICE_X41Y41         FDRE                                         r  pwm[3]/v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  pwm[3]/v_reg[2]/Q
                         net (fo=4, routed)           0.111     2.258    pwm[3]/v_reg_n_0_[2]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.303 r  pwm[3]/v_r[4]_i_1/O
                         net (fo=1, routed)           0.000     2.303    pwm[3]/v_r[4]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  pwm[3]/v_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.401    pwm[3]/CLK
    SLICE_X42Y42         FDRE                                         r  pwm[3]/v_r_reg[4]/C
                         clock pessimism             -0.379     2.022    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     2.143    pwm[3]/v_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pwm[2]/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.586     2.001    pwm[2]/CLK
    SLICE_X40Y32         FDRE                                         r  pwm[2]/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  pwm[2]/b_reg[2]/Q
                         net (fo=1, routed)           0.086     2.228    pwm[2]/b_reg_n_0_[2]
    SLICE_X41Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.273 r  pwm[2]/b[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.273    pwm[2]/p_0_in[1]
    SLICE_X41Y32         FDRE                                         r  pwm[2]/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.853     2.394    pwm[2]/CLK
    SLICE_X41Y32         FDRE                                         r  pwm[2]/b_reg[1]/C
                         clock pessimism             -0.380     2.014    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.091     2.105    pwm[2]/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pwm[1]/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.590     2.005    pwm[1]/CLK
    SLICE_X40Y39         FDRE                                         r  pwm[1]/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  pwm[1]/b_reg[1]/Q
                         net (fo=1, routed)           0.086     2.232    pwm[1]/b_reg_n_0_[1]
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.277 r  pwm[1]/b[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.277    pwm[1]/p_0_in[0]
    SLICE_X41Y39         FDRE                                         r  pwm[1]/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[1]/CLK
    SLICE_X41Y39         FDRE                                         r  pwm[1]/b_reg[0]/C
                         clock pessimism             -0.382     2.018    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     2.109    pwm[1]/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pwm[3]/b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.588     2.003    pwm[3]/CLK
    SLICE_X39Y39         FDRE                                         r  pwm[3]/b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  pwm[3]/b_reg[9]/Q
                         net (fo=1, routed)           0.149     2.294    pwm[3]/b_reg_n_0_[9]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.339 r  pwm[3]/b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.339    pwm[3]/p_0_in__0[8]
    SLICE_X42Y39         FDRE                                         r  pwm[3]/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[3]/CLK
    SLICE_X42Y39         FDRE                                         r  pwm[3]/b_reg[8]/C
                         clock pessimism             -0.359     2.041    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     2.162    pwm[3]/b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pwm[0]/b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.587     2.002    pwm[0]/CLK
    SLICE_X38Y37         FDRE                                         r  pwm[0]/b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     2.166 r  pwm[0]/b_reg[11]/Q
                         net (fo=1, routed)           0.082     2.248    pwm[0]/b_reg_n_0_[11]
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.293 r  pwm[0]/b[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.293    pwm[0]/p_0_in[10]
    SLICE_X39Y37         FDRE                                         r  pwm[0]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.855     2.396    pwm[0]/CLK
    SLICE_X39Y37         FDRE                                         r  pwm[0]/b_reg[10]/C
                         clock pessimism             -0.381     2.015    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.091     2.106    pwm[0]/b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pwm[3]/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/vcnt_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.493%)  route 0.138ns (49.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.591     2.006    pwm[3]/CLK
    SLICE_X43Y40         FDRE                                         r  pwm[3]/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  pwm[3]/vcnt_reg[4]/Q
                         net (fo=6, routed)           0.138     2.285    pwm[3]/vcnt[4]
    SLICE_X43Y42         FDRE                                         r  pwm[3]/vcnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.401    pwm[3]/CLK
    SLICE_X43Y42         FDRE                                         r  pwm[3]/vcnt_r_reg[4]/C
                         clock pessimism             -0.379     2.022    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.066     2.088    pwm[3]/vcnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pwm[2]/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.360%)  route 0.117ns (38.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.587     2.002    pwm[2]/CLK
    SLICE_X40Y33         FDRE                                         r  pwm[2]/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  pwm[2]/b_reg[4]/Q
                         net (fo=1, routed)           0.117     2.260    pwm[2]/b_reg_n_0_[4]
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.305 r  pwm[2]/b[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.305    pwm[2]/p_0_in[3]
    SLICE_X40Y32         FDRE                                         r  pwm[2]/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.853     2.394    pwm[2]/CLK
    SLICE_X40Y32         FDRE                                         r  pwm[2]/b_reg[3]/C
                         clock pessimism             -0.379     2.015    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.092     2.107    pwm[2]/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.078%)  route 0.146ns (43.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.589     2.004    pwm[1]/CLK
    SLICE_X39Y41         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     2.145 f  pwm[1]/vcnt_reg[3]/Q
                         net (fo=6, routed)           0.146     2.291    pwm[1]/vcnt[3]
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.336 r  pwm[1]/vcnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.336    pwm[1]/vcnt[2]_i_1__1_n_0
    SLICE_X38Y41         FDRE                                         r  pwm[1]/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.858     2.399    pwm[1]/CLK
    SLICE_X38Y41         FDRE                                         r  pwm[1]/vcnt_reg[2]/C
                         clock pessimism             -0.382     2.017    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.120     2.137    pwm[1]/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pwm[3]/b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.262%)  route 0.097ns (31.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.589     2.004    pwm[3]/CLK
    SLICE_X42Y37         FDRE                                         r  pwm[3]/b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     2.168 r  pwm[3]/b_reg[5]/Q
                         net (fo=1, routed)           0.097     2.265    pwm[3]/b_reg_n_0_[5]
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.310 r  pwm[3]/b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.310    pwm[3]/p_0_in__0[4]
    SLICE_X41Y37         FDRE                                         r  pwm[3]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.857     2.398    pwm[3]/CLK
    SLICE_X41Y37         FDRE                                         r  pwm[3]/b_reg[4]/C
                         clock pessimism             -0.379     2.019    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.092     2.111    pwm[3]/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pwm[0]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/vcnt_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.264%)  route 0.145ns (50.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.592     2.007    pwm[0]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[0]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  pwm[0]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.145     2.293    pwm[0]/vcnt[5]
    SLICE_X41Y46         FDRE                                         r  pwm[0]/vcnt_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.861     2.402    pwm[0]/CLK
    SLICE_X41Y46         FDRE                                         r  pwm[0]/vcnt_r_reg[5]/C
                         clock pessimism             -0.379     2.023    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.071     2.094    pwm[0]/vcnt_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    pwm[0]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    pwm[1]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     pwm[2]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    pwm[3]/pwm_o_reg/C
Min Period        n/a     PLLE2_ADV/CLKOUT5  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X40Y43    pwm[0]/b_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X39Y37    pwm[0]/b_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X38Y37    pwm[0]/b_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X38Y37    pwm[0]/b_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y36    pwm[0]/b_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y36    pwm[0]/b_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y36    pwm[0]/b_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y36    pwm[0]/b_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y33    pwm[2]/b_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y33    pwm[2]/b_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y33    pwm[2]/b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y33    pwm[2]/b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y33    pwm[2]/b_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y33    pwm[2]/b_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y37    pwm[0]/b_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y37    pwm[0]/b_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y37    pwm[0]/b_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y37    pwm[0]/b_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y37    pwm[0]/b_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y37    pwm[0]/b_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y37    pwm[0]/b_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y37    pwm[0]/b_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y37    pwm[0]/b_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y39    pwm[1]/b_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            2  Failing Endpoints,  Worst Slack       -0.425ns,  Total Violation       -0.684ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.904ns (37.093%)  route 3.229ns (62.907%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[0])
                                                      1.532     4.594 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WDATA[0]
                         net (fo=5, routed)           1.228     5.822    ps/system_i/xadc/inst/SOFT_RESET_I/s_axi_wdata[0]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.124     5.946 r  ps/system_i/xadc/inst/SOFT_RESET_I/sw_rst_cond_d1_i_2/O
                         net (fo=3, routed)           0.677     6.623    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata_1__s_net_1
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124     6.747 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_error_i_2/O
                         net (fo=2, routed)           0.755     7.503    ps/system_i/xadc/inst/AXI_XADC_CORE_I/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.124     7.627 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_error_i_1/O
                         net (fo=1, routed)           0.568     8.195    ps/system_i/xadc/inst/ip2bus_error_int1
    SLICE_X13Y62         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.493     7.685    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X13Y62         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)       -0.062     7.770    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[1]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.796ns (18.970%)  route 3.400ns (81.030%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=9, routed)           1.250     4.742    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[3]_INST_0/O
                         net (fo=5, routed)           1.123     5.989    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[1]
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.154     6.143 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_9/O
                         net (fo=1, routed)           1.027     7.170    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[3]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[1])
                                                     -0.902     6.911    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.120ns (22.873%)  route 3.777ns (77.127%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=9, routed)           1.250     4.742    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[3]_INST_0/O
                         net (fo=5, routed)           1.285     6.152    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[1]
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.152     6.304 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_4/O
                         net (fo=6, routed)           1.241     7.545    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.326     7.871 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1/O
                         net (fo=1, routed)           0.000     7.871    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_out
    SLICE_X5Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.536     7.728    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X5Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/C
                         clock pessimism              0.230     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.031     7.906    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.176ns (26.009%)  route 3.345ns (73.991%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.670     2.978    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y56          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDSE (Prop_fdse_C_Q)         0.456     3.434 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           1.030     4.464    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.152     4.616 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.448     5.064    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.326     5.390 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.643     6.032    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X9Y54          LUT2 (Prop_lut2_I1_O)        0.124     6.156 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.628     6.784    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.118     6.902 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0/O
                         net (fo=5, routed)           0.597     7.499    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0_n_0
    SLICE_X7Y54          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.496     7.688    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y54          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X7Y54          FDSE (Setup_fdse_C_D)       -0.264     7.571    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.854ns (22.497%)  route 2.942ns (77.503%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.709     3.017    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y66          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     3.473 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/Q
                         net (fo=2, routed)           0.825     4.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
    SLICE_X3Y67          LUT4 (Prop_lut4_I1_O)        0.124     4.422 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     4.852    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_3
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.124     4.976 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[5]_INST_0/O
                         net (fo=1, routed)           0.653     5.629    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[3]
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.150     5.779 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7/O
                         net (fo=25, routed)          1.034     6.813    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[6][1]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.923     6.890    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.890    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.176ns (26.217%)  route 3.310ns (73.783%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.670     2.978    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y56          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDSE (Prop_fdse_C_Q)         0.456     3.434 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           1.030     4.464    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.152     4.616 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.448     5.064    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.326     5.390 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.643     6.032    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X9Y54          LUT2 (Prop_lut2_I1_O)        0.124     6.156 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.628     6.784    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.118     6.902 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0/O
                         net (fo=5, routed)           0.562     7.464    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0_n_0
    SLICE_X7Y54          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.496     7.688    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y54          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X7Y54          FDSE (Setup_fdse_C_D)       -0.294     7.541    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[0]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.635%)  route 3.185ns (79.365%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     3.477 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=19, routed)          0.615     4.092    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/sel_first
    SLICE_X5Y62          LUT2 (Prop_lut2_I1_O)        0.124     4.216 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.730     4.946    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X7Y64          LUT6 (Prop_lut6_I4_O)        0.124     5.070 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=5, routed)           0.963     6.033    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[0]
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.124     6.157 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_10/O
                         net (fo=1, routed)           0.876     7.034    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[2]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[0])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.696ns (55.231%)  route 2.185ns (44.769%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y61          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDSE (Prop_fdse_C_Q)         0.478     3.453 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/Q
                         net (fo=8, routed)           1.069     4.522    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]_rep__0
    SLICE_X6Y60          LUT6 (Prop_lut6_I4_O)        0.301     4.823 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.514     5.338    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.124     5.462 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.462    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.012 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.012    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.126 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.126    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.348 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[8]_i_6/O[0]
                         net (fo=1, routed)           0.602     6.949    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][4]
    SLICE_X8Y63          LUT3 (Prop_lut3_I0_O)        0.299     7.248 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_5/O
                         net (fo=1, routed)           0.000     7.248    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_5_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.856 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.856    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X8Y63          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y63          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X8Y63          FDRE (Setup_fdre_C_D)        0.109     7.940    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[5]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.828ns (20.660%)  route 3.180ns (79.340%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     3.477 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=19, routed)          0.615     4.092    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/sel_first
    SLICE_X5Y62          LUT2 (Prop_lut2_I1_O)        0.124     4.216 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.734     4.950    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[7]_INST_0/O
                         net (fo=2, routed)           0.809     5.883    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[2]
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.124     6.007 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_5/O
                         net (fo=1, routed)           1.021     7.029    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[7]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[5])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.810ns (57.728%)  route 2.058ns (42.272%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y61          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDSE (Prop_fdse_C_Q)         0.478     3.453 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/Q
                         net (fo=8, routed)           1.069     4.522    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]_rep__0
    SLICE_X6Y60          LUT6 (Prop_lut6_I4_O)        0.301     4.823 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.514     5.338    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.124     5.462 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.462    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.012 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.012    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.234 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.474     6.708    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.299     7.007 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.007    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.520 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.843 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.843    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X8Y63          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y63          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X8Y63          FDRE (Setup_fdre_C_D)        0.109     7.940    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.132%)  route 0.200ns (46.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.200     1.253    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.099     1.352 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[59]_i_1__0/O
                         net (fo=1, routed)           0.000     1.352    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[59]_i_1__0_n_0
    SLICE_X1Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.299    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.506%)  route 0.200ns (57.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.200     1.273    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][23]
    SLICE_X0Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.023     1.215    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.078     1.001    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.076     0.999    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.075     0.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.071     0.994    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.562     0.903    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y61         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=7, routed)           0.076     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[0]
    SLICE_X10Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.165    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.831     1.201    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y61         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.285     0.916    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.121     1.037    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.560     0.901    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y58         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.107    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X14Y58         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.829     1.199    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y58         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.901    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.075     0.976    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.995%)  route 0.212ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.563     0.904    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y57         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.212     1.256    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.834     1.204    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.263     0.941    
    SLICE_X8Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y59          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.102     1.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X4Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X4Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.033    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X10Y62   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y61    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X10Y62   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y61    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y65    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y65    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y53   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y53   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.162ns,  Total Violation      -58.825ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_raw_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_raw_reg[0][5]_i_1_n_0
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 adc_dat_i[0][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_i[0][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][6]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 r  adc_dat_raw_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     3.886    adc_dat_raw_reg[0][4]_i_1_n_0
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 adc_dat_i[0][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_i[0][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][13]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 r  adc_dat_raw_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.872    adc_dat_raw_reg[0][11]_i_1_n_0
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.576     9.991    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.470ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_i[0][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 r  adc_dat_raw_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     3.870    adc_dat_raw_reg[0][2]_i_1_n_0
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_i[0][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][5]
    W15                  IBUF (Prop_ibuf_I_O)         0.465     3.865 r  adc_dat_raw_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     3.865    adc_dat_raw_reg[0][3]_i_1_n_0
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.576     9.991    adc_clk
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 adc_dat_i[0][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_i[0][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.463     3.863 r  adc_dat_raw_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.863    adc_dat_raw_reg[0][0]_i_1_n_0
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 r  adc_dat_raw_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.000     3.842    adc_dat_raw_reg[0][6]_i_1_n_0
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_i[0][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][9]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 r  adc_dat_raw_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     3.835    adc_dat_raw_reg[0][7]_i_1_n_0
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_i[0][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][14]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 r  adc_dat_raw_reg[0][12]_i_1/O
                         net (fo=1, routed)           0.000     3.831    adc_dat_raw_reg[0][12]_i_1_n_0
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.578     9.993    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.002     9.825    adc_dat_raw_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 r  adc_dat_raw_reg[0][8]_i_1/O
                         net (fo=1, routed)           0.000     3.822    adc_dat_raw_reg[0][8]_i_1_n_0
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.162ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.153ns  (arrival time - required time)
  Source:                 adc_dat_i[1][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_i[1][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 r  adc_dat_raw_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     4.211    adc_dat_raw_reg[1][0]_i_1_n_0
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.773     6.007    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/C
                         clock pessimism              0.000     6.007    
                         clock uncertainty            0.166     6.172    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.191     6.363    adc_dat_raw_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.151ns  (arrival time - required time)
  Source:                 adc_dat_i[1][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_i[1][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 r  adc_dat_raw_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     4.216    adc_dat_raw_reg[1][6]_i_1_n_0
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.141ns  (arrival time - required time)
  Source:                 adc_dat_i[1][12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_i[1][12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[1][10]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[1][10]_i_1_n_0
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.774     6.008    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.140ns  (arrival time - required time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 r  adc_dat_raw_reg[1][12]_i_1/O
                         net (fo=1, routed)           0.000     4.224    adc_dat_raw_reg[1][12]_i_1_n_0
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.774     6.008    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.138ns  (arrival time - required time)
  Source:                 adc_dat_i[0][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_i[0][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][15]
    V16                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[0][13]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[0][13]_i_1_n_0
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.770     6.004    adc_clk
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y14         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.133ns  (arrival time - required time)
  Source:                 adc_dat_i[0][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 r  adc_dat_i[0][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 r  adc_dat_raw_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000     4.228    adc_dat_raw_reg[0][1]_i_1_n_0
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.770     6.004    adc_clk
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.128ns  (arrival time - required time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     4.238 r  adc_dat_raw_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.238    adc_dat_raw_reg[1][2]_i_1_n_0
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.776     6.010    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.122ns  (arrival time - required time)
  Source:                 adc_dat_i[1][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_i[1][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 r  adc_dat_raw_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     4.230    adc_dat_raw_reg[1][7]_i_1_n_0
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.762     5.996    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.191     6.352    adc_dat_raw_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.352    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 r  adc_dat_raw_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000     4.247    adc_dat_raw_reg[1][3]_i_1_n_0
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.776     6.010    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                 -2.119    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        3.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.945ns (43.733%)  route 2.502ns (56.267%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.538    10.052    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.303    10.355 r  i_asg/ch[0]/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000    10.355    i_asg_n_297
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.498    13.388    dac_clk_1x
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.029    13.402    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.971ns (44.060%)  route 2.502ns (55.940%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.538    10.052    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.329    10.381 r  i_asg/ch[0]/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000    10.381    i_asg_n_296
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.498    13.388    dac_clk_1x
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.075    13.448    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.945ns (43.809%)  route 2.495ns (56.191%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.530    10.044    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.303    10.347 r  i_asg/ch[0]/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000    10.347    i_asg_n_289
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.573    13.463    dac_clk_1x
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism              0.173    13.637    
                         clock uncertainty           -0.189    13.448    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.029    13.477    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.945ns (43.828%)  route 2.493ns (56.172%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.528    10.042    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.303    10.345 r  i_asg/ch[0]/dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000    10.345    i_asg_n_288
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.573    13.463    dac_clk_1x
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    13.637    
                         clock uncertainty           -0.189    13.448    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.031    13.479    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.971ns (44.136%)  route 2.495ns (55.864%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.530    10.044    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.329    10.373 r  i_asg/ch[0]/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000    10.373    i_asg_n_298
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.573    13.463    dac_clk_1x
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism              0.173    13.637    
                         clock uncertainty           -0.189    13.448    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.075    13.523    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         13.523    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.971ns (44.155%)  route 2.493ns (55.845%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.528    10.042    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.329    10.371 r  i_asg/ch[0]/dac_dat_a[1]_i_1/O
                         net (fo=1, routed)           0.000    10.371    i_asg_n_299
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.573    13.463    dac_clk_1x
    SLICE_X37Y39         FDRE                                         r  dac_dat_a_reg[1]/C
                         clock pessimism              0.173    13.637    
                         clock uncertainty           -0.189    13.448    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.075    13.523    dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         13.523    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.945ns (45.574%)  route 2.323ns (54.426%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.358     9.872    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.303    10.175 r  i_asg/ch[0]/dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000    10.175    i_asg_n_300
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.499    13.389    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism              0.173    13.563    
                         clock uncertainty           -0.189    13.374    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.029    13.403    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.973ns (45.928%)  route 2.323ns (54.072%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.358     9.872    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.331    10.203 r  i_asg/ch[0]/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000    10.203    i_asg_n_291
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.499    13.389    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism              0.173    13.563    
                         clock uncertainty           -0.189    13.374    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.075    13.449    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.945ns (45.520%)  route 2.328ns (54.480%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.674     5.907    i_asg/ch[0]/clk_i
    SLICE_X30Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.965     7.350    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.298     7.648 r  i_asg/ch[0]/r01_reg[29]_i_6__0/O
                         net (fo=1, routed)           0.000     7.648    i_asg/ch[0]/r01_reg[29]_i_6__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.180 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.514 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.363     9.877    i_asg/ch[0]/r01_reg_reg[31]_i_2__0_n_6
    SLICE_X34Y41         LUT3 (Prop_lut3_I1_O)        0.303    10.180 r  i_asg/ch[0]/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000    10.180    i_asg_n_294
    SLICE_X34Y41         FDRE                                         r  dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.499    13.389    dac_clk_1x
    SLICE_X34Y41         FDRE                                         r  dac_dat_a_reg[6]/C
                         clock pessimism              0.173    13.563    
                         clock uncertainty           -0.189    13.374    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.077    13.451    dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.968ns (45.821%)  route 2.327ns (54.179%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.665     5.898    i_asg/ch[1]/clk_i
    SLICE_X34Y17         FDRE                                         r  i_asg/ch[1]/dac_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.478     6.376 r  i_asg/ch[1]/dac_o_reg[5]/Q
                         net (fo=2, routed)           1.010     7.386    i_asg/ch[1]/asg_dat[1][5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.301     7.687 r  i_asg/ch[1]/r01_reg[25]_i_5/O
                         net (fo=1, routed)           0.000     7.687    i_asg/ch[1]/r01_reg[25]_i_5_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.220 r  i_asg/ch[1]/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    i_asg/ch[1]/r01_reg_reg[25]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.337 r  i_asg/ch[1]/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.337    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.566 f  i_asg/ch[1]/r01_reg_reg[31]_i_2/CO[2]
                         net (fo=30, routed)          1.317     9.883    i_asg/ch[1]/r01_reg_reg[31]_i_2_n_1
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.310    10.193 r  i_asg/ch[1]/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000    10.193    p_1_out[5]
    SLICE_X36Y17         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.567    13.457    dac_clk_1x
    SLICE_X36Y17         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism              0.173    13.631    
                         clock uncertainty           -0.189    13.442    
    SLICE_X36Y17         FDRE (Setup_fdre_C_D)        0.031    13.473    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  3.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.759%)  route 0.356ns (47.241%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.560     1.975    i_pid/clk_i
    SLICE_X29Y37         FDRE                                         r  i_pid/out_1_sat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  i_pid/out_1_sat_reg[6]/Q
                         net (fo=1, routed)           0.094     2.210    i_asg/ch[0]/pid_dat[0][6]
    SLICE_X31Y37         LUT2 (Prop_lut2_I1_O)        0.045     2.255 r  i_asg/ch[0]/r01_reg[25]_i_4__0/O
                         net (fo=1, routed)           0.000     2.255    i_asg/ch[0]/r01_reg[25]_i_4__0_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.354 f  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/O[3]
                         net (fo=2, routed)           0.262     2.617    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_4
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.113     2.730 r  i_asg/ch[0]/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     2.730    i_asg_n_293
    SLICE_X34Y41         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.831     2.372    dac_clk_1x
    SLICE_X34Y41         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.131     2.617    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.358ns (46.686%)  route 0.409ns (53.314%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.560     1.975    i_pid/clk_i
    SLICE_X29Y37         FDRE                                         r  i_pid/out_1_sat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  i_pid/out_1_sat_reg[5]/Q
                         net (fo=1, routed)           0.096     2.212    i_asg/ch[0]/pid_dat[0][5]
    SLICE_X31Y37         LUT2 (Prop_lut2_I1_O)        0.045     2.257 r  i_asg/ch[0]/r01_reg[25]_i_5__0/O
                         net (fo=1, routed)           0.000     2.257    i_asg/ch[0]/r01_reg[25]_i_5__0_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.322 f  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/O[1]
                         net (fo=2, routed)           0.313     2.635    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_6
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.107     2.742 r  i_asg/ch[0]/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.742    i_asg_n_295
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.831     2.372    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092     2.578    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.404ns (48.459%)  route 0.430ns (51.541%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.558     1.973    i_asg/ch[1]/clk_i
    SLICE_X33Y16         FDRE                                         r  i_asg/ch[1]/dac_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128     2.101 r  i_asg/ch[1]/dac_o_reg[9]/Q
                         net (fo=2, routed)           0.132     2.233    i_asg/ch[1]/asg_dat[1][9]
    SLICE_X34Y15         LUT2 (Prop_lut2_I0_O)        0.099     2.332 r  i_asg/ch[1]/r01_reg[29]_i_5/O
                         net (fo=1, routed)           0.000     2.332    i_asg/ch[1]/r01_reg[29]_i_5_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.398 f  i_asg/ch[1]/r01_reg_reg[29]_i_2/O[1]
                         net (fo=2, routed)           0.298     2.696    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.111     2.807 r  i_asg/ch[1]/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     2.807    p_1_out[9]
    SLICE_X36Y17         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    SLICE_X36Y17         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism             -0.075     2.317    
                         clock uncertainty            0.189     2.506    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.107     2.613    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i_pid/out_2_sat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.361ns (43.645%)  route 0.466ns (56.355%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.559     1.974    i_pid/clk_i
    SLICE_X33Y15         FDRE                                         r  i_pid/out_2_sat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  i_pid/out_2_sat_reg[11]/Q
                         net (fo=1, routed)           0.157     2.272    i_asg/ch[1]/pid_dat[1][11]
    SLICE_X34Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.317 r  i_asg/ch[1]/r01_reg[29]_i_3/O
                         net (fo=1, routed)           0.000     2.317    i_asg/ch[1]/r01_reg[29]_i_3_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.381 f  i_asg/ch[1]/r01_reg_reg[29]_i_2/O[3]
                         net (fo=2, routed)           0.309     2.690    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_4
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.111     2.801 r  i_asg/ch[1]/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.801    p_1_out[11]
    SLICE_X36Y15         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    SLICE_X36Y15         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism             -0.075     2.319    
                         clock uncertainty            0.189     2.508    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.091     2.599    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.437ns (52.802%)  route 0.391ns (47.198%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.558     1.973    i_asg/ch[1]/clk_i
    SLICE_X33Y16         FDRE                                         r  i_asg/ch[1]/dac_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  i_asg/ch[1]/dac_o_reg[11]/Q
                         net (fo=2, routed)           0.123     2.237    i_asg/ch[1]/asg_dat[1][11]
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.354 r  i_asg/ch[1]/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.354    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     2.420 f  i_asg/ch[1]/r01_reg_reg[31]_i_2/CO[2]
                         net (fo=30, routed)          0.268     2.688    i_asg/ch[1]/r01_reg_reg[31]_i_2_n_1
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.113     2.801 r  i_asg/ch[1]/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.801    p_1_out[4]
    SLICE_X35Y18         FDRE                                         r  dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.823     2.364    dac_clk_1x
    SLICE_X35Y18         FDRE                                         r  dac_dat_b_reg[4]/C
                         clock pessimism             -0.075     2.289    
                         clock uncertainty            0.189     2.478    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.107     2.585    dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.434ns (52.630%)  route 0.391ns (47.370%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.558     1.973    i_asg/ch[1]/clk_i
    SLICE_X33Y16         FDRE                                         r  i_asg/ch[1]/dac_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  i_asg/ch[1]/dac_o_reg[11]/Q
                         net (fo=2, routed)           0.123     2.237    i_asg/ch[1]/asg_dat[1][11]
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.354 r  i_asg/ch[1]/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.354    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     2.420 f  i_asg/ch[1]/r01_reg_reg[31]_i_2/CO[2]
                         net (fo=30, routed)          0.268     2.688    i_asg/ch[1]/r01_reg_reg[31]_i_2_n_1
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.110     2.798 r  i_asg/ch[1]/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.798    p_1_out[10]
    SLICE_X35Y18         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.823     2.364    dac_clk_1x
    SLICE_X35Y18         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism             -0.075     2.289    
                         clock uncertainty            0.189     2.478    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.091     2.569    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.363ns (43.359%)  route 0.474ns (56.641%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.559     1.974    i_pid/clk_i
    SLICE_X29Y36         FDRE                                         r  i_pid/out_1_sat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  i_pid/out_1_sat_reg[0]/Q
                         net (fo=1, routed)           0.150     2.265    i_asg/ch[0]/pid_dat[0][0]
    SLICE_X31Y36         LUT2 (Prop_lut2_I1_O)        0.045     2.310 r  i_asg/ch[0]/r01_reg[21]_i_6__0/O
                         net (fo=1, routed)           0.000     2.310    i_asg/ch[0]/r01_reg[21]_i_6__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.380 f  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/O[0]
                         net (fo=2, routed)           0.324     2.704    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_7
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.107     2.811 r  i_asg/ch[0]/dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.811    i_asg_n_300
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.831     2.372    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.091     2.577    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.435ns (51.542%)  route 0.409ns (48.458%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.559     1.974    i_pid/clk_i
    SLICE_X29Y36         FDRE                                         r  i_pid/out_1_sat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.128     2.102 r  i_pid/out_1_sat_reg[2]/Q
                         net (fo=1, routed)           0.099     2.201    i_asg/ch[0]/pid_dat[0][2]
    SLICE_X31Y36         LUT2 (Prop_lut2_I1_O)        0.098     2.299 r  i_asg/ch[0]/r01_reg[21]_i_4__0/O
                         net (fo=1, routed)           0.000     2.299    i_asg/ch[0]/r01_reg[21]_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.398 f  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/O[3]
                         net (fo=2, routed)           0.310     2.708    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_4
    SLICE_X35Y39         LUT3 (Prop_lut3_I2_O)        0.110     2.818 r  i_asg/ch[0]/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.818    i_asg_n_297
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.830     2.371    dac_clk_1x
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.091     2.576    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.404ns (45.366%)  route 0.487ns (54.634%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.557     1.972    i_asg/ch[1]/clk_i
    SLICE_X34Y17         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164     2.136 r  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.186     2.322    i_asg/ch[1]/asg_dat[1][0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.451 f  i_asg/ch[1]/r01_reg_reg[21]_i_2/O[1]
                         net (fo=2, routed)           0.301     2.752    i_asg/ch[1]/r01_reg_reg[21]_i_2_n_6
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.111     2.863 r  i_asg/ch[1]/dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.863    p_1_out[1]
    SLICE_X36Y15         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    SLICE_X36Y15         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism             -0.075     2.319    
                         clock uncertainty            0.189     2.508    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.107     2.615    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.407ns (45.986%)  route 0.478ns (54.014%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.560     1.975    i_pid/clk_i
    SLICE_X29Y37         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.128     2.103 r  i_pid/out_1_sat_reg[4]/Q
                         net (fo=1, routed)           0.189     2.292    i_asg/ch[0]/pid_dat[0][4]
    SLICE_X31Y37         LUT2 (Prop_lut2_I1_O)        0.099     2.391 r  i_asg/ch[0]/r01_reg[25]_i_6__0/O
                         net (fo=1, routed)           0.000     2.391    i_asg/ch[0]/r01_reg[25]_i_6__0_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.461 f  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/O[0]
                         net (fo=2, routed)           0.289     2.750    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_7
    SLICE_X35Y39         LUT3 (Prop_lut3_I2_O)        0.110     2.860 r  i_asg/ch[0]/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     2.860    i_asg_n_296
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.830     2.371    dac_clk_1x
    SLICE_X35Y39         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.107     2.592    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.456ns (17.217%)  route 2.193ns (82.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 9.454 - 4.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.747     5.980    i_ams/adc_clk
    SLICE_X37Y35         FDRE                                         r  i_ams/dac_c_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     6.436 r  i_ams/dac_c_o_reg[17]/Q
                         net (fo=2, routed)           2.193     8.629    pwm[2]/pwm_cfg[2][17]
    SLICE_X39Y29         FDRE                                         r  pwm[2]/v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.564     9.454    pwm[2]/CLK
    SLICE_X39Y29         FDRE                                         r  pwm[2]/v_reg[1]/C
                         clock pessimism              0.173     9.628    
                         clock uncertainty           -0.189     9.439    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)       -0.105     9.334    pwm[2]/v_reg[1]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.718ns (26.255%)  route 2.017ns (73.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 9.463 - 4.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.749     5.982    i_ams/adc_clk
    SLICE_X37Y38         FDRE                                         r  i_ams/dac_b_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     6.401 r  i_ams/dac_b_o_reg[6]/Q
                         net (fo=2, routed)           2.017     8.418    pwm[1]/pwm_cfg[1][6]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.717 r  pwm[1]/b[6]_i_1__1/O
                         net (fo=1, routed)           0.000     8.717    pwm[1]/p_0_in[6]
    SLICE_X40Y38         FDRE                                         r  pwm[1]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.573     9.463    pwm[1]/CLK
    SLICE_X40Y38         FDRE                                         r  pwm[1]/b_reg[6]/C
                         clock pessimism              0.173     9.637    
                         clock uncertainty           -0.189     9.448    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.031     9.479    pwm[1]/b_reg[6]
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.715ns (26.206%)  route 2.013ns (73.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 9.463 - 4.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.749     5.982    i_ams/adc_clk
    SLICE_X36Y38         FDRE                                         r  i_ams/dac_d_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     6.401 r  i_ams/dac_d_o_reg[9]/Q
                         net (fo=2, routed)           2.013     8.414    pwm[3]/pwm_cfg[3][9]
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.296     8.710 r  pwm[3]/b[9]_i_1/O
                         net (fo=1, routed)           0.000     8.710    pwm[3]/p_0_in__0[9]
    SLICE_X39Y39         FDRE                                         r  pwm[3]/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.573     9.463    pwm[3]/CLK
    SLICE_X39Y39         FDRE                                         r  pwm[3]/b_reg[9]/C
                         clock pessimism              0.173     9.637    
                         clock uncertainty           -0.189     9.448    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.032     9.480    pwm[3]/b_reg[9]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.580ns (21.797%)  route 2.081ns (78.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 9.464 - 4.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.752     5.985    i_ams/adc_clk
    SLICE_X36Y43         FDRE                                         r  i_ams/dac_a_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     6.441 r  i_ams/dac_a_o_reg[14]/Q
                         net (fo=2, routed)           2.081     8.522    pwm[0]/pwm_cfg[0][14]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.646 r  pwm[0]/b[14]_i_1__2/O
                         net (fo=1, routed)           0.000     8.646    pwm[0]/p_0_in[14]
    SLICE_X36Y42         FDRE                                         r  pwm[0]/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.574     9.464    pwm[0]/CLK
    SLICE_X36Y42         FDRE                                         r  pwm[0]/b_reg[14]/C
                         clock pessimism              0.173     9.638    
                         clock uncertainty           -0.189     9.449    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.029     9.478    pwm[0]/b_reg[14]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.642ns (24.175%)  route 2.014ns (75.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 9.463 - 4.000 ) 
    Source Clock Delay      (SCD):    5.984ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.751     5.984    i_ams/adc_clk
    SLICE_X38Y42         FDRE                                         r  i_ams/dac_b_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     6.502 r  i_ams/dac_b_o_reg[12]/Q
                         net (fo=2, routed)           2.014     8.516    pwm[1]/pwm_cfg[1][12]
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.640 r  pwm[1]/b[12]_i_1__1/O
                         net (fo=1, routed)           0.000     8.640    pwm[1]/p_0_in[12]
    SLICE_X38Y40         FDRE                                         r  pwm[1]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.573     9.463    pwm[1]/CLK
    SLICE_X38Y40         FDRE                                         r  pwm[1]/b_reg[12]/C
                         clock pessimism              0.173     9.637    
                         clock uncertainty           -0.189     9.448    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.077     9.525    pwm[1]/b_reg[12]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.580ns (22.259%)  route 2.026ns (77.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 9.458 - 4.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.747     5.980    i_ams/adc_clk
    SLICE_X36Y36         FDRE                                         r  i_ams/dac_c_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     6.436 r  i_ams/dac_c_o_reg[13]/Q
                         net (fo=2, routed)           2.026     8.462    pwm[2]/pwm_cfg[2][13]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pwm[2]/b[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.586    pwm[2]/p_0_in[13]
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.568     9.458    pwm[2]/CLK
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[13]/C
                         clock pessimism              0.173     9.632    
                         clock uncertainty           -0.189     9.443    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.032     9.475    pwm[2]/b_reg[13]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.580ns (22.308%)  route 2.020ns (77.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 9.458 - 4.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.747     5.980    i_ams/adc_clk
    SLICE_X37Y35         FDRE                                         r  i_ams/dac_c_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     6.436 r  i_ams/dac_c_o_reg[12]/Q
                         net (fo=2, routed)           2.020     8.456    pwm[2]/pwm_cfg[2][12]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.580 r  pwm[2]/b[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.580    pwm[2]/p_0_in[12]
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.568     9.458    pwm[2]/CLK
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[12]/C
                         clock pessimism              0.173     9.632    
                         clock uncertainty           -0.189     9.443    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.031     9.474    pwm[2]/b_reg[12]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.580ns (22.604%)  route 1.986ns (77.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.466 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.753     5.986    i_ams/adc_clk
    SLICE_X40Y42         FDRE                                         r  i_ams/dac_a_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     6.442 r  i_ams/dac_a_o_reg[0]/Q
                         net (fo=2, routed)           1.986     8.428    pwm[0]/pwm_cfg[0][0]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.552 r  pwm[0]/b[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.552    pwm[0]/p_0_in[0]
    SLICE_X40Y43         FDRE                                         r  pwm[0]/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.576     9.466    pwm[0]/CLK
    SLICE_X40Y43         FDRE                                         r  pwm[0]/b_reg[0]/C
                         clock pessimism              0.173     9.640    
                         clock uncertainty           -0.189     9.451    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.029     9.480    pwm[0]/b_reg[0]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.580ns (23.038%)  route 1.938ns (76.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 9.463 - 4.000 ) 
    Source Clock Delay      (SCD):    5.984ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.751     5.984    i_ams/adc_clk
    SLICE_X37Y42         FDRE                                         r  i_ams/dac_d_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     6.440 r  i_ams/dac_d_o_reg[0]/Q
                         net (fo=2, routed)           1.938     8.378    pwm[3]/pwm_cfg[3][0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  pwm[3]/b[0]_i_1/O
                         net (fo=1, routed)           0.000     8.502    pwm[3]/p_0_in__0[0]
    SLICE_X39Y40         FDRE                                         r  pwm[3]/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.573     9.463    pwm[3]/CLK
    SLICE_X39Y40         FDRE                                         r  pwm[3]/b_reg[0]/C
                         clock pessimism              0.173     9.637    
                         clock uncertainty           -0.189     9.448    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.031     9.479    pwm[3]/b_reg[0]
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.580ns (23.329%)  route 1.906ns (76.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.462 - 4.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3613, routed)        1.749     5.982    i_ams/adc_clk
    SLICE_X40Y36         FDRE                                         r  i_ams/dac_a_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     6.438 r  i_ams/dac_a_o_reg[4]/Q
                         net (fo=2, routed)           1.906     8.344    pwm[0]/pwm_cfg[0][4]
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.468 r  pwm[0]/b[4]_i_1__2/O
                         net (fo=1, routed)           0.000     8.468    pwm[0]/p_0_in[4]
    SLICE_X40Y37         FDRE                                         r  pwm[0]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.572     9.462    pwm[0]/CLK
    SLICE_X40Y37         FDRE                                         r  pwm[0]/b_reg[4]/C
                         clock pessimism              0.173     9.636    
                         clock uncertainty           -0.189     9.447    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.029     9.476    pwm[0]/b_reg[4]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.373%)  route 0.547ns (74.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.588     2.003    i_ams/adc_clk
    SLICE_X36Y39         FDRE                                         r  i_ams/dac_a_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  i_ams/dac_a_o_reg[15]/Q
                         net (fo=2, routed)           0.547     2.691    pwm[0]/pwm_cfg[0][15]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.736 r  pwm[0]/b[15]_i_2__2/O
                         net (fo=1, routed)           0.000     2.736    pwm[0]/p_0_in[15]
    SLICE_X36Y42         FDRE                                         r  pwm[0]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.858     2.399    pwm[0]/CLK
    SLICE_X36Y42         FDRE                                         r  pwm[0]/b_reg[15]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092     2.605    pwm[0]/b_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.299%)  route 0.579ns (75.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.588     2.003    i_ams/adc_clk
    SLICE_X36Y39         FDRE                                         r  i_ams/dac_a_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  i_ams/dac_a_o_reg[11]/Q
                         net (fo=2, routed)           0.579     2.724    pwm[0]/pwm_cfg[0][11]
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.769 r  pwm[0]/b[11]_i_1__2/O
                         net (fo=1, routed)           0.000     2.769    pwm[0]/p_0_in[11]
    SLICE_X38Y37         FDRE                                         r  pwm[0]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.855     2.396    pwm[0]/CLK
    SLICE_X38Y37         FDRE                                         r  pwm[0]/b_reg[11]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.120     2.630    pwm[0]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.358%)  route 0.528ns (71.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.586     2.001    i_ams/adc_clk
    SLICE_X38Y36         FDRE                                         r  i_ams/dac_c_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     2.165 r  i_ams/dac_c_o_reg[10]/Q
                         net (fo=2, routed)           0.528     2.693    pwm[2]/pwm_cfg[2][10]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.738 r  pwm[2]/b[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.738    pwm[2]/p_0_in[10]
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.852     2.393    pwm[2]/CLK
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[10]/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.091     2.598    pwm[2]/b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.899%)  route 0.592ns (76.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.588     2.003    i_ams/adc_clk
    SLICE_X36Y38         FDRE                                         r  i_ams/dac_d_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  i_ams/dac_d_o_reg[6]/Q
                         net (fo=2, routed)           0.592     2.736    pwm[3]/pwm_cfg[3][6]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.781 r  pwm[3]/b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.781    pwm[3]/p_0_in__0[6]
    SLICE_X42Y39         FDRE                                         r  pwm[3]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[3]/CLK
    SLICE_X42Y39         FDRE                                         r  pwm[3]/b_reg[6]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.120     2.634    pwm[3]/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.871%)  route 0.593ns (76.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.589     2.004    i_ams/adc_clk
    SLICE_X37Y40         FDRE                                         r  i_ams/dac_b_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  i_ams/dac_b_o_reg[15]/Q
                         net (fo=2, routed)           0.593     2.738    pwm[1]/pwm_cfg[1][15]
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.045     2.783 r  pwm[1]/b[15]_i_2__1/O
                         net (fo=1, routed)           0.000     2.783    pwm[1]/p_0_in[15]
    SLICE_X38Y40         FDRE                                         r  pwm[1]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.858     2.399    pwm[1]/CLK
    SLICE_X38Y40         FDRE                                         r  pwm[1]/b_reg[15]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.121     2.634    pwm[1]/b_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.226ns (29.984%)  route 0.528ns (70.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.588     2.003    i_ams/adc_clk
    SLICE_X37Y38         FDRE                                         r  i_ams/dac_b_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.128     2.131 r  i_ams/dac_b_o_reg[9]/Q
                         net (fo=2, routed)           0.528     2.659    pwm[1]/pwm_cfg[1][9]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.098     2.757 r  pwm[1]/b[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.757    pwm[1]/p_0_in[9]
    SLICE_X41Y38         FDRE                                         r  pwm[1]/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[1]/CLK
    SLICE_X41Y38         FDRE                                         r  pwm[1]/b_reg[9]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.092     2.606    pwm[1]/b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.597%)  route 0.570ns (75.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.587     2.002    i_ams/adc_clk
    SLICE_X36Y37         FDRE                                         r  i_ams/dac_d_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  i_ams/dac_d_o_reg[1]/Q
                         net (fo=2, routed)           0.570     2.713    pwm[3]/pwm_cfg[3][1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.758 r  pwm[3]/b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.758    pwm[3]/p_0_in__0[1]
    SLICE_X41Y37         FDRE                                         r  pwm[3]/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.857     2.398    pwm[3]/CLK
    SLICE_X41Y37         FDRE                                         r  pwm[3]/b_reg[1]/C
                         clock pessimism             -0.075     2.323    
                         clock uncertainty            0.189     2.512    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091     2.603    pwm[3]/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.554%)  route 0.572ns (75.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.588     2.003    i_ams/adc_clk
    SLICE_X37Y38         FDRE                                         r  i_ams/dac_b_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  i_ams/dac_b_o_reg[10]/Q
                         net (fo=2, routed)           0.572     2.716    pwm[1]/pwm_cfg[1][10]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.761 r  pwm[1]/b[10]_i_1__1/O
                         net (fo=1, routed)           0.000     2.761    pwm[1]/p_0_in[10]
    SLICE_X41Y38         FDRE                                         r  pwm[1]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[1]/CLK
    SLICE_X41Y38         FDRE                                         r  pwm[1]/b_reg[10]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.091     2.605    pwm[1]/b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.562%)  route 0.571ns (75.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.588     2.003    i_ams/adc_clk
    SLICE_X40Y36         FDRE                                         r  i_ams/dac_a_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  i_ams/dac_a_o_reg[10]/Q
                         net (fo=2, routed)           0.571     2.715    pwm[0]/pwm_cfg[0][10]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.760 r  pwm[0]/b[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.760    pwm[0]/p_0_in[10]
    SLICE_X39Y37         FDRE                                         r  pwm[0]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.855     2.396    pwm[0]/CLK
    SLICE_X39Y37         FDRE                                         r  pwm[0]/b_reg[10]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.091     2.601    pwm[0]/b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.763%)  route 0.533ns (70.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3613, routed)        0.588     2.003    i_ams/adc_clk
    SLICE_X36Y39         FDRE                                         r  i_ams/dac_a_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.128     2.131 r  i_ams/dac_a_o_reg[3]/Q
                         net (fo=2, routed)           0.533     2.665    pwm[0]/pwm_cfg[0][3]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.098     2.763 r  pwm[0]/b[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.763    pwm[0]/p_0_in[3]
    SLICE_X39Y37         FDRE                                         r  pwm[0]/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.855     2.396    pwm[0]/CLK
    SLICE_X39Y37         FDRE                                         r  pwm[0]/b_reg[3]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.092     2.602    pwm[0]/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.161    





