{
    "outputs": [
        
    ],
    "bit_outputs": [
      "lut_out2"
    ],
    "input_width": 16,
    "enable_input_regs": false,
    "enable_output_regs": false,
    "modules": [
        {
            "id": "lut_out",
            "type": "lut",
            "in0": "in0",
            "in1": "in1",
            "in2": "in2"
        },
        {
            "id": "lut_out2",
            "type": "lut",
            "in0": "lut_out",
            "in1": "in3",
            "in2": "in4"
        }
    ]
}
  