;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <780, #-60
	SUB @900, <-37
	DAT <780, #-60
	SUB @121, 106
	SPL 100, -90
	SUB @127, 106
	MOV <780, -60
	SUB 7, <-120
	CMP -207, <-120
	SLT 210, 61
	SUB @0, @1
	CMP @900, <-37
	CMP 90, 203
	SUB @0, @1
	SUB @0, @2
	CMP 90, 203
	JMP -1, @-21
	SUB @0, @1
	SUB 210, 61
	SUB 210, 61
	SUB <0, @2
	SLT @0, @2
	SUB -0, 100
	SUB 700, 90
	SUB 700, 90
	SUB @300, <-437
	ADD 10, 9
	SLT <-978, 6
	DAT <780, #-60
	CMP #0, -0
	SUB -0, 900
	DAT #-800, <600
	DAT #-800, <600
	CMP @127, 106
	SUB @-127, 800
	ADD 10, 709
	SPL 0, #2
	SUB 100, 90
	CMP 100, 90
	CMP @127, 106
	MOV -7, <-20
	SPL 0, #2
	SPL 0, #2
	SPL 100, -90
	MOV -7, <-20
	DJN -1, @-20
	DAT <780, #-60
	CMP @-127, 800
	DAT <780, #-60
	SUB @121, 106
	SPL 100, -90
	SUB @127, 106
	MOV <780, -60
	SUB 7, <-120
	CMP -207, <-120
	SLT 210, 61
	SUB @0, @1
	CMP @900, <-37
	CMP 90, 203
	ADD 270, 60
	MOV <780, -60
	SPL 100, -90
