#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun  3 15:41:23 2022
# Process ID: 49348
# Current directory: D:/VivadoProject/pipline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54260 D:\VivadoProject\pipline_cpu\pipline_cpu.xpr
# Log file: D:/VivadoProject/pipline_cpu/vivado.log
# Journal file: D:/VivadoProject/pipline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/pipline_cpu/pipline_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado01/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 798.965 ; gain = 186.836
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado01/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipline_cpu_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/P.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/I_int.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/P.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/h.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipline_cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP2CPU_pipcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/SCPU_4921.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_4921
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_EX_reg_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PIP_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PIP_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pip_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pip_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pipline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pipline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/pipline_cpu/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sim_1/new/Pipline_cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipline_cpu_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 75d08abdd03d42aea8cd43121f9b8d04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Pipline_cpu_test_behav xil_defaultlib.Pipline_cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Rd_addr_out_ID' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:142]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Jump' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.my_PIP_IF
Compiling module xil_defaultlib.my_IF_reg_ID
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_4921
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.my_PIP_ID
Compiling module xil_defaultlib.my_ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.my_pip_Ex
Compiling module xil_defaultlib.my_EX_reg_MEM
Compiling module xil_defaultlib.my_pipline_Mem
Compiling module xil_defaultlib.my_Mem_reg_WB
Compiling module xil_defaultlib.my_pip_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.IP2CPU_pipcpu
Compiling module xil_defaultlib.Pipline_cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipline_cpu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipline_cpu_test_behav -key {Behavioral:sim_1:Functional:Pipline_cpu_test} -tclbatch {Pipline_cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Pipline_cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 894.605 ; gain = 2.020
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipline_cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 894.605 ; gain = 15.062
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado01/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipline_cpu_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/P.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/I_int.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/P.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/h.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipline_cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP2CPU_pipcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/SCPU_4921.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_4921
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_EX_reg_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PIP_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PIP_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pip_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pip_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pipline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pipline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/pipline_cpu/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sim_1/new/Pipline_cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipline_cpu_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 75d08abdd03d42aea8cd43121f9b8d04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Pipline_cpu_test_behav xil_defaultlib.Pipline_cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Rd_addr_out_ID' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:142]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Jump' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.my_PIP_IF
Compiling module xil_defaultlib.my_IF_reg_ID
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_4921
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.my_PIP_ID
Compiling module xil_defaultlib.my_ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.my_pip_Ex
Compiling module xil_defaultlib.my_EX_reg_MEM
Compiling module xil_defaultlib.my_pipline_Mem
Compiling module xil_defaultlib.my_Mem_reg_WB
Compiling module xil_defaultlib.my_pip_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.IP2CPU_pipcpu
Compiling module xil_defaultlib.Pipline_cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipline_cpu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipline_cpu_test_behav -key {Behavioral:sim_1:Functional:Pipline_cpu_test} -tclbatch {Pipline_cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Pipline_cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 894.605 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipline_cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 894.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 16:24:06 2022...
