{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 12:26:10 2024 " "Info: Processing started: Sat Jun 08 12:26:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~33 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~31 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~31\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~33 " "Info: Detected gated clock \"passwd_register:set_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~32 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~32\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a1 " "Info: No valid register-to-register data paths exist for clock \"a1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a0 " "Info: No valid register-to-register data paths exist for clock \"a0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "out6_reg\[3\] inB\[3\] clk 5.224 ns register " "Info: tsu for register \"out6_reg\[3\]\" (data pin = \"inB\[3\]\", clock pin = \"clk\") is 5.224 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.211 ns + Longest pin register " "Info: + Longest pin to register delay is 8.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns inB\[3\] 1 PIN PIN_B6 8 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B6; Fanout = 8; PIN Node = 'inB\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.651 ns) + CELL(0.280 ns) 7.018 ns out2_reg~123 2 COMB LC_X28_Y4_N9 2 " "Info: 2: + IC(5.651 ns) + CELL(0.280 ns) = 7.018 ns; Loc. = LC_X28_Y4_N9; Fanout = 2; COMB Node = 'out2_reg~123'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.931 ns" { inB[3] out2_reg~123 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.223 ns) 8.211 ns out6_reg\[3\] 3 REG LC_X28_Y2_N8 1 " "Info: 3: + IC(0.970 ns) + CELL(0.223 ns) = 8.211 ns; Loc. = LC_X28_Y2_N8; Fanout = 1; REG Node = 'out6_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.193 ns" { out2_reg~123 out6_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 19.36 % ) " "Info: Total cell delay = 1.590 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.621 ns ( 80.64 % ) " "Info: Total interconnect delay = 6.621 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.211 ns" { inB[3] out2_reg~123 out6_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.211 ns" { inB[3] inB[3]~out0 out2_reg~123 out6_reg[3] } { 0.000ns 0.000ns 5.651ns 0.970ns } { 0.000ns 1.087ns 0.280ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 112 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.997 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.542 ns) 2.997 ns out6_reg\[3\] 2 REG LC_X28_Y2_N8 1 " "Info: 2: + IC(1.627 ns) + CELL(0.542 ns) = 2.997 ns; Loc. = LC_X28_Y2_N8; Fanout = 1; REG Node = 'out6_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.169 ns" { clk out6_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.71 % ) " "Info: Total cell delay = 1.370 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 54.29 % ) " "Info: Total interconnect delay = 1.627 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.997 ns" { clk out6_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.997 ns" { clk clk~out0 out6_reg[3] } { 0.000ns 0.000ns 1.627ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.211 ns" { inB[3] out2_reg~123 out6_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.211 ns" { inB[3] inB[3]~out0 out2_reg~123 out6_reg[3] } { 0.000ns 0.000ns 5.651ns 0.970ns } { 0.000ns 1.087ns 0.280ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.997 ns" { clk out6_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.997 ns" { clk clk~out0 out6_reg[3] } { 0.000ns 0.000ns 1.627ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a0 res passwd_register:cin_password\|register:r6\|q\[3\] 15.738 ns register " "Info: tco from clock \"a0\" to destination pin \"res\" through register \"passwd_register:cin_password\|register:r6\|q\[3\]\" is 15.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 7.844 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to source register is 7.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_V22 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V22; Fanout = 10; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.366 ns) 3.664 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y5_N5 8 " "Info: 2: + IC(2.064 ns) + CELL(0.366 ns) = 3.664 ns; Loc. = LC_X28_Y5_N5; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.430 ns" { a0 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.638 ns) + CELL(0.542 ns) 7.844 ns passwd_register:cin_password\|register:r6\|q\[3\] 3 REG LC_X36_Y30_N9 2 " "Info: 3: + IC(3.638 ns) + CELL(0.542 ns) = 7.844 ns; Loc. = LC_X36_Y30_N9; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.180 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 27.31 % ) " "Info: Total cell delay = 2.142 ns ( 27.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.702 ns ( 72.69 % ) " "Info: Total interconnect delay = 5.702 ns ( 72.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.844 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.844 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } { 0.000ns 0.000ns 2.064ns 3.638ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.738 ns + Longest register pin " "Info: + Longest register to pin delay is 7.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r6\|q\[3\] 1 REG LC_X36_Y30_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y30_N9; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.075 ns) 0.462 ns judge:judge_1\|c~258 2 COMB LC_X36_Y30_N4 1 " "Info: 2: + IC(0.387 ns) + CELL(0.075 ns) = 0.462 ns; Loc. = LC_X36_Y30_N4; Fanout = 1; COMB Node = 'judge:judge_1\|c~258'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.462 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~258 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(0.280 ns) 3.075 ns judge:judge_1\|c~260 3 COMB LC_X52_Y10_N9 1 " "Info: 3: + IC(2.333 ns) + CELL(0.280 ns) = 3.075 ns; Loc. = LC_X52_Y10_N9; Fanout = 1; COMB Node = 'judge:judge_1\|c~260'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.613 ns" { judge:judge_1|c~258 judge:judge_1|c~260 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.280 ns) 3.659 ns judge:judge_1\|c~266 4 COMB LC_X52_Y10_N7 1 " "Info: 4: + IC(0.304 ns) + CELL(0.280 ns) = 3.659 ns; Loc. = LC_X52_Y10_N7; Fanout = 1; COMB Node = 'judge:judge_1\|c~266'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.584 ns" { judge:judge_1|c~260 judge:judge_1|c~266 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(2.376 ns) 7.738 ns res 5 PIN PIN_H3 0 " "Info: 5: + IC(1.703 ns) + CELL(2.376 ns) = 7.738 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.079 ns" { judge:judge_1|c~266 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.011 ns ( 38.91 % ) " "Info: Total cell delay = 3.011 ns ( 38.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.727 ns ( 61.09 % ) " "Info: Total interconnect delay = 4.727 ns ( 61.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.738 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~258 judge:judge_1|c~260 judge:judge_1|c~266 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.738 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~258 judge:judge_1|c~260 judge:judge_1|c~266 res } { 0.000ns 0.387ns 2.333ns 0.304ns 1.703ns } { 0.000ns 0.075ns 0.280ns 0.280ns 2.376ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.844 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.844 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } { 0.000ns 0.000ns 2.064ns 3.638ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.738 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~258 judge:judge_1|c~260 judge:judge_1|c~266 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.738 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~258 judge:judge_1|c~260 judge:judge_1|c~266 res } { 0.000ns 0.387ns 2.333ns 0.304ns 1.703ns } { 0.000ns 0.075ns 0.280ns 0.280ns 2.376ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a0 res 12.555 ns Longest " "Info: Longest tpd from source pin \"a0\" to destination pin \"res\" is 12.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_V22 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V22; Fanout = 10; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.075 ns) 6.002 ns judge:judge_1\|c~250 2 COMB LC_X28_Y5_N9 1 " "Info: 2: + IC(4.693 ns) + CELL(0.075 ns) = 6.002 ns; Loc. = LC_X28_Y5_N9; Fanout = 1; COMB Node = 'judge:judge_1\|c~250'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.768 ns" { a0 judge:judge_1|c~250 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.366 ns) 8.476 ns judge:judge_1\|c~266 3 COMB LC_X52_Y10_N7 1 " "Info: 3: + IC(2.108 ns) + CELL(0.366 ns) = 8.476 ns; Loc. = LC_X52_Y10_N7; Fanout = 1; COMB Node = 'judge:judge_1\|c~266'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.474 ns" { judge:judge_1|c~250 judge:judge_1|c~266 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(2.376 ns) 12.555 ns res 4 PIN PIN_H3 0 " "Info: 4: + IC(1.703 ns) + CELL(2.376 ns) = 12.555 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.079 ns" { judge:judge_1|c~266 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.051 ns ( 32.27 % ) " "Info: Total cell delay = 4.051 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.504 ns ( 67.73 % ) " "Info: Total interconnect delay = 8.504 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.555 ns" { a0 judge:judge_1|c~250 judge:judge_1|c~266 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.555 ns" { a0 a0~out0 judge:judge_1|c~250 judge:judge_1|c~266 res } { 0.000ns 0.000ns 4.693ns 2.108ns 1.703ns } { 0.000ns 1.234ns 0.075ns 0.366ns 2.376ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:cin_password\|register:r6\|q\[1\] inB\[1\] a0 3.282 ns register " "Info: th for register \"passwd_register:cin_password\|register:r6\|q\[1\]\" (data pin = \"inB\[1\]\", clock pin = \"a0\") is 3.282 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 7.931 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 7.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_V22 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V22; Fanout = 10; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.366 ns) 3.664 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y5_N5 8 " "Info: 2: + IC(2.064 ns) + CELL(0.366 ns) = 3.664 ns; Loc. = LC_X28_Y5_N5; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.430 ns" { a0 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.725 ns) + CELL(0.542 ns) 7.931 ns passwd_register:cin_password\|register:r6\|q\[1\] 3 REG LC_X52_Y7_N4 2 " "Info: 3: + IC(3.725 ns) + CELL(0.542 ns) = 7.931 ns; Loc. = LC_X52_Y7_N4; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.267 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 27.01 % ) " "Info: Total cell delay = 2.142 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.789 ns ( 72.99 % ) " "Info: Total interconnect delay = 5.789 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.931 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.931 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 2.064ns 3.725ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.749 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns inB\[1\] 1 PIN PIN_M2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M2; Fanout = 8; PIN Node = 'inB\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[1] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.801 ns) + CELL(0.223 ns) 4.749 ns passwd_register:cin_password\|register:r6\|q\[1\] 2 REG LC_X52_Y7_N4 2 " "Info: 2: + IC(3.801 ns) + CELL(0.223 ns) = 4.749 ns; Loc. = LC_X52_Y7_N4; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.024 ns" { inB[1] passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.948 ns ( 19.96 % ) " "Info: Total cell delay = 0.948 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.801 ns ( 80.04 % ) " "Info: Total interconnect delay = 3.801 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.749 ns" { inB[1] passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.749 ns" { inB[1] inB[1]~out0 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 3.801ns } { 0.000ns 0.725ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.931 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.931 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 2.064ns 3.725ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.749 ns" { inB[1] passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.749 ns" { inB[1] inB[1]~out0 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 3.801ns } { 0.000ns 0.725ns 0.223ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 12:26:10 2024 " "Info: Processing ended: Sat Jun 08 12:26:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
