<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p388" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_388{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_388{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_388{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_388{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_388{left:150px;bottom:1079px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t6_388{left:687px;bottom:1078px;}
#t7_388{left:701px;bottom:1079px;letter-spacing:0.19px;}
#t8_388{left:149px;bottom:1053px;letter-spacing:0.2px;}
#t9_388{left:69px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_388{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tb_388{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_388{left:69px;bottom:979px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_388{left:69px;bottom:779px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_388{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tf_388{left:69px;bottom:739px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#tg_388{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.27px;}
#th_388{left:69px;bottom:310px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_388{left:69px;bottom:286px;letter-spacing:-0.15px;}
#tj_388{left:95px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_388{left:69px;bottom:261px;letter-spacing:-0.15px;}
#tl_388{left:95px;bottom:261px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_388{left:95px;bottom:244px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#tn_388{left:95px;bottom:228px;letter-spacing:-0.14px;}
#to_388{left:69px;bottom:203px;letter-spacing:-0.14px;}
#tp_388{left:95px;bottom:203px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tq_388{left:69px;bottom:180px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_388{left:69px;bottom:163px;letter-spacing:-0.25px;}
#ts_388{left:227px;bottom:938px;letter-spacing:0.12px;word-spacing:0.02px;}
#tt_388{left:313px;bottom:938px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tu_388{left:106px;bottom:915px;letter-spacing:-0.13px;}
#tv_388{left:348px;bottom:915px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tw_388{left:721px;bottom:915px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tx_388{left:89px;bottom:891px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_388{left:420px;bottom:891px;letter-spacing:-0.13px;}
#tz_388{left:745px;bottom:891px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t10_388{left:89px;bottom:866px;letter-spacing:-0.13px;}
#t11_388{left:483px;bottom:866px;letter-spacing:-0.16px;}
#t12_388{left:745px;bottom:866px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t13_388{left:89px;bottom:842px;letter-spacing:-0.13px;}
#t14_388{left:482px;bottom:842px;letter-spacing:-0.16px;}
#t15_388{left:745px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t16_388{left:89px;bottom:817px;letter-spacing:-0.12px;}
#t17_388{left:482px;bottom:817px;letter-spacing:-0.17px;}
#t18_388{left:745px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t19_388{left:169px;bottom:362px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1a_388{left:261px;bottom:362px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1b_388{left:347px;bottom:524px;letter-spacing:0.15px;word-spacing:0.03px;}
#t1c_388{left:273px;bottom:437px;letter-spacing:0.1px;}
#t1d_388{left:270px;bottom:415px;letter-spacing:0.12px;}
#t1e_388{left:502px;bottom:433px;letter-spacing:0.05px;word-spacing:-0.26px;}
#t1f_388{left:516px;bottom:420px;letter-spacing:0.08px;}
#t1g_388{left:264px;bottom:615px;letter-spacing:0.09px;word-spacing:0.05px;}
#t1h_388{left:264px;bottom:594px;letter-spacing:0.08px;word-spacing:0.04px;}
#t1i_388{left:327px;bottom:557px;letter-spacing:0.16px;}
#t1j_388{left:344px;bottom:542px;letter-spacing:0.17px;}
#t1k_388{left:429px;bottom:420px;letter-spacing:0.1px;}
#t1l_388{left:659px;bottom:419px;letter-spacing:0.09px;}
#t1m_388{left:347px;bottom:507px;letter-spacing:0.11px;word-spacing:0.08px;}
#t1n_388{left:429px;bottom:406px;letter-spacing:0.11px;}
#t1o_388{left:659px;bottom:406px;letter-spacing:0.09px;}
#t1p_388{left:293px;bottom:526px;letter-spacing:-0.34px;}
#t1q_388{left:420px;bottom:447px;letter-spacing:0.14px;}
#t1r_388{left:419px;bottom:460px;letter-spacing:0.12px;}

.s1_388{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_388{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_388{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_388{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_388{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_388{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_388{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_388{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_388{font-size:10px;font-family:Arial_b5v;color:#000;}
.sa_388{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_388{transform:scaleX(1.182);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts388" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg388Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg388" style="-webkit-user-select: none;"><object width="935" height="1210" data="388/388.svg" type="image/svg+xml" id="pdf388" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_388" class="t s1_388">15-6 </span><span id="t2_388" class="t s1_388">Vol. 1 </span>
<span id="t3_388" class="t s2_388">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_388" class="t s3_388">15.3 </span><span id="t5_388" class="t s3_388">DETECTION OF 512-BIT INSTRUCTION GROUPS OF INTEL</span><span id="t6_388" class="t s4_388">® </span><span id="t7_388" class="t s3_388">AVX-512 </span>
<span id="t8_388" class="t s3_388">FAMILY </span>
<span id="t9_388" class="t s5_388">In addition to the Intel AVX-512 Foundation instructions, Intel AVX-512 family provides several groups of instruc- </span>
<span id="ta_388" class="t s5_388">tion extensions that can operate in vector lengths of 512/256/128 bits. Each group is enumerated by a CPUID leaf </span>
<span id="tb_388" class="t s5_388">7 feature flag and can be encoded via the EVEX.L’L field to support operation at vector lengths smaller than 512 </span>
<span id="tc_388" class="t s5_388">bits. These instruction groups are listed in Table 15-1. </span>
<span id="td_388" class="t s5_388">Software must follow the detection procedure for the 512-bit AVX-512 Foundation instructions as described in </span>
<span id="te_388" class="t s5_388">Section 15.2. </span>
<span id="tf_388" class="t s5_388">Detection of other 512-bit sibling instruction groups listed in Table 15-1 (excluding AVX512F) follows the procedure </span>
<span id="tg_388" class="t s5_388">described in Figure 15-4. </span>
<span id="th_388" class="t s5_388">To detect 512-bit instructions enumerated by AVX512CD, the following sequence is strongly recommended. </span>
<span id="ti_388" class="t s5_388">1. </span><span id="tj_388" class="t s5_388">Detect CPUID.1:ECX.OSXSAVE[bit 27] = 1 (XGETBV enabled for application use). </span>
<span id="tk_388" class="t s5_388">2. </span><span id="tl_388" class="t s5_388">Execute XGETBV and verify that XCR0[7:5] = ‘111b’ (OPMASK state, upper 256-bit of ZMM0-ZMM15 and </span>
<span id="tm_388" class="t s5_388">ZMM16-ZMM31 state are enabled by OS) and that XCR0[2:1] = ‘11b’ (XMM state and YMM state are enabled by </span>
<span id="tn_388" class="t s5_388">OS). </span>
<span id="to_388" class="t s5_388">3. </span><span id="tp_388" class="t s5_388">Verify both CPUID.0x7.0:EBX.AVX512F[bit 16] = 1, CPUID.0x7.0:EBX.AVX512CD[bit 28] = 1. </span>
<span id="tq_388" class="t s5_388">Similarly, the detection procedure for enumerating 512-bit instructions reported by AVX512DW follows the same </span>
<span id="tr_388" class="t s5_388">flow. </span>
<span id="ts_388" class="t s6_388">Table 15-1. </span><span id="tt_388" class="t s6_388">512-bit Instruction Groups in the Intel® AVX-512 Family </span>
<span id="tu_388" class="t s7_388">CPUID Leaf 7 Feature Flag Bit </span><span id="tv_388" class="t s7_388">Feature Flag abbreviation of 512-bit Instruction Group </span><span id="tw_388" class="t s7_388">SW Detection Flow </span>
<span id="tx_388" class="t s8_388">CPUID.(EAX=07H, ECX=0):EBX[bit 16] </span><span id="ty_388" class="t s8_388">AVX512F (AVX-512 Foundation) </span><span id="tz_388" class="t s8_388">Figure 15-2 </span>
<span id="t10_388" class="t s8_388">CPUID.(EAX=07H, ECX=0):EBX[bit 28] </span><span id="t11_388" class="t s8_388">AVX512CD </span><span id="t12_388" class="t s8_388">Figure 15-4 </span>
<span id="t13_388" class="t s8_388">CPUID.(EAX=07H, ECX=0):EBX[bit 17] </span><span id="t14_388" class="t s8_388">AVX512DQ </span><span id="t15_388" class="t s8_388">Figure 15-4 </span>
<span id="t16_388" class="t s8_388">CPUID.(EAX=07H, ECX=0):EBX[bit 30] </span><span id="t17_388" class="t s8_388">AVX512BW </span><span id="t18_388" class="t s8_388">Figure 15-4 </span>
<span id="t19_388" class="t s6_388">Figure 15-4. </span><span id="t1a_388" class="t s6_388">Procedural Flow for Application Detection of 512-bit Instruction Groups </span>
<span id="t1b_388" class="t v0_388 s9_388">Implied HW support for </span>
<span id="t1c_388" class="t sa_388">Check enabled state in </span>
<span id="t1d_388" class="t sa_388">XCR0 via XGETBV </span>
<span id="t1e_388" class="t sa_388">Check AVX512F and </span>
<span id="t1f_388" class="t sa_388">a sibling 512-bit flag </span>
<span id="t1g_388" class="t sa_388">Check feature flag </span>
<span id="t1h_388" class="t sa_388">CPUID.1H:ECX.OXSAVE = 1? </span>
<span id="t1i_388" class="t v0_388 s9_388">OS provides processor </span>
<span id="t1j_388" class="t v0_388 s9_388">extended state management </span>
<span id="t1k_388" class="t sa_388">States </span><span id="t1l_388" class="t sa_388">ok to use </span>
<span id="t1m_388" class="t v0_388 s9_388">XSAVE, XRSTOR, XGETBV, XCR0 </span>
<span id="t1n_388" class="t sa_388">enabled </span><span id="t1o_388" class="t sa_388">Instructions </span>
<span id="t1p_388" class="t v0_388 s9_388">Yes </span>
<span id="t1q_388" class="t sa_388">YMM,ZMM </span>
<span id="t1r_388" class="t sa_388">Opmask, </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
