
---------- Begin Simulation Statistics ----------
host_inst_rate                                 254989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 397172                       # Number of bytes of host memory used
host_seconds                                    78.43                       # Real time elapsed on the host
host_tick_rate                              249137152                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_seconds                                  0.019541                       # Number of seconds simulated
sim_ticks                                 19541071000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2923116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21224.287493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11083.904700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2777749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     3085311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.049730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               145367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             93153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    578735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52214                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 48591.360163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 44469.148107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    8921519500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105342                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3480200000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40854.156014                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.132642                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           35202                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1438148000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4175286                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36498.253640                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 31108.909753                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3846316                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     12006830500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.078790                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                328970                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4058935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031249                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990407                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.176538                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4175286                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36498.253640                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 31108.909753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3846316                       # number of overall hits
system.cpu.dcache.overall_miss_latency    12006830500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.078790                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               328970                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4058935000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77277                       # number of replacements
system.cpu.dcache.sampled_refs                  78301                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.176538                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  4003737                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500382526000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77243                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12538404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        62700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12538354                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3135000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               272572.913043                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12538404                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        62700                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60866.666667                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12538354                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3135000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078827                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.359591                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12538404                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        62700                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12538354                       # number of overall hits
system.cpu.icache.overall_miss_latency        3135000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.359591                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12538354                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 34241.892350                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2680831994                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 78291                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     55916.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26082                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          6                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          240000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     6                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58607.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43671.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          52194                       # number of ReadReq hits
system.l2.ReadReq_miss_latency                3809500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.001244                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                           65                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency           2795000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.001225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                      64                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60176.163916                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44452.341249                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3139571000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52173                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2319212000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52173                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77243                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77243                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.014403                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78347                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58380.281690                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43357.142857                       # average overall mshr miss latency
system.l2.demand_hits                           78276                       # number of demand (read+write) hits
system.l2.demand_miss_latency                 4145000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.000906                       # miss rate for demand accesses
system.l2.demand_misses                            71                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency            3035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.000893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                       70                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.003265                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.452152                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     53.489512                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7408.058704                       # Average occupied blocks per context
system.l2.overall_accesses                      78347                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58380.281690                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  34250.035017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          78276                       # number of overall hits
system.l2.overall_miss_latency                4145000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.000906                       # miss rate for overall accesses
system.l2.overall_misses                           71                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2683866994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.000179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78361                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.666258                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         52162                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         4411                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        82704                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            78293                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69103                       # number of replacements
system.l2.sampled_refs                          77344                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7461.548216                       # Cycle average of tags in use
system.l2.total_refs                             1114                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69051                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28282568                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1227070                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2367454                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       162710                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2053799                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2760850                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         240133                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       520157                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      9959888                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.023421                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.108620                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      6935479     69.63%     69.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       963869      9.68%     79.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       722307      7.25%     86.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       273657      2.75%     89.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       226797      2.28%     91.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        91643      0.92%     92.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144811      1.45%     93.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        81168      0.81%     94.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       520157      5.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      9959888                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193155                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       162699                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193155                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4312647                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.079976                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.079976                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1296915                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       460667                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19140095                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5241575                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3403279                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       806269                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        18118                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2861011                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2859425                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1586                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2206395                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2205229                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1166                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        654616                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            654196                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             420                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2760850                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2538076                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6056521                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        48101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19587264                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        446047                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.255640                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2538076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1467203                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.813675                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     10766157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.819337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.938268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7247720     67.32%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         198307      1.84%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         181631      1.69%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         524318      4.87%     75.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         436459      4.05%     79.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         246301      2.29%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         414285      3.85%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         147398      1.37%     87.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1369738     12.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     10766157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 33611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1794630                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              264568                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.122073                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            2931971                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           654616                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9260352                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11561530                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681669                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6312491                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.070535                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11575365                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       182819                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        576595                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2426265                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1417367                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       749549                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14512263                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2277355                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       368892                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12118130                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       137775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       806269                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       141572                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       528700                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       252200                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       845998                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       117443                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       141342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.925946                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.925946                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4897016     39.22%     39.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35126      0.28%     39.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2270890     18.19%     57.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258731      2.07%     59.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106547      0.85%     60.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1500011     12.01%     72.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       352844      2.83%     75.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35118      0.28%     75.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2374223     19.01%     94.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       656519      5.26%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12487025                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       484329                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.038787                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        16067      3.32%      3.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4519      0.93%      4.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           45      0.01%      4.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       269124     55.57%     59.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       115020     23.75%     83.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     83.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        78745     16.26%     99.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          809      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     10766157                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.159841                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.603236                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      5665323     52.62%     52.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1741331     16.17%     68.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1369927     12.72%     81.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       857102      7.96%     89.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       589063      5.47%     94.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       283460      2.63%     97.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       175994      1.63%     99.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        66638      0.62%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        17319      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     10766157                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.156231                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14247695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12487025                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4247486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        66987                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3795592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2538084                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2538076                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       562137                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       131654                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2426265                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       749549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               10799768                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       988845                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       142467                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5409230                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       106739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          491                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     27986317                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18581972                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14950619                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3275008                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       806269                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       286804                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      6937649                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       748618                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10926                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
