{
  "source": {
    "slug": "llvm-org-pubs",
    "name": "LLVM Publications",
    "url": "https://llvm.org/pubs/"
  },
  "papers": [
    {
      "id": "pubs-2019-sleef-a-portable-vectorized-library-of-c-standard-mathematical-functions",
      "source": "llvm-org-pubs",
      "title": "SLEEF: A Portable Vectorized Library of C Standard Mathematical Functions",
      "authors": [
        {
          "name": "Naoki Shibata",
          "affiliation": ""
        },
        {
          "name": "Francesco Petrogalli",
          "affiliation": ""
        }
      ],
      "year": "2019",
      "venue": "IEEE Transactions on Parallel and Distributed Systems",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1109/TPDS.2019.2960333",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2018-spectres-virtual-ghosts-and-hardware-support",
      "source": "llvm-org-pubs",
      "title": "Spectres, Virtual Ghosts, and Hardware Support",
      "authors": [
        {
          "name": "Xiaowan Dong",
          "affiliation": ""
        },
        {
          "name": "Zhuojia Shen",
          "affiliation": ""
        },
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Alan Cox",
          "affiliation": ""
        },
        {
          "name": "Sandhya Dwarkadas",
          "affiliation": ""
        }
      ],
      "year": "2018",
      "venue": "Proceedings of the Seventh International Workshop on Hardware and Architectural Support for Security and Privacy (HASP)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://dl.acm.org/citation.cfm?id=3214297",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2018-shielding-software-from-privileged-side-channel-attacks",
      "source": "llvm-org-pubs",
      "title": "Shielding Software from Privileged Side-Channel Attacks",
      "authors": [
        {
          "name": "Xiaowan Dong",
          "affiliation": ""
        },
        {
          "name": "Zhuojia Shen",
          "affiliation": ""
        },
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Alan L. Cox",
          "affiliation": ""
        },
        {
          "name": "Sandhya Dwarkadas",
          "affiliation": ""
        }
      ],
      "year": "2018",
      "venue": "Proceedings of the Twenty Seventh Usenix Security Symposium",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://www.usenix.org/system/files/conference/usenixsecurity18/sec18-dong.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2018-reconciling-high-level-optimizations-and-low-level-code-in-llvm",
      "source": "llvm-org-pubs",
      "title": "Reconciling High-Level Optimizations and Low-Level Code in LLVM",
      "authors": [
        {
          "name": "Juneyoung Lee",
          "affiliation": ""
        },
        {
          "name": "Chung-Kil Hur",
          "affiliation": ""
        },
        {
          "name": "Ralf Jung",
          "affiliation": ""
        },
        {
          "name": "Zhengyang Liu",
          "affiliation": ""
        },
        {
          "name": "John Regehr",
          "affiliation": ""
        },
        {
          "name": "Nuno P. Lopes",
          "affiliation": ""
        }
      ],
      "year": "2018",
      "venue": "Proc. of the ACM on Programming Languages, Volume 2 Issue OOPSLA",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://web.ist.utl.pt/nuno.lopes/pubs/llvmmem-oopsla18.pdf",
      "sourceUrl": "",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2018-mull-it-over-mutation-testing-based-on-llvm",
      "source": "llvm-org-pubs",
      "title": "Mull It Over: Mutation Testing Based on LLVM",
      "authors": [
        {
          "name": "Alex Denisov",
          "affiliation": ""
        },
        {
          "name": "Stanislav Pankevich",
          "affiliation": ""
        }
      ],
      "year": "2018",
      "venue": "IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://ieeexplore.ieee.org/document/8411727/",
      "sourceUrl": "",
      "tags": [
        "Testing"
      ]
    },
    {
      "id": "pubs-2017-the-design-of-a-custom-32-bit-risc-cpu-and-llvm-compiler-backend",
      "source": "llvm-org-pubs",
      "title": "The Design of a Custom 32-bit RISC CPU and LLVM Compiler Backend",
      "authors": [
        {
          "name": "Connor Goldberg",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "Master's Thesis, Rochester Institute of Technology",
      "type": "thesis",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://scholarworks.rit.edu/theses/9550/",
      "sourceUrl": "",
      "tags": [
        "Backend"
      ]
    },
    {
      "id": "pubs-2017-taming-undefined-behavior-in-llvm",
      "source": "llvm-org-pubs",
      "title": "Taming Undefined Behavior in LLVM",
      "authors": [
        {
          "name": "Juneyoung Lee",
          "affiliation": ""
        },
        {
          "name": "Yoonseung Kim",
          "affiliation": ""
        },
        {
          "name": "Youngju Song",
          "affiliation": ""
        },
        {
          "name": "Chung-Kil Hur",
          "affiliation": ""
        },
        {
          "name": "Sanjoy Das",
          "affiliation": ""
        },
        {
          "name": "David Majnemer",
          "affiliation": ""
        },
        {
          "name": "John Regehr",
          "affiliation": ""
        },
        {
          "name": "Nuno P. Lopes",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "Proc. of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://web.ist.utl.pt/nuno.lopes/pubs/undef-pldi17.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2017-program-analysis-of-cryptographic-implementations-for-security",
      "source": "llvm-org-pubs",
      "title": "Program Analysis of Cryptographic Implementations for Security",
      "authors": [
        {
          "name": "Sazzadur Rahaman",
          "affiliation": ""
        },
        {
          "name": "Danfeng Yao",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "IEEE Cybersecurity Development Conference (SecDev)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://ieeexplore.ieee.org/document/8077808",
      "sourceUrl": "",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2017-piecewise-holistic-autotuning-of-parallel-programs-with-cere",
      "source": "llvm-org-pubs",
      "title": "Piecewise Holistic Autotuning of Parallel Programs with CERE",
      "authors": [
        {
          "name": "Mihail Popov",
          "affiliation": ""
        },
        {
          "name": "Chadi Akel",
          "affiliation": ""
        },
        {
          "name": "Yohan Chatelain",
          "affiliation": ""
        },
        {
          "name": "William Jalby",
          "affiliation": ""
        },
        {
          "name": "Pablo de Oliveira Castro",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "Concurrency and Computation: Practice and Experience",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1002/cpe.4190",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2017-flexible-and-efficient-memory-object-metadata",
      "source": "llvm-org-pubs",
      "title": "Flexible and Efficient Memory Object Metadata",
      "authors": [
        {
          "name": "Zhengyang Liu",
          "affiliation": ""
        },
        {
          "name": "John Criswell",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "International Symposium on Memory Management (ISMM)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=3092268&CFID=967844128&CFTOKEN=15248470",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2017-fact-a-flexible-constant-time-programming-language",
      "source": "llvm-org-pubs",
      "title": "FaCT: A Flexible, Constant-Time Programming Language",
      "authors": [
        {
          "name": "Sunjay Cauligi",
          "affiliation": ""
        },
        {
          "name": "Gary Soeller",
          "affiliation": ""
        },
        {
          "name": "Fraser Brown",
          "affiliation": ""
        },
        {
          "name": "Brian Johannesmeyer",
          "affiliation": ""
        },
        {
          "name": "Yunlu Huang",
          "affiliation": ""
        },
        {
          "name": "Ranjit Jhala",
          "affiliation": ""
        },
        {
          "name": "Deian Stefan",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "IEEE Cybersecurity Development Conference (SecDev)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://ieeexplore.ieee.org/document/8077809",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2017-devirtualization-in-llvm",
      "source": "llvm-org-pubs",
      "title": "Devirtualization in LLVM",
      "authors": [
        {
          "name": "Piotr Padlewski",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "Proceedings Companion of the 2017 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity (SPLASH 2017)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://dl.acm.org/citation.cfm?doid=3135932.3135947",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2017-detecting-privileged-side-channel-attacks-in-shielded-execution-with-d-j-vu",
      "source": "llvm-org-pubs",
      "title": "Detecting Privileged Side-Channel Attacks in Shielded Execution with Déjà Vu",
      "authors": [
        {
          "name": "Sanchuan Chen",
          "affiliation": ""
        },
        {
          "name": "Xiaokuan Zhang",
          "affiliation": ""
        },
        {
          "name": "Michael K. Reiter",
          "affiliation": ""
        },
        {
          "name": "Yinqian Zhang",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "Proceedings of the 2017 ACM Asia Conference on Computer and Communications Security (AsiaCCS)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://dl.acm.org/citation.cfm?id=3053007",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2017-counterexample-guided-bit-precision-selection",
      "source": "llvm-org-pubs",
      "title": "Counterexample-Guided Bit-Precision Selection",
      "authors": [
        {
          "name": "Shaobo He",
          "affiliation": ""
        },
        {
          "name": "Zvonimir Rakamaric",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "Proceedings of the Fifteenth Asian Symposium on Programming Languages and Systems (APLAS)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://soarlab.org/2017/09/aplas2017-hr",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2017-a-software-solution-for-hardware-vulnerabilities",
      "source": "llvm-org-pubs",
      "title": "A Software Solution for Hardware Vulnerabilities",
      "authors": [
        {
          "name": "Komail Dharsee",
          "affiliation": ""
        },
        {
          "name": "Ethan Johnson",
          "affiliation": ""
        },
        {
          "name": "John Criswell",
          "affiliation": ""
        }
      ],
      "year": "2017",
      "venue": "IEEE Cybersecurity Development Conference (SecDev)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://ieeexplore.ieee.org/document/8077803",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-verificarlo-checking-floating-point-accuracy-through-monte-carlo-arithmetic",
      "source": "llvm-org-pubs",
      "title": "Verificarlo: checking floating point accuracy through Monte Carlo Arithmetic.",
      "authors": [
        {
          "name": "Christophe Denis",
          "affiliation": ""
        },
        {
          "name": "Pablo de Oliveira Castro",
          "affiliation": ""
        },
        {
          "name": "Eric Petit",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "23rd IEEE International Symposium on Computer Arithmetic (ARITH)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://hal.archives-ouvertes.fr/hal-01192668",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-towards-resiliency-evaluation-of-vector-programs",
      "source": "llvm-org-pubs",
      "title": "Towards Resiliency Evaluation of Vector Programs",
      "authors": [
        {
          "name": "Vishal Chandra Sharma",
          "affiliation": ""
        },
        {
          "name": "Ganesh Gopalakrishnan",
          "affiliation": ""
        },
        {
          "name": "Sriram Krishnamoorthy",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "21st IEEE Workshop on Dependable Parallel, Distributed and Network-Centric Systems (DPDNS)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.utah.edu/~vcsharma/pubs/dpdns2016-shrg.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-termination-checking-for-llvm-peephole-optimizations",
      "source": "llvm-org-pubs",
      "title": "Termination-Checking for LLVM Peephole Optimizations",
      "authors": [
        {
          "name": "David Menendez",
          "affiliation": ""
        },
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "Proceedings of the 38th International Conference on Software Engineering (ICSE 2016) | ACM SIGSOFT Distinguished Paper Award",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.rutgers.edu/~santosh.nagarakatte/papers/icse2016-alive-loops.pdf",
      "sourceUrl": "",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2016-sparse-flow-sensitive-pointer-analysis-for-multithreaded-programs",
      "source": "llvm-org-pubs",
      "title": "Sparse Flow-Sensitive Pointer Analysis for Multithreaded Programs",
      "authors": [
        {
          "name": "Yulei Sui",
          "affiliation": ""
        },
        {
          "name": "Peng Di",
          "affiliation": ""
        },
        {
          "name": "Jingling Xue",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "2016 International Symposium on Code Generation and Optimization (CGO 2016)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cse.unsw.edu.au/~ysui/papers/cgo16.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-svf-interprocedural-static-value-flow-analysis-in-llvm",
      "source": "llvm-org-pubs",
      "title": "SVF: Interprocedural Static Value-Flow Analysis in LLVM",
      "authors": [
        {
          "name": "Yulei Sui",
          "affiliation": ""
        },
        {
          "name": "Jingling Xue",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "25th International Conference on Compiler Construction (CC 2016)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cse.unsw.edu.au/~ysui/papers/cc16.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-piecewise-holistic-autotuning-of-compiler-and-runtime-parameters",
      "source": "llvm-org-pubs",
      "title": "Piecewise Holistic Autotuning of Compiler and Runtime Parameters",
      "authors": [
        {
          "name": "Mihail Popov",
          "affiliation": ""
        },
        {
          "name": "Chadi Akel",
          "affiliation": ""
        },
        {
          "name": "William Jalby",
          "affiliation": ""
        },
        {
          "name": "Pablo de Oliveira Castro",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "Twenty-Second International Conference on Parallel and Distributed Computing (Euro-Par)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://link.springer.com/chapter/10.1007/978-3-319-43659-3_18",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-presage-protecting-structured-address-generation-against-soft-errors",
      "source": "llvm-org-pubs",
      "title": "PRESAGE: Protecting Structured Address Generation against Soft Errors",
      "authors": [
        {
          "name": "Vishal Chandra Sharma",
          "affiliation": ""
        },
        {
          "name": "Ganesh Gopalakrishnan",
          "affiliation": ""
        },
        {
          "name": "Sriram Krishnamoorthy",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "IEEE International Conference of High-Performance Computing, Data, and Analysis (HiPC)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://formalverification.cs.utah.edu/new/Publications.html#vcsharma_hipc16",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-on-demand-strong-update-analysis-via-value-flow-refinement",
      "source": "llvm-org-pubs",
      "title": "On-Demand Strong Update Analysis via Value-Flow Refinement",
      "authors": [
        {
          "name": "Yulei Sui",
          "affiliation": ""
        },
        {
          "name": "Jingling Xue",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "ACM SIGSOFT International Symposium on the Foundation of Software Engineering (FSE 2016)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cse.unsw.edu.au/~ysui/papers/fse16.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-data-oriented-programming-on-the-expressiveness-of-non-control-data-attacks",
      "source": "llvm-org-pubs",
      "title": "Data-Oriented Programming: On the Expressiveness of Non-Control Data Attacks",
      "authors": [
        {
          "name": "Hong Hu",
          "affiliation": ""
        },
        {
          "name": "Shweta Shinde",
          "affiliation": ""
        },
        {
          "name": "Sendroiu Adrian",
          "affiliation": ""
        },
        {
          "name": "Zheng Leong Chua",
          "affiliation": ""
        },
        {
          "name": "Prateek Saxena",
          "affiliation": ""
        },
        {
          "name": "Zhenkai Liang",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "Proceedings of the 2016 IEEE Symposium on Security and Privacy (SP 2016)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://ieeexplore.ieee.org/document/7546545",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-compilation-of-a-countermeasure-against-instruction-skip-fault-attacks",
      "source": "llvm-org-pubs",
      "title": "Compilation of a Countermeasure Against Instruction-Skip Fault Attacks",
      "authors": [
        {
          "name": "Thierno Barry",
          "affiliation": ""
        },
        {
          "name": "Damien Courousse",
          "affiliation": ""
        },
        {
          "name": "Bruno Robisson",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "Cryptography and Security in Computing Systems 2016” (CS2)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://thiernobarry.fr/publications/preprint/T-Barry.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-archer-effectively-spotting-data-races-in-large-openmp-applications",
      "source": "llvm-org-pubs",
      "title": "Archer: Effectively Spotting Data Races in Large OpenMP Applications",
      "authors": [
        {
          "name": "Simone Atzeni",
          "affiliation": ""
        },
        {
          "name": "Ganesh Gopalakrishnan",
          "affiliation": ""
        },
        {
          "name": "Zvonimir Rakamaric",
          "affiliation": ""
        },
        {
          "name": "Dong H. Ahn",
          "affiliation": ""
        },
        {
          "name": "Ignacio Laguna",
          "affiliation": ""
        },
        {
          "name": "Martin Schulz",
          "affiliation": ""
        },
        {
          "name": "Greg L. Lee",
          "affiliation": ""
        },
        {
          "name": "Joachim Protze",
          "affiliation": ""
        },
        {
          "name": "Matthias S. Muller",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "Proceedings of the 30th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2016)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://soarlab.org/publications/ipdps2016-agralslpm.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2016-alive-fp-automated-verification-of-floating-point-based-peephole-optimizations-in-llvm",
      "source": "llvm-org-pubs",
      "title": "Alive-FP: Automated Verification of Floating Point Based Peephole Optimizations in LLVM",
      "authors": [
        {
          "name": "David Menendez",
          "affiliation": ""
        },
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        },
        {
          "name": "Aarti Gupta",
          "affiliation": ""
        }
      ],
      "year": "2016",
      "venue": "Proceedings of the 23rd Static Analysis Symposium (SAS 2016)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.rutgers.edu/~santosh.nagarakatte/papers/alive-fp-sas16.pdf",
      "sourceUrl": "",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2015-provably-correct-peephole-optimizations-with-alive",
      "source": "llvm-org-pubs",
      "title": "Provably Correct Peephole Optimizations with Alive",
      "authors": [
        {
          "name": "Nuno P. Lopes",
          "affiliation": ""
        },
        {
          "name": "David Menendez",
          "affiliation": ""
        },
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        },
        {
          "name": "John Regehr",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proc. of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2015) | Received a Distinguished Paper Award",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://web.ist.utl.pt/nuno.lopes/pubs/alive-pldi15.pdf",
      "sourceUrl": "",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2015-pcere-fine-grained-parallel-benchmark-decomposition-for-scalability-prediction",
      "source": "llvm-org-pubs",
      "title": "PCERE: Fine-Grained Parallel Benchmark Decomposition for Scalability Prediction",
      "authors": [
        {
          "name": "Mihail Popov",
          "affiliation": ""
        },
        {
          "name": "Chadi Akel",
          "affiliation": ""
        },
        {
          "name": "Florent Conti",
          "affiliation": ""
        },
        {
          "name": "William Jalby",
          "affiliation": ""
        },
        {
          "name": "Pablo de Oliveira Castro",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "IEEE International Parallel and Distributed Processing Symposium (IPDPS)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=7161599&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D7161599",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-obfuscator-llvm-software-protection-for-the-masses",
      "source": "llvm-org-pubs",
      "title": "Obfuscator-LLVM - Software Protection for the Masses",
      "authors": [
        {
          "name": "Pascal Junod",
          "affiliation": ""
        },
        {
          "name": "Julien Rinaldini",
          "affiliation": ""
        },
        {
          "name": "Johan Wehrli",
          "affiliation": ""
        },
        {
          "name": "Julie Michielin",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proceedings of the First International Workshop on Software Protection (SPRO 2015)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://crypto.junod.info/spro15.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-memorysanitizer-fast-detector-of-uninitialized-memory-use-in-c",
      "source": "llvm-org-pubs",
      "title": "MemorySanitizer: fast detector of uninitialized memory use in C++",
      "authors": [
        {
          "name": "Evgeniy Stepanov",
          "affiliation": ""
        },
        {
          "name": "Konstantin Serebryany",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proceedings of the 2015 IEEE/ACM International Symposium on Code Generation and Optimization (CGO)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://research.google.com/pubs/pub43308.html",
      "sourceUrl": "",
      "tags": [
        "C++"
      ]
    },
    {
      "id": "pubs-2015-laminarir-compile-time-queues-for-structured-streams",
      "source": "llvm-org-pubs",
      "title": "LaminarIR: Compile-Time Queues for Structured Streams",
      "authors": [
        {
          "name": "Yousun Ko",
          "affiliation": ""
        },
        {
          "name": "Bernd Burgstaller",
          "affiliation": ""
        },
        {
          "name": "Bernhard Scholz",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2015)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2737994",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-flowtables-program-skeletal-inversion-for-defeat-of-interprocedural-analysis-with-unique-metamorphism",
      "source": "llvm-org-pubs",
      "title": "Flowtables: Program Skeletal Inversion for Defeat of Interprocedural Analysis with Unique Metamorphism",
      "authors": [
        {
          "name": "Luke Jones",
          "affiliation": ""
        },
        {
          "name": "Ryan Whelan",
          "affiliation": ""
        },
        {
          "name": "Jeremy Blackthorne",
          "affiliation": ""
        },
        {
          "name": "Graham Baker",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proceedings of the Fifth Program Protection and Reverse Engineering Workshop (PPREW-5)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2843863",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-fast-and-precise-symbolic-analysis-of-concurrency-bugs-in-device-drivers",
      "source": "llvm-org-pubs",
      "title": "Fast and Precise Symbolic Analysis of Concurrency Bugs in Device Drivers",
      "authors": [
        {
          "name": "Pantazis Deligiannis",
          "affiliation": ""
        },
        {
          "name": "Alastair F. Donaldson",
          "affiliation": ""
        },
        {
          "name": "Zvonimir Rakamaric",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proceedings of the Thirtieth IEEE/ACM International Conference on Automated Software Engineering (ASE 2015)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://soarlab.org/publications/ase2015-ddr.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-contech-efficiently-generating-dynamic-task-graphs-for-arbitrary-parallel-programs",
      "source": "llvm-org-pubs",
      "title": "Contech: Efficiently Generating Dynamic Task Graphs for Arbitrary Parallel Programs",
      "authors": [
        {
          "name": "Brian P. Railing",
          "affiliation": ""
        },
        {
          "name": "Eric R. Hein",
          "affiliation": ""
        },
        {
          "name": "Thomas M. Conte",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "ACM Transactions on Architecture and Code Optimization",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://tinker.cc.gatech.edu/pdfs/a25-railing.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-concurrency-debugging-with-differential-schedule-projections",
      "source": "llvm-org-pubs",
      "title": "Concurrency Debugging with Differential Schedule Projections",
      "authors": [
        {
          "name": "Nuno Machado",
          "affiliation": ""
        },
        {
          "name": "Brandon Lucia",
          "affiliation": ""
        },
        {
          "name": "Luí",
          "affiliation": ""
        },
        {
          "name": "s Rodrigues",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proc. of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2015)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://gsd.inesc-id.pt/~nmachado/papers/pldi15-nmachado.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-compiler-instrumented-dynamic-secret-redaction-of-legacy-processes-for-attacker-deception",
      "source": "llvm-org-pubs",
      "title": "Compiler-instrumented, Dynamic Secret-Redaction of Legacy Processes for Attacker Deception",
      "authors": [
        {
          "name": "Frederico Araujo",
          "affiliation": ""
        },
        {
          "name": "Kevin W. Hamlen",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proceedings of the 24th USENIX Security Symposium",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://www.usenix.org/system/files/conference/usenixsecurity15/sec15-paper-araujo.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-cere-llvm-based-codelet-extractor-and-replayer-for-piecewise-benchmarking-and-optimization",
      "source": "llvm-org-pubs",
      "title": "CERE: LLVM Based Codelet Extractor and REplayer for Piecewise Benchmarking and Optimization",
      "authors": [
        {
          "name": "Pablo De Oliveira Castro",
          "affiliation": ""
        },
        {
          "name": "Chadi Akel",
          "affiliation": ""
        },
        {
          "name": "Eric Petit",
          "affiliation": ""
        },
        {
          "name": "Mihail Popov",
          "affiliation": ""
        },
        {
          "name": "William Jalby",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "ACM Transactions on Architecture and Code Optimization (TACO)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2724717",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2015-beyond-the-pdp-11-architectural-support-for-a-memory-safe-c-abstract-machine",
      "source": "llvm-org-pubs",
      "title": "Beyond the PDP-11: Architectural Support for a Memory-Safe C Abstract Machine",
      "authors": [
        {
          "name": "David Chisnall",
          "affiliation": ""
        },
        {
          "name": "Colin Rothwell",
          "affiliation": ""
        },
        {
          "name": "Robert N. M. Watson",
          "affiliation": ""
        },
        {
          "name": "Jonathan Woodruff",
          "affiliation": ""
        },
        {
          "name": "Munraj Vadera",
          "affiliation": ""
        },
        {
          "name": "Simon W. Moore",
          "affiliation": ""
        },
        {
          "name": "Michael Roe",
          "affiliation": ""
        },
        {
          "name": "Brooks Davis",
          "affiliation": ""
        },
        {
          "name": "Peter G. Neumann",
          "affiliation": ""
        }
      ],
      "year": "2015",
      "venue": "Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2015)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cl.cam.ac.uk/~dc552/papers/asplos15-memory-safe-c.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-pocl-a-performance-portable-opencl-implementation",
      "source": "llvm-org-pubs",
      "title": "pocl: A Performance-Portable OpenCL Implementation",
      "authors": [
        {
          "name": "Pekka Jä",
          "affiliation": ""
        },
        {
          "name": "ä",
          "affiliation": ""
        },
        {
          "name": "skelä",
          "affiliation": ""
        },
        {
          "name": "inen",
          "affiliation": ""
        },
        {
          "name": "Carlos Sá",
          "affiliation": ""
        },
        {
          "name": "nchez de La Lama",
          "affiliation": ""
        },
        {
          "name": "Erik Schnetter",
          "affiliation": ""
        },
        {
          "name": "Kalle Raiskila",
          "affiliation": ""
        },
        {
          "name": "Jarmo Takala",
          "affiliation": ""
        },
        {
          "name": "Heikki Berg",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "International Journal of Parallel Programming (IJPP)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://link.springer.com/article/10.1007/s10766-014-0320-y",
      "sourceUrl": "",
      "tags": [
        "OpenCL",
        "Performance"
      ]
    },
    {
      "id": "pubs-2014-watchdoglite-hardware-accelerated-compiler-based-pointer-checking",
      "source": "llvm-org-pubs",
      "title": "WatchdogLite: Hardware-Accelerated Compiler-Based Pointer Checking",
      "authors": [
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        },
        {
          "name": "Milo M.K. Martin",
          "affiliation": ""
        },
        {
          "name": "Steve Zdancewic",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the 2014 International Symposium on Code Generation and Optimization (CGO 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.rutgers.edu/~santosh.nagarakatte/papers/cgo2014-final.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-virtual-ghost-protecting-applications-from-hostile-operating-systems",
      "source": "llvm-org-pubs",
      "title": "Virtual Ghost: Protecting Applications from Hostile Operating Systems",
      "authors": [
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Nathan Dautenhahn",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Nineteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://sva.cs.illinois.edu/pubs/VirtualGhost-ASPLOS-2014.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-vector-operation-support-for-transport-triggered-architectures",
      "source": "llvm-org-pubs",
      "title": "Vector Operation Support for Transport Triggered Architectures",
      "authors": [
        {
          "name": "Mikko Jä",
          "affiliation": ""
        },
        {
          "name": "rvelä",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Master's Thesis | Tampere University of Technology",
      "type": "thesis",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://dspace.cc.tut.fi/dpub/handle/123456789/22234",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-secure-virtual-architecture-security-for-commodity-software-systems",
      "source": "llvm-org-pubs",
      "title": "Secure Virtual Architecture: Security for Commodity Software Systems",
      "authors": [
        {
          "name": "John Criswell",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Ph.D. Dissertation, University of Illinois at Urbana-Champaign | Received the 2015 David J. Kuck Outstanding Ph.D. Thesis Award, the Honorable Mention for the 2014 ACM SIGOPS Dennis M. Ritchie Doctoral Dissertation Award, and an Honorable Mention for the 2014 ACM Doctoral Dissertation Award",
      "type": "thesis",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://hdl.handle.net/2142/50547",
      "sourceUrl": "",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2014-safe-and-automatic-live-update",
      "source": "llvm-org-pubs",
      "title": "Safe and Automatic Live Update",
      "authors": [
        {
          "name": "Cristiano Giuffrida",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Ph.D. Dissertation, Vrije University Amsterdam, The Netherlands | Received the 2015 EuroSys Roger Needham Award and the 2015 ACM SIGOPS Dennis M. Ritchie Doctoral Dissertation Award",
      "type": "thesis",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.vu.nl/~giuffrida/papers/phdthesis.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-smack-decoupling-source-language-details-from-verifier-implementations",
      "source": "llvm-org-pubs",
      "title": "SMACK: Decoupling Source Language Details from Verifier Implementations",
      "authors": [
        {
          "name": "Zvonimir Rakamaric",
          "affiliation": ""
        },
        {
          "name": "Michael Emmi",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Twenty Sixth International Conference on Computer Aided Verification (CAV 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://soarlab.org/2014/05/smack-decoupling-source-language-details-from-verifier-implementations",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-proving-termination-and-memory-safety-for-programs-with-pointer-arithmetic",
      "source": "llvm-org-pubs",
      "title": "Proving Termination and Memory Safety for Programs with Pointer Arithmetic",
      "authors": [
        {
          "name": "Thomas Strö",
          "affiliation": ""
        },
        {
          "name": "der",
          "affiliation": ""
        },
        {
          "name": "Jü",
          "affiliation": ""
        },
        {
          "name": "rgen Giesl",
          "affiliation": ""
        },
        {
          "name": "Marc Brockschmidt",
          "affiliation": ""
        },
        {
          "name": "Florian Frohn",
          "affiliation": ""
        },
        {
          "name": "Carsten Fuhs",
          "affiliation": ""
        },
        {
          "name": "Jera Hensel",
          "affiliation": ""
        },
        {
          "name": "Peter Schneider-Kamp",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Seventh International Joint Conference on Automated Reasoning (IJCAR 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://verify.rwth-aachen.de/giesl/papers/IJCAR14-LLVM.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-practical-symbolic-checking-of-gpu-programs",
      "source": "llvm-org-pubs",
      "title": "Practical Symbolic Checking of GPU Programs",
      "authors": [
        {
          "name": "Peng Li",
          "affiliation": ""
        },
        {
          "name": "Guodong Li",
          "affiliation": ""
        },
        {
          "name": "Ganesh Gopalakrishnan",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Supercomputing",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://formalverification.cs.utah.edu/papers/SC14-GKLEE-SESA.pdf",
      "sourceUrl": "",
      "tags": [
        "GPU"
      ]
    },
    {
      "id": "pubs-2014-parashares-finding-the-important-basic-blocks-in-multithreaded-programs",
      "source": "llvm-org-pubs",
      "title": "ParaShares: Finding the Important Basic Blocks in Multithreaded Programs",
      "authors": [
        {
          "name": "Melanie Kambadur",
          "affiliation": ""
        },
        {
          "name": "Kui Tang",
          "affiliation": ""
        },
        {
          "name": "Martha Kim",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "International Conference on Parallel Processing (Euro-Par)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://arcade.cs.columbia.edu/parashares-europar14.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-lorain-a-step-closer-to-the-pdes-holy-grail",
      "source": "llvm-org-pubs",
      "title": "LORAIN: A Step Closer to the PDES 'Holy Grail'",
      "authors": [
        {
          "name": "Justin M. LaPre",
          "affiliation": ""
        },
        {
          "name": "Elsa J. Gonsiorowski",
          "affiliation": ""
        },
        {
          "name": "Christopher D. Carothers",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Second ACM SIGSIM/PADS Conference on Principles of Advanced Discrete Simulation (SIGSIM-PADS 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2601397",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-kcofi-complete-control-flow-integrity-for-commodity-operating-system-kernels",
      "source": "llvm-org-pubs",
      "title": "KCoFI: Complete Control-Flow Integrity for Commodity Operating System Kernels",
      "authors": [
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Nathan Dautenhahn",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Thirty Fifth IEEE Symposium on Security and Privacy (Oakland 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://sva.cs.illinois.edu/pubs/KCoFI-Oakland-2014.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-i-o-optimisation-and-elimination-via-partial-evaluation",
      "source": "llvm-org-pubs",
      "title": "I/O Optimisation and elimination via partial evaluation",
      "authors": [
        {
          "name": "Christopher S.F. Smowton",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Technical Report UCAM-CL-TR-865, University of Cambridge",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://128.232.0.20/techreports/UCAM-CL-TR-865.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-hilti-an-abstract-execution-environment-for-deep-stateful-network-traffic-analysis",
      "source": "llvm-org-pubs",
      "title": "HILTI: An Abstract Execution Environment for Deep, Stateful Network Traffic Analysis",
      "authors": [
        {
          "name": "Robin Sommer",
          "affiliation": ""
        },
        {
          "name": "Matthias Vallentin",
          "affiliation": ""
        },
        {
          "name": "Lorenzo De Carli",
          "affiliation": ""
        },
        {
          "name": "Vern Paxson",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the ACM SIGCOMM Internet Measurement Conference",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.icir.org/robin/papers/imc14-hilti.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-grover-looking-for-performance-improvement-by-disabling-local-memory-usage-in-opencl-kernels",
      "source": "llvm-org-pubs",
      "title": "Grover: Looking for Performance Improvement by Disabling Local Memory Usage in OpenCL Kernels",
      "authors": [
        {
          "name": "Jianbin Fang",
          "affiliation": ""
        },
        {
          "name": "Henk Sips",
          "affiliation": ""
        },
        {
          "name": "Pekka Jä",
          "affiliation": ""
        },
        {
          "name": "ä",
          "affiliation": ""
        },
        {
          "name": "skelä",
          "affiliation": ""
        },
        {
          "name": "inen",
          "affiliation": ""
        },
        {
          "name": "Ana Lucia Varbanescu",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the 43rd International Conference on Parallel Processing (ICPP-2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.pds.ewi.tudelft.nl/fileadmin/pds/homepages/fang/papers/icpp2k14a214.pdf",
      "sourceUrl": "",
      "tags": [
        "OpenCL",
        "Performance"
      ]
    },
    {
      "id": "pubs-2014-experimental-evaluation-of-various-register-pressure-reduction-heuristics",
      "source": "llvm-org-pubs",
      "title": "Experimental Evaluation of Various Register Pressure Reduction Heuristics",
      "authors": [
        {
          "name": "Ghassan Shobaki",
          "affiliation": ""
        },
        {
          "name": "Laith Sakka",
          "affiliation": ""
        },
        {
          "name": "Najm Eldeen Abu-Rmaileh",
          "affiliation": ""
        },
        {
          "name": "Hasan Al-Hamash",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Software: Practice and Experience",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dx.doi.org/10.1002/spe.2297",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-dbill-an-efficient-and-retargetable-dynamic-binary-instrumentation-framework-using-llvm-backend",
      "source": "llvm-org-pubs",
      "title": "DBILL: An Efficient and Retargetable Dynamic Binary Instrumentation Framework Using LLVM Backend",
      "authors": [
        {
          "name": "Yi-Hong Lyu",
          "affiliation": ""
        },
        {
          "name": "Ding-Yong Hong",
          "affiliation": ""
        },
        {
          "name": "Tai-Yi Wu",
          "affiliation": ""
        },
        {
          "name": "Jan-Jan Wu",
          "affiliation": ""
        },
        {
          "name": "Wei-Chung Hsu",
          "affiliation": ""
        },
        {
          "name": "Pangfeng Liu",
          "affiliation": ""
        },
        {
          "name": "Pen-Chung Yew",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Tenth ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments (VEE 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2576213&dl=ACM&coll=DL&CFID=513590721&CFTOKEN=44228041",
      "sourceUrl": "",
      "tags": [
        "Backend"
      ]
    },
    {
      "id": "pubs-2014-compiler-driven-automatic-kernel-context-migration-for-heterogeneous-computing",
      "source": "llvm-org-pubs",
      "title": "Compiler Driven Automatic Kernel Context Migration for Heterogeneous Computing",
      "authors": [
        {
          "name": "R. Gad",
          "affiliation": ""
        },
        {
          "name": "T. Suss",
          "affiliation": ""
        },
        {
          "name": "A. Brinkmann",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the IEEE Thirty Fourth International Conference on Distributed Computing Systems (ICDCS)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6888915&punumber%3D6888815%26filter%3DAND%28p_IS_Number%3A6888866%29%26pageNumber%3D2",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-code-pointer-integrity",
      "source": "llvm-org-pubs",
      "title": "Code-Pointer Integrity",
      "authors": [
        {
          "name": "Volodymyr Kuznetsov",
          "affiliation": ""
        },
        {
          "name": "Lá",
          "affiliation": ""
        },
        {
          "name": "szló",
          "affiliation": ""
        },
        {
          "name": "Szekeres",
          "affiliation": ""
        },
        {
          "name": "Mathias Payer",
          "affiliation": ""
        },
        {
          "name": "George Candea",
          "affiliation": ""
        },
        {
          "name": "R. Sekar",
          "affiliation": ""
        },
        {
          "name": "Dawn Song",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Eleventh USENIX Symposium on Operating Systems Design and Implementation (OSDI 2014)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://www.usenix.org/system/files/conference/osdi14/osdi14-paper-kuznetsov.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2014-ai-a-lightweight-system-for-tolerating-concurrency-bugs",
      "source": "llvm-org-pubs",
      "title": "AI: A Lightweight System for Tolerating Concurrency Bugs",
      "authors": [
        {
          "name": "Mingxing Zhang",
          "affiliation": ""
        },
        {
          "name": "Yongwei Wu",
          "affiliation": ""
        },
        {
          "name": "Shan Lu",
          "affiliation": ""
        },
        {
          "name": "Shanxiang Qi",
          "affiliation": ""
        },
        {
          "name": "Jinglei Ren",
          "affiliation": ""
        },
        {
          "name": "Weimin Zheng",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Twenty Second ACM SIGSOFT International Symposium on Foundations of Software Engineering | Received an ACM SIGSOFT Distinguished Paper Award",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://james0zan.github.io/resource/fse14_zhang.pdf",
      "sourceUrl": "",
      "tags": [
        "AI"
      ]
    },
    {
      "id": "pubs-2014-a-formula-based-approach-for-automatic-fault-localization-of-imperative-programs",
      "source": "llvm-org-pubs",
      "title": "A Formula-Based Approach for Automatic Fault Localization of Imperative Programs",
      "authors": [
        {
          "name": "Si-Mohamed Lamraoui",
          "affiliation": ""
        },
        {
          "name": "Shin Nakajima",
          "affiliation": ""
        }
      ],
      "year": "2014",
      "venue": "Proceedings of the Sixteenth International Conference on Formal Engineering Methods (ICFEM '14)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dx.doi.org/10.1007/978-3-319-11737-9_17",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-verifying-systems-rules-using-rule-directed-symbolic-execution",
      "source": "llvm-org-pubs",
      "title": "Verifying Systems Rules Using Rule-Directed Symbolic Execution",
      "authors": [
        {
          "name": "Heming Cui",
          "affiliation": ""
        },
        {
          "name": "Gang Hu",
          "affiliation": ""
        },
        {
          "name": "Jingyue Wu",
          "affiliation": ""
        },
        {
          "name": "Junfeng Yang",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451152&CFID=194387348&CFTOKEN=71893868",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-using-likely-invariants-for-automated-software-fault-localization",
      "source": "llvm-org-pubs",
      "title": "Using Likely Invariants for Automated Software Fault Localization",
      "authors": [
        {
          "name": "Swarup Kumar Sahoo",
          "affiliation": ""
        },
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Chase Geigle",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451131",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-strato-a-retargetable-framework-for-low-level-inlined-reference-monitors",
      "source": "llvm-org-pubs",
      "title": "Strato: A Retargetable Framework for Low-level Inlined-reference Monitors",
      "authors": [
        {
          "name": "Bin Zeng",
          "affiliation": ""
        },
        {
          "name": "Gang Tan",
          "affiliation": ""
        },
        {
          "name": "Ulfar Erlingsson",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Twenty Second Usenix Security Symposium",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cse.lehigh.edu/~gtan/paper/strato.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-safe-and-automatic-live-update-for-operating-systems",
      "source": "llvm-org-pubs",
      "title": "Safe and Automatic Live Update for Operating Systems",
      "authors": [
        {
          "name": "Cristiano Giuffrida",
          "affiliation": ""
        },
        {
          "name": "Anton Kuijsten",
          "affiliation": ""
        },
        {
          "name": "Andrew S. Tanenbaum",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451147",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-stabilizer-statistically-sound-performance-evaluation",
      "source": "llvm-org-pubs",
      "title": "STABILIZER: Statistically Sound Performance Evaluation",
      "authors": [
        {
          "name": "Charlie Curtsinger",
          "affiliation": ""
        },
        {
          "name": "Emery D. Berger",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451141&CFID=194387348&CFTOKEN=71893868",
      "sourceUrl": "",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2013-profile-guided-automated-software-diversity",
      "source": "llvm-org-pubs",
      "title": "Profile-guided Automated Software Diversity",
      "authors": [
        {
          "name": "Andrei Homescu",
          "affiliation": ""
        },
        {
          "name": "Steven Neisius",
          "affiliation": ""
        },
        {
          "name": "Per Larsen",
          "affiliation": ""
        },
        {
          "name": "Stefan Brunthaler",
          "affiliation": ""
        },
        {
          "name": "Michael Franz",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the 2013 International Symposium on Code Generation and Optimization (CGO 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.ics.uci.edu/~ahomescu/multicompiler_cgo13.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-preallocation-instruction-scheduling-with-register-pressure-minimization-using-a-combinatorial-optimization-approach",
      "source": "llvm-org-pubs",
      "title": "Preallocation Instruction Scheduling with Register Pressure Minimization Using a Combinatorial Optimization Approach",
      "authors": [
        {
          "name": "Ghassan Shobaki",
          "affiliation": ""
        },
        {
          "name": "Maxim Shawabkeh",
          "affiliation": ""
        },
        {
          "name": "Najm Abu-Rmaileh",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "ACM Transactions on Architecture and Code Optimization (TACO)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dx.doi.org/10.1145/2512432",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-practical-automatic-loop-specialization",
      "source": "llvm-org-pubs",
      "title": "Practical Automatic Loop Specialization",
      "authors": [
        {
          "name": "Taewook Oh",
          "affiliation": ""
        },
        {
          "name": "Hanjun Kim",
          "affiliation": ""
        },
        {
          "name": "Nick P. Johnson",
          "affiliation": ""
        },
        {
          "name": "Jae W. Lee",
          "affiliation": ""
        },
        {
          "name": "David I. August",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451161&CFID=194387348&CFTOKEN=71893868",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-parallelizing-data-race-detection",
      "source": "llvm-org-pubs",
      "title": "Parallelizing Data Race Detection",
      "authors": [
        {
          "name": "Benjamin Wester",
          "affiliation": ""
        },
        {
          "name": "David Devecsery",
          "affiliation": ""
        },
        {
          "name": "Peter M. Chen",
          "affiliation": ""
        },
        {
          "name": "Jason Flinn",
          "affiliation": ""
        },
        {
          "name": "Satish Narayanasamy",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451120&CFID=194387348&CFTOKEN=71893868",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-llvmvf-a-generic-approach-for-verification-of-multicore-software",
      "source": "llvm-org-pubs",
      "title": "LLVMVF: A Generic Approach for Verification of Multicore Software",
      "authors": [
        {
          "name": "Marcelo Sousa",
          "affiliation": ""
        },
        {
          "name": "Alper Sen",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Journal of Electronic Testing: Theory and Applications",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://rd.springer.com/article/10.1007/s10836-013-5405-9",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-formal-verification-of-ssa-optimizations-for-llvm",
      "source": "llvm-org-pubs",
      "title": "Formal Verification of SSA Optimizations for LLVM",
      "authors": [
        {
          "name": "Jianzhou Zhao",
          "affiliation": ""
        },
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        },
        {
          "name": "Milo M K Martin",
          "affiliation": ""
        },
        {
          "name": "Steve Zdancewic",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Thirty Fourth ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.rutgers.edu/~santosh.nagarakatte/pldi2013.pdf",
      "sourceUrl": "",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2013-fie-on-firmware-finding-vulnerabilities-in-embedded-systems-using-symbolic-execution",
      "source": "llvm-org-pubs",
      "title": "FIE on Firmware: Finding Vulnerabilities in Embedded Systems Using Symbolic Execution",
      "authors": [
        {
          "name": "Drew Davidson",
          "affiliation": ""
        },
        {
          "name": "Benjamin Moench",
          "affiliation": ""
        },
        {
          "name": "Somesh Jha",
          "affiliation": ""
        },
        {
          "name": "Thomas Ristenpart",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Twenty Second Usenix Security Symposium",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://0b4af6cdc2f0c5998459-c0245c5c937c5dedcca3f1764ecc9b2f.r43.cf2.rackcdn.com/12341-sec13-paper_davidson.pdf",
      "sourceUrl": "",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2013-dowsing-for-overflows-a-guided-fuzzer-to-find-buffer-boundary-violations",
      "source": "llvm-org-pubs",
      "title": "Dowsing for Overflows: A Guided Fuzzer to Find Buffer Boundary Violations",
      "authors": [
        {
          "name": "Istvan Haller",
          "affiliation": ""
        },
        {
          "name": "Asia Slowinska",
          "affiliation": ""
        },
        {
          "name": "Matthias Neugschwandtner",
          "affiliation": ""
        },
        {
          "name": "Herbert Bos",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Twenty Second Usenix Security Symposium",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://0b4af6cdc2f0c5998459-c0245c5c937c5dedcca3f1764ecc9b2f.r43.cf2.rackcdn.com/12295-sec13-paper_haller.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-declarative-temporal-and-practical-programming-with-capabilities",
      "source": "llvm-org-pubs",
      "title": "Declarative, Temporal, and Practical Programming with Capabilities",
      "authors": [
        {
          "name": "William R. Harris",
          "affiliation": ""
        },
        {
          "name": "Somesh Jha",
          "affiliation": ""
        },
        {
          "name": "Thomas Reps",
          "affiliation": ""
        },
        {
          "name": "Jonathan Anderson",
          "affiliation": ""
        },
        {
          "name": "Robert N. M. Watson",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Thirty Fourth IEEE Symposium on Security and Privacy (Oakland 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201305-temporal-practical-capabilities.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-dealiaser-alias-speculation-using-atomic-region-support",
      "source": "llvm-org-pubs",
      "title": "DeAliaser: Alias Speculation using Atomic Region Support",
      "authors": [
        {
          "name": "Wonsun Ahn",
          "affiliation": ""
        },
        {
          "name": "Yuelu Duan",
          "affiliation": ""
        },
        {
          "name": "Josep Torrellas",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451136&CFID=194387348&CFTOKEN=71893868",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-cooperative-empirical-failure-avoidance-for-multithreaded-programs",
      "source": "llvm-org-pubs",
      "title": "Cooperative Empirical Failure Avoidance for Multithreaded Programs",
      "authors": [
        {
          "name": "Brandon Lucia",
          "affiliation": ""
        },
        {
          "name": "Luis Ceze",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451121&CFID=194387348&CFTOKEN=71893868",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-conair-featherweight-concurrency-bug-recovery-via-single-threaded-idempotent-execution",
      "source": "llvm-org-pubs",
      "title": "ConAir: Featherweight Concurrency Bug Recovery via Single-Threaded Idempotent Execution",
      "authors": [
        {
          "name": "Wei Zhang",
          "affiliation": ""
        },
        {
          "name": "Marc de Kruijf",
          "affiliation": ""
        },
        {
          "name": "Ang Li",
          "affiliation": ""
        },
        {
          "name": "Shan Lu",
          "affiliation": ""
        },
        {
          "name": "Karthikeyan Sankaralingam",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2451129&CFID=194387348&CFTOKEN=71893868",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-architecture-independent-dynamic-information-flow-tracking",
      "source": "llvm-org-pubs",
      "title": "Architecture-Independent Dynamic Information Flow Tracking",
      "authors": [
        {
          "name": "Ryan Whelan",
          "affiliation": ""
        },
        {
          "name": "Tim Leek",
          "affiliation": ""
        },
        {
          "name": "David Kaeli",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the 22nd International Conference on Compiler Construction (CC '13)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://link.springer.com/chapter/10.1007/978-3-642-37051-9_8",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-a-compiler-level-intermediate-representation-based-binary-analysis-and-rewriting-system",
      "source": "llvm-org-pubs",
      "title": "A Compiler-Level Intermediate Representation Based Binary Analysis and Rewriting System",
      "authors": [
        {
          "name": "Kapil Anand",
          "affiliation": ""
        },
        {
          "name": "Matthew Smithson",
          "affiliation": ""
        },
        {
          "name": "Khaled Elwazeer",
          "affiliation": ""
        },
        {
          "name": "Aparna Kotha",
          "affiliation": ""
        },
        {
          "name": "Jim Gruen",
          "affiliation": ""
        },
        {
          "name": "Nathan Giles",
          "affiliation": ""
        },
        {
          "name": "Rajeev Barua",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Eighth ACM European Conference on Computer Systems (Eurosys 2013)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2465380",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2013-overify-optimizing-programs-for-fast-verification",
      "source": "llvm-org-pubs",
      "title": "-Overify: Optimizing Programs for Fast Verification",
      "authors": [
        {
          "name": "Jonas Wagner",
          "affiliation": ""
        },
        {
          "name": "Volodymyr Kuznetsov",
          "affiliation": ""
        },
        {
          "name": "George Candea",
          "affiliation": ""
        }
      ],
      "year": "2013",
      "venue": "Proceedings of the Fourteenth Workshop on Hot Topics in Operating Systems (HotOS XIV)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://infoscience.epfl.ch/record/186012?ln=en",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-ispc-a-spmd-compiler-for-high-performance-cpu-programming",
      "source": "llvm-org-pubs",
      "title": "ispc: A SPMD Compiler for High-Performance CPU Programming",
      "authors": [
        {
          "name": "Matt Pharr",
          "affiliation": ""
        },
        {
          "name": "William R. Mark",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Innovative Parallel Computing (InPar)",
      "type": "research-paper",
      "abstract": "SIMD parallelism has become an increasingly important mechanism for delivering performance in modern CPUs, due its power efficiency and relatively low cost in die area compared to other forms of parallelism. Unfortunately, languages and compilers for CPUs have not kept up with the hardware's capabilities. Existing CPU parallel programming models focus primarily on multi-core parallelism, neglecting the substantial computational capabilities that are available in CPU SIMD vector units. GPU-oriented languages like OpenCL support SIMD but lack capabilities needed to achieve maximum efficiency on CPUs and suffer from GPU-driven constraints that impair ease of use on CPUs. We have developed a compiler, the Intel SPMD Program Compiler (ispc), that delivers very high performance on CPUs thanks to effective use of both multiple processor cores and SIMD vector units. ispc draws from GPU programming languages, which have shown that for many applications the easiest way to program SIMD units is to use a single-program, multiple-data (SPMD) model, with each instance of the program mapped to one SIMD lane. We discuss language features that make ispc easy to adopt and use productively with existing software systems and show that ispc delivers up to 35x speedups on a 4-core system and up to 240x speedups on a 40-core system for complex workloads (compared to serial C++ code).",
      "paperUrl": "http://cloud.github.com/downloads/ispc/ispc/ispc_inpar_2012.pdf",
      "sourceUrl": "https://llvm.org/pubs/2012-05-13-InPar-ispc.html",
      "tags": [
        "C++",
        "GPU",
        "OpenCL",
        "Performance",
        "Programming Languages"
      ]
    },
    {
      "id": "pubs-2012-understanding-integer-overflow-in-c-c",
      "source": "llvm-org-pubs",
      "title": "Understanding Integer Overflow in C/C++",
      "authors": [
        {
          "name": "Will Dietz",
          "affiliation": ""
        },
        {
          "name": "Peng Li",
          "affiliation": ""
        },
        {
          "name": "John Regehr",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Proc. of the 2012 International Conference on Software Engineering (ICSE'12) | Received an ACM SIGSOFT Distinguished Paper Award",
      "type": "research-paper",
      "abstract": "Integer overflow bugs in C and C++ programs are difficult to track down and may lead to fatal errors or exploitable vulnerabilities. Although a number of tools for finding these bugs exist, the situation is complicated because not all overflows are bugs. Better tools need to be constructed—but a thorough understanding of the issues behind these errors does not yet exist. We developed IOC, a dynamic checking tool for integer overflows, and used it to conduct the first detailed empirical study of the prevalence and patterns of occurrence of integer overflows in C and C++ code. Our results show that intentional uses of wraparound behaviors are more common than is widely believed; for example, there are over 200 distinct locations in the SPEC CINT2000 benchmarks where overflow occurs. Although many overflows are intentional, a large number of accidental overflows also occur. Orthogonal to programmers' intent, overflows are found in both well-defined and undefined flavors. Applications executing undefined operations can be, and have been, broken by improvements in compiler optimizations. Looking beyond SPEC, we found and reported undefined integer overflows in SQLite, PostgreSQL, SafeInt, GNU MPC and GMP, Firefox, GCC, LLVM, Python, BIND, and OpenSSL; many of these have since been fixed. Our results show that integer overflow issues in C and C++ are subtle and complex, that they are common even in mature, widely used programs, and that they are widely misunderstood by developers.",
      "paperUrl": "http://www.cs.utah.edu/~regehr/papers/overflow12.pdf",
      "sourceUrl": "https://llvm.org/pubs/2012-06-08-ICSE-UnderstandingIntegerOverflow.html",
      "tags": [
        "C++",
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2012-the-click2netfpga-toolchain",
      "source": "llvm-org-pubs",
      "title": "The Click2NetFPGA toolchain",
      "authors": [
        {
          "name": "Teemu Rinta-Aho",
          "affiliation": ""
        },
        {
          "name": "Mika Karlstedt",
          "affiliation": ""
        },
        {
          "name": "Madhav P. Desai",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Proceedings of the 2012 USENIX Annual Technical Conference | Boston, MA",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://dl.acm.org/citation.cfm?id=2342821.2342828",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-sound-and-precise-analysis-of-parallel-programs-through-schedule-specialization",
      "source": "llvm-org-pubs",
      "title": "Sound and Precise Analysis of Parallel Programs through Schedule Specialization",
      "authors": [
        {
          "name": "Jingyue Wu",
          "affiliation": ""
        },
        {
          "name": "Yang Tang",
          "affiliation": ""
        },
        {
          "name": "Gang Hu",
          "affiliation": ""
        },
        {
          "name": "Heming Cui",
          "affiliation": ""
        },
        {
          "name": "Junfeng Yang",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://systems.cs.columbia.edu/archive/pub/2012/06/sound-and-precise-analysis-of-parallel-programs-through-schedule-specialization/",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-safe-and-automated-state-transfer-for-secure-and-reliable-live-update",
      "source": "llvm-org-pubs",
      "title": "Safe and Automated State Transfer for Secure and Reliable Live Update",
      "authors": [
        {
          "name": "Cristiano Giuffrida",
          "affiliation": ""
        },
        {
          "name": "Andrew S. Tanenbaum",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Proc. of the Fourth International Workshop on Hot Topics in Software Upgrades (HotSWUp '12)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.vu.nl/~giuffrida/papers/hotswup-2012.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-harmony-collection-and-analysis-of-parallel-block-vectors",
      "source": "llvm-org-pubs",
      "title": "Harmony: Collection and Analysis of Parallel Block Vectors",
      "authors": [
        {
          "name": "Melanie Kambadur",
          "affiliation": ""
        },
        {
          "name": "Kui Tang",
          "affiliation": ""
        },
        {
          "name": "Martha Kim",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Proceedings of the International Symposium on Computer Architecture (ISCA '12) | Top Picks in Computer Architecture Selection",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://arcade.cs.columbia.edu/harmony-isca12.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-generation-of-tlm-testbenches-using-mutation-testing",
      "source": "llvm-org-pubs",
      "title": "Generation of TLM Testbenches Using Mutation Testing",
      "authors": [
        {
          "name": "Marcelo Sousa",
          "affiliation": ""
        },
        {
          "name": "Alper Sen",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis",
      "type": "thesis",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dl.acm.org/citation.cfm?id=2380498",
      "sourceUrl": "",
      "tags": [
        "Testing"
      ]
    },
    {
      "id": "pubs-2012-gklee-concolic-verification-and-test-generation-for-gpus",
      "source": "llvm-org-pubs",
      "title": "GKLEE: Concolic Verification and Test Generation for GPUs",
      "authors": [
        {
          "name": "Guodong Li",
          "affiliation": ""
        },
        {
          "name": "Peng Li",
          "affiliation": ""
        },
        {
          "name": "Geof Sawaya",
          "affiliation": ""
        },
        {
          "name": "Ganesh Gopalakrishnan",
          "affiliation": ""
        },
        {
          "name": "Indradeep Ghosh",
          "affiliation": ""
        },
        {
          "name": "Sreeranga P. Rajan",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Principles and Practices of Parallel Programming (PPoPP)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cs.utah.edu/fv/pdf/PPoPP12-GKLEE-Extended-Version.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-formalizing-the-llvm-intermediate-representation-for-verified-program-transformations",
      "source": "llvm-org-pubs",
      "title": "Formalizing the LLVM Intermediate Representation for Verified Program Transformations",
      "authors": [
        {
          "name": "Jianzhou Zhao",
          "affiliation": ""
        },
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        },
        {
          "name": "Milo M. K. Martin",
          "affiliation": ""
        },
        {
          "name": "Steve Zdancewic",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "SIGACT Symposium on Principles of Programming Languages (POPL)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.cis.upenn.edu/~stevez/papers/ZNMZ12.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-erllvm-an-llvm-backend-for-erlang",
      "source": "llvm-org-pubs",
      "title": "ErLLVM: An LLVM backend for Erlang",
      "authors": [
        {
          "name": "K. Sagonas",
          "affiliation": ""
        },
        {
          "name": "C. Stavrakakis",
          "affiliation": ""
        },
        {
          "name": "Y. Tsiouris",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "ACM SIGPLAN Erlang Workshop",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://erllvm.softlab.ntua.gr/files/erlang03-sagonas.pdf",
      "sourceUrl": "",
      "tags": [
        "Backend"
      ]
    },
    {
      "id": "pubs-2012-enhanced-operating-system-security-through-efficient-and-fine-grained-address-space-randomization",
      "source": "llvm-org-pubs",
      "title": "Enhanced Operating System Security Through Efficient and Fine-grained Address Space Randomization",
      "authors": [
        {
          "name": "Cristiano Giuffrida",
          "affiliation": ""
        },
        {
          "name": "Anton Kuijsten",
          "affiliation": ""
        },
        {
          "name": "Andrew S. Tanenbaum",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Twenty First Usenix Security Symposium",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://www.usenix.org/system/files/conference/usenixsecurity12/sec12-final181.pdf",
      "sourceUrl": "",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2012-addresssanitizer-a-fast-address-sanity-checker",
      "source": "llvm-org-pubs",
      "title": "AddressSanitizer: A Fast Address Sanity Checker",
      "authors": [
        {
          "name": "Konstantin Serebryany",
          "affiliation": ""
        },
        {
          "name": "Derek Bruening",
          "affiliation": ""
        },
        {
          "name": "Alexander Potapenko",
          "affiliation": ""
        },
        {
          "name": "Dmitry Vyukov",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Proc. of the 2012 USENIX Annual Technical Conference",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://www.usenix.org/conference/usenixfederatedconferencesweek/addresssanitizer-fast-address-sanity-checker",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-a-framework-for-formal-verification-of-concurrent-software",
      "source": "llvm-org-pubs",
      "title": "A Framework for Formal Verification of Concurrent Software",
      "authors": [
        {
          "name": "Marcelo Sousa",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "MSc Thesis",
      "type": "thesis",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://igitur-archive.library.uu.nl/student-theses/2012-0925-200740/UUindex.html",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2012-a-compiler-back-end-for-reconfigurable-mixed-isa-processors-with-clustered-register-files",
      "source": "llvm-org-pubs",
      "title": "A Compiler Back-End for Reconfigurable, Mixed-ISA Processors with Clustered Register Files",
      "authors": [
        {
          "name": "Stripf",
          "affiliation": ""
        },
        {
          "name": "T.",
          "affiliation": ""
        },
        {
          "name": "Koenig",
          "affiliation": ""
        },
        {
          "name": "R.",
          "affiliation": ""
        },
        {
          "name": "Rieder",
          "affiliation": ""
        },
        {
          "name": "P.",
          "affiliation": ""
        },
        {
          "name": "Becker",
          "affiliation": ""
        },
        {
          "name": "J.",
          "affiliation": ""
        }
      ],
      "year": "2012",
      "venue": "Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2012 IEEE 26th International",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6270679&isnumber=6270391",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-whole-function-vectorization",
      "source": "llvm-org-pubs",
      "title": "Whole-Function Vectorization",
      "authors": [
        {
          "name": "Ralf Karrenberg",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "International Symposium on Code Generation and Optimization (CGO)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1109/cgo.2011.5764682",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-s2e-a-platform-for-in-vivo-multi-path-analysis-of-software-systems",
      "source": "llvm-org-pubs",
      "title": "S2E: A Platform for In-Vivo Multi-Path Analysis of Software Systems",
      "authors": [
        {
          "name": "Vitaly Chipounov",
          "affiliation": ""
        },
        {
          "name": "Volodymyr Kuznetsov",
          "affiliation": ""
        },
        {
          "name": "George Candea",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2011)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dslab.epfl.ch/pubs/s2e.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-opencl-based-design-methodology-for-application-specific-processors",
      "source": "llvm-org-pubs",
      "title": "OpenCL-based Design Methodology for Application-Specific Processors",
      "authors": [
        {
          "name": "Pekka Jä",
          "affiliation": ""
        },
        {
          "name": "ä",
          "affiliation": ""
        },
        {
          "name": "skelä",
          "affiliation": ""
        },
        {
          "name": "inen",
          "affiliation": ""
        },
        {
          "name": "Carlos S. de La Lama",
          "affiliation": ""
        },
        {
          "name": "Pablo Huerta",
          "affiliation": ""
        },
        {
          "name": "Jarmo Takala",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Transactions on HiPEAC",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.hipeac.net/system/files?file=standaloneopencl.pdf",
      "sourceUrl": "",
      "tags": [
        "OpenCL"
      ]
    },
    {
      "id": "pubs-2011-on-the-theory-and-potential-of-lru-mru-collaborative-cache-management",
      "source": "llvm-org-pubs",
      "title": "On the Theory and Potential of LRU-MRU Collaborative Cache Management",
      "authors": [
        {
          "name": "Xiaoming Gu",
          "affiliation": ""
        },
        {
          "name": "Chen Ding",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "International Symposium on Memory Management (ISMM)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1145/1993478.1993485",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-llvm-and-clang-advancing-compiler-technology",
      "source": "llvm-org-pubs",
      "title": "LLVM and Clang: Advancing Compiler Technology",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Keynote Talk, FOSDEM 2011 : Free and Open Source Developers European Meeting | Brussels, Belgium",
      "type": "presentation-paper",
      "abstract": "This talk introduces LLVM, giving a brief sense for its library based design. It then dives into Clang to describe the end-user benefits of LLVM compiler technology, finally wrapping up with mentions of Clang Static Analyzer, LLDB, libc++ and the LLVM MC projects.",
      "paperUrl": "https://llvm.org/pubs/2011-02-FOSDEM-LLVMAndClang.pdf",
      "sourceUrl": "https://llvm.org/pubs/2011-02-FOSDEM-LLVMAndClang.html",
      "tags": [
        "Clang",
        "LLDB"
      ]
    },
    {
      "id": "pubs-2011-just-in-time-instruction-set-extension-feasibility-and-limitations-for-an-fpga-based-reconfigurable-asip-architecture",
      "source": "llvm-org-pubs",
      "title": "Just-in-time Instruction Set Extension - Feasibility and Limitations for an FPGA-based Reconfigurable ASIP Architecture",
      "authors": [
        {
          "name": "Mariusz Grad",
          "affiliation": ""
        },
        {
          "name": "Christian Plessl",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Reconfigurable Architectures Workshop (RAW 2011), Proceedings of the International Parallel and Distributed Processing Symposium | Anchorage, Alaska, USA.",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://homepages.uni-paderborn.de/mgrad/Mariusz_Grad_Homepage/Publications_files/grad11_raw_paper.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-flow-sensitive-pointer-analysis-for-millions-of-lines-of-code",
      "source": "llvm-org-pubs",
      "title": "Flow-Sensitive Pointer Analysis for Millions of Lines of Code",
      "authors": [
        {
          "name": "Ben Hardekopf",
          "affiliation": ""
        },
        {
          "name": "Calvin Lin",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "International Symposium on Code Generation and Optimization (CGO)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1109/cgo.2011.5764696",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-evaluating-value-graph-translation-validation-for-llvm",
      "source": "llvm-org-pubs",
      "title": "Evaluating Value-Graph Translation Validation for LLVM",
      "authors": [
        {
          "name": "Jean-Baptiste Tristan",
          "affiliation": ""
        },
        {
          "name": "Paul Govereau",
          "affiliation": ""
        },
        {
          "name": "Greg Morrisett",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://llvm-md.org/pldi.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-enabling-sophisticated-analysis-of-x86-binaries-with-revgen",
      "source": "llvm-org-pubs",
      "title": "Enabling Sophisticated Analysis of x86 Binaries with RevGen",
      "authors": [
        {
          "name": "Vitaly Chipounov",
          "affiliation": ""
        },
        {
          "name": "George Candea",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Seventh Workshop on Hot Topics in System Dependability (HotDep)",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dslab.epfl.ch/pubs/revgen.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-efficient-deterministic-multithreading-through-schedule-relaxation",
      "source": "llvm-org-pubs",
      "title": "Efficient Deterministic Multithreading through Schedule Relaxation",
      "authors": [
        {
          "name": "Heming Cui",
          "affiliation": ""
        },
        {
          "name": "Jingyue Wu",
          "affiliation": ""
        },
        {
          "name": "John Gallagher",
          "affiliation": ""
        },
        {
          "name": "Huayang Guo",
          "affiliation": ""
        },
        {
          "name": "Junfeng Yang",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "ACM Symposium on Operating Systems Principles (SOSP)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://systems.cs.columbia.edu/files/wpid-peregrine-sosp11.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-debugging-the-data-plane-with-anteater",
      "source": "llvm-org-pubs",
      "title": "Debugging the Data Plane with Anteater",
      "authors": [
        {
          "name": "Haohui Mai",
          "affiliation": ""
        },
        {
          "name": "Ahmed Khurshid",
          "affiliation": ""
        },
        {
          "name": "Rachit Agarwal",
          "affiliation": ""
        },
        {
          "name": "Matthew Caesar",
          "affiliation": ""
        },
        {
          "name": "P. Brighten Godfrey",
          "affiliation": ""
        },
        {
          "name": "Samuel T. King",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Annual Conference of the ACM Special Interest Group on Data Communication (SIGCOMM)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1145/2018436.2018470",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-commutative-set-a-language-extension-for-implicit-parallel-programming",
      "source": "llvm-org-pubs",
      "title": "Commutative Set: A Language Extension for Implicit Parallel Programming",
      "authors": [
        {
          "name": "Prakash Prabhu",
          "affiliation": ""
        },
        {
          "name": "Soumyadeep Ghosh",
          "affiliation": ""
        },
        {
          "name": "Yun Zhang",
          "affiliation": ""
        },
        {
          "name": "Nick P. Johnson",
          "affiliation": ""
        },
        {
          "name": "David I. August",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://liberty.princeton.edu/Publications/index.php?abs=1&setselect=pldi11_commset",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-combining-control-flow-integrity-and-static-analysis-for-efficient-and-validated-data-sandboxing",
      "source": "llvm-org-pubs",
      "title": "Combining Control-Flow Integrity and Static Analysis for Efficient and Validated Data Sandboxing",
      "authors": [
        {
          "name": "Bin Zeng",
          "affiliation": ""
        },
        {
          "name": "Gang Tan",
          "affiliation": ""
        },
        {
          "name": "Greg Morrisett",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "ACM Conference on Computer and Communications Security (CCS)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.eecs.harvard.edu/~greg/papers/cfiDataSandboxing.pdf",
      "sourceUrl": "",
      "tags": [
        "Static Analysis"
      ]
    },
    {
      "id": "pubs-2011-automatic-cpu-gpu-communication-management-and-optimization",
      "source": "llvm-org-pubs",
      "title": "Automatic CPU-GPU Communication Management and Optimization",
      "authors": [
        {
          "name": "Thomas B. Jablin",
          "affiliation": ""
        },
        {
          "name": "Prakash Prabhu",
          "affiliation": ""
        },
        {
          "name": "James A. Jablin",
          "affiliation": ""
        },
        {
          "name": "Nick P. Johnson",
          "affiliation": ""
        },
        {
          "name": "Stephen R. Beard",
          "affiliation": ""
        },
        {
          "name": "David I. August",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://liberty.princeton.edu/Publications/index.php?abs=1&setselect=pldi11_cuda",
      "sourceUrl": "",
      "tags": [
        "GPU"
      ]
    },
    {
      "id": "pubs-2011-a-study-of-irreducibility-in-c-programs",
      "source": "llvm-org-pubs",
      "title": "A study of irreducibility in C programs",
      "authors": [
        {
          "name": "James Stanier",
          "affiliation": ""
        },
        {
          "name": "Des Watson",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Software: Practice and Experience",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://dx.doi.org/10.1002/spe.1059",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-a-novel-adl-based-compiler-centric-software-framework-for-reconfigurable-mixed-isa-processors",
      "source": "llvm-org-pubs",
      "title": "A novel ADL-based compiler-centric software framework for reconfigurable mixed-ISA processors",
      "authors": [
        {
          "name": "Stripf",
          "affiliation": ""
        },
        {
          "name": "T.",
          "affiliation": ""
        },
        {
          "name": "Koenig",
          "affiliation": ""
        },
        {
          "name": "R.",
          "affiliation": ""
        },
        {
          "name": "Becker",
          "affiliation": ""
        },
        {
          "name": "J.",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Embedded Computer Systems (SAMOS), 2011 International Conference",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6045457&isnumber=6045429",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2011-a-predictable-execution-model-for-cots-based-embedded-systems",
      "source": "llvm-org-pubs",
      "title": "A Predictable Execution Model for COTS-Based Embedded Systems",
      "authors": [
        {
          "name": "Rodolfo Pellizzoni",
          "affiliation": ""
        },
        {
          "name": "Emiliano Betti",
          "affiliation": ""
        },
        {
          "name": "Stanley Bak",
          "affiliation": ""
        },
        {
          "name": "Gang Yao",
          "affiliation": ""
        },
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Marco Caccamo",
          "affiliation": ""
        },
        {
          "name": "Russell Kegley",
          "affiliation": ""
        }
      ],
      "year": "2011",
      "venue": "Real-Time and Embedded Technology and Applications Symposium (RTAS)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1109/rtas.2011.33",
      "sourceUrl": "",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2010-we-crashed-now-what",
      "source": "llvm-org-pubs",
      "title": "We Crashed, Now What?",
      "authors": [
        {
          "name": "Cristiano Giuffrida",
          "affiliation": ""
        },
        {
          "name": "Lorenzo Cavallaro",
          "affiliation": ""
        },
        {
          "name": "Andrew S. Tanenbaum",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 6th Workshop on Hot Topics in System Dependability (HotDep '10) | Vancouver, BC, Canada",
      "type": "presentation-paper",
      "abstract": "We present an in-depth analysis of the crash-recovery problem and propose a novel approach to recover from otherwise fatal operating system (OS) crashes. We show how an unconventional, but careful, OS design, aided by automatic compiler-based code instrumentation, offers a practical solution towards the survivability of the entire system. Current results are encouraging and show that our approach is able to recover even the most critical OS subsystems without exposing the failure to user applications or hampering the scalability of the system.",
      "paperUrl": "https://llvm.org/pubs/2010-10-HotDep-CrashRecovery.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-10-HotDep-CrashRecovery.html",
      "tags": []
    },
    {
      "id": "pubs-2010-vmkit-a-substrate-for-managed-runtime-environments",
      "source": "llvm-org-pubs",
      "title": "VMKit: a Substrate for Managed Runtime Environments",
      "authors": [
        {
          "name": "Nicolas Geoffray",
          "affiliation": ""
        },
        {
          "name": "Gael Thomas",
          "affiliation": ""
        },
        {
          "name": "Julia Lawall",
          "affiliation": ""
        },
        {
          "name": "Gilles Muller",
          "affiliation": ""
        },
        {
          "name": "Bertil Folliot",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Virtual Execution Environments Conference (VEE '10) | Pittsburgh, PA",
      "type": "research-paper",
      "abstract": "Managed Runtime Environments (MREs), such as the JVM and the CLI, form an attractive environment for program execution, by providing portability and safety, via the use of a bytecode language and automatic memory management, as well as good performance, via just-in-time (JIT) compilation. Nevertheless, developing a fully featured MRE, including e.g. a garbage collector and JIT compiler, is a herculean task. As a result, new languages cannot easily take advantage of the benefits of MREs, and it is difficult to experiment with extensions of existing MRE based languages. This paper describes and evaluates VMKit, a first attempt to build a common substrate that eases the development of high-level MREs. We have successfully used VMKit to build two MREs: a Java Virtual Machine and a Common Language Runtime. We provide an extensive study of the lessons learned in developing this infrastructure, and assess the ease of implementing new MREs or MRE extensions and the resulting performance. In particular, it took one of the authors only one month to develop a Common Language Runtime using VMKit. VMKit furthermore has performance comparable to the well established open source MREs Cacao, Apache Harmony and Mono, and is 1.2 to 3 times slower than JikesRVM on most of the DaCapo benchmarks.",
      "paperUrl": "https://llvm.org/pubs/2010-03-VEE-VMKit.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-03-VEE-VMKit.html",
      "tags": [
        "Infrastructure",
        "JIT",
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-towards-software-defined-silicon-experiences-in-compiling-click-to-netfpga",
      "source": "llvm-org-pubs",
      "title": "Towards Software-defined Silicon: Experiences in Compiling Click to NetFPGA",
      "authors": [
        {
          "name": "James Kempf",
          "affiliation": ""
        },
        {
          "name": "Pekka Nikander",
          "affiliation": ""
        },
        {
          "name": "Sameer D. Sahasrabuddhe",
          "affiliation": ""
        },
        {
          "name": "Teemu Rinta-aho",
          "affiliation": ""
        },
        {
          "name": "Benny Nyman",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "1st European NetFPGA Developers Workshop | University of Cambridge, UK",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://www.rinta-aho.org/papers/NetFPGA2010-Cmb-nikander.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2010-stable-deterministic-multithreading-through-schedule-memoization",
      "source": "llvm-org-pubs",
      "title": "Stable Deterministic Multithreading through Schedule Memoization",
      "authors": [
        {
          "name": "Heming Cui",
          "affiliation": ""
        },
        {
          "name": "Jingyue Wu",
          "affiliation": ""
        },
        {
          "name": "Chia-che Tsai",
          "affiliation": ""
        },
        {
          "name": "Junfeng Yang",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Ninth Symposium on Operating Systems Design and Implementation (OSDI '10) | Vancouver, BC, Canada",
      "type": "research-paper",
      "abstract": "A deterministic multithreading (DMT) system eliminates nondeterminism in thread scheduling, simplifying the development of multithreaded programs. However, existing DMT systems are unstable; they may force a program to (ad)venture into vastly different schedules even for slightly different inputs or execution environments, defeating many benefits of determinism. Moreover, few existing DMT systems work with server programs whose inputs arrive continuously and nondeterministically. TERN is a stable DMT system. The key novelty in TERN is the idea of schedule memoization that memoizes past working schedules and reuses them on future inputs, making program behaviors stable across different inputs. A second novelty in TERN is the idea of windowing that extends schedule memoization to server programs by splitting continuous request streams into windows of requests. Our TERN implementation runs on Linux. It operates as user-space schedulers, requiring no changes to the OS and only a few lines of changes to the application programs. We evaluated TERN on a diverse set of 14 programs (e.g., Apache and MySQL) with real and synthetic workloads. Our results show that TERN is easy to use, makes programs more deterministic and stable, and has reasonable overhead.",
      "paperUrl": "https://llvm.org/pubs/2010-10-OSDI-DeterministicMT.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-10-OSDI-DeterministicMT.html",
      "tags": []
    },
    {
      "id": "pubs-2010-speculative-parallelization-using-software-multi-threaded-transactions",
      "source": "llvm-org-pubs",
      "title": "Speculative Parallelization using Software Multi-Threaded Transactions",
      "authors": [
        {
          "name": "Arun Raman",
          "affiliation": ""
        },
        {
          "name": "Hanjun Kim",
          "affiliation": ""
        },
        {
          "name": "Thomas R. Mason",
          "affiliation": ""
        },
        {
          "name": "Thomas B. Jablin",
          "affiliation": ""
        },
        {
          "name": "David I. August",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Fifteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '10) | Pittsburgh, PA",
      "type": "research-paper",
      "abstract": "With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades. While many scientific programs can be parallelized without speculative techniques, speculative parallelism appears to be the key to continuing this trend for general-purpose applications. Recently-proposed code parallelization techniques, such as those by Bridges et al. and by Thies et al., demonstrate scalable performance on multiple cores by using speculation to divide code into atomic units (transactions) that span multiple threads in order to expose data parallelism. Unfortunately, most software and hardware Thread-Level Speculation (TLS) memory systems and transactional memories are not sufficient because they only support single-threaded atomic units. Multi-threaded Transactions (MTXs) address this problem, but they require expensive hardware support as currently proposed in the literature. This paper proposes a Software MTX (SMTX) system that captures the applicability and performance of hardware MTX, but on existing multicore machines. The SMTX system yields a harmonic mean speedup of 13.36x on native hardware with four 6-core processors (24 cores in total) running speculatively parallelized applications.",
      "paperUrl": "https://llvm.org/pubs/2010-03-ASPLOS-SpeculativeParallelization.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-03-ASPLOS-SpeculativeParallelization.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-speculative-parallelization-using-state-separation-and-multiple-value-prediction",
      "source": "llvm-org-pubs",
      "title": "Speculative Parallelization Using State Separation and Multiple Value Prediction",
      "authors": [
        {
          "name": "Chen Tian",
          "affiliation": ""
        },
        {
          "name": "Min Feng",
          "affiliation": ""
        },
        {
          "name": "Rajiv Gupta",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 2010 International Symposium on Memory Management",
      "type": "research-paper",
      "abstract": "With the availability of chip multiprocessor (CMP) and simultaneous multithreading (SMT) machines, extracting thread level parallelism from a sequential program has become crucial for improving performance. However, many sequential programs cannot be easily parallelized due to the presence of dependences. To solve this problem, different solutions have been proposed. Some of them make the optimistic assumption that such dependences rarely manifest themselves at runtime. However, when this assumption is violated, the recovery causes very large overhead. Other approaches incur large synchronization or computation overhead when resolving the dependences. Consequently, for a loop with frequently arising cross-iteration dependences, previous techniques are not able to speed up the execution. In this paper we propose a compiler technique which uses state separation and multiple value prediction to speculatively parallelize loops in sequential programs that contain frequently arising cross-iteration dependences. The key idea is to generate multiple versions of a loop iteration based on multiple predictions of values of variables involved in cross-iteration dependences (i.e., live-in variables). These speculative versions and the preceding loop iteration are executed in separate memory states simultaneously. After the execution, if one of these versions is correct (i.e., its predicted values are found to be correct), then we merge its state and the state of the preceding iteration because the dependence between the two iterations is correctly resolved. The memory states of other incorrect versions are completely discarded. Based on this idea, we further propose a runtime adaptive scheme that not only gives a good performance but also achieves better CPU utilization. We conducted experiments on 10 benchmark programs on a real machine. The results show that our technique can achieve 1.7x speedup on average across all used benchmarks.",
      "paperUrl": "http://www.cs.ucr.edu/~gupta/research/Publications/Comp/ismm10.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-06-ISMM-SpeculativeParallelization.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-shoestring-probabilistic-soft-error-reliability-on-the-cheap",
      "source": "llvm-org-pubs",
      "title": "Shoestring: Probabilistic Soft Error Reliability on the Cheap",
      "authors": [
        {
          "name": "Shuguang Feng",
          "affiliation": ""
        },
        {
          "name": "Shantanu Gupta",
          "affiliation": ""
        },
        {
          "name": "Amin Ansari",
          "affiliation": ""
        },
        {
          "name": "Scott Mahlke",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Fifteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '10) | Pittsburgh, PA",
      "type": "research-paper",
      "abstract": "Aggressive technology scaling provides designers with an ever increasing budget of cheaper and faster transistors. Unfortunately, this trend is accompanied by a decline in individual device reliability as transistors become increasingly susceptible to soft errors. We are quickly approaching a new era where resilience to soft errors is no longer a luxury that can be reserved for just processors in high-reliability, mission-critical domains. Even processors used in mainstream computing will soon require protection. However, due to tighter profit margins, reliable operation for these devices must come at little or no cost. This paper presents Shoestring, a minimally invasive software solution that provides high soft error coverage with very little overhead, enabling its deployment even in commodity processors with \"shoestring\" reliability budgets. Leveraging intelligent analysis at compile time, and exploiting low-cost, symptom-based error detection, Shoestring is able to focus its efforts on protecting statistically-vulnerable portions of program code. Shoestring effectively applies instruction duplication to protect only those segments of code that, when subjected to a soft error, are likely to result in user-visible faults without first exhibiting symptomatic behavior. Shoestring is able to recover from an additional 33.9% of soft errors that are undetected by a symptom-only approach, achieving an overall user-visible failure rate of 1.6%. This reliability improvement comes at a modest performance overhead of 15.8%.",
      "paperUrl": "https://llvm.org/pubs/2010-03-ASPLOS-Shoestring.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-03-ASPLOS-Shoestring.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-reverse-engineering-of-binary-device-drivers-with-revnic",
      "source": "llvm-org-pubs",
      "title": "Reverse Engineering of Binary Device Drivers with RevNIC",
      "authors": [
        {
          "name": "Vitaly Chipounov",
          "affiliation": ""
        },
        {
          "name": "George Candea",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 5th ACM European Conference on Computer Systems (EuroSys'10) | Paris, France",
      "type": "research-paper",
      "abstract": "This paper presents a technique that helps automate the reverse engineering of device drivers. It takes a closed-source binary driver, automatically reverse engineers the driver’s logic, and synthesizes new device driver code that implements the exact same hardware protocol as the original driver. This code can be targeted at the same or a different OS. No vendor documentation or source code is required. Drivers are often proprietary and available for only one or two operating systems, thus restricting the range of device support on all other OSes. Restricted device support leads to low market viability of new OSes and hampers OS researchers in their efforts to make their ideas available to the “real world.” Reverse engineering can help automate the porting of drivers, as well as produce replacement drivers with fewer bugs and fewer security vulnerabilities. Our technique is embodied in RevNIC, a tool for reverse engineering network drivers. We use RevNIC to reverse engineer four proprietary Windows drivers and port them to four different OSes, both for PCs and embedded systems. The synthesized network drivers deliver performance nearly identical to that of the original drivers.",
      "paperUrl": "https://llvm.org/pubs/2010-04-EUROSYS-RevNIC.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-04-EUROSYS-RevNIC.html",
      "tags": [
        "Embedded",
        "Performance",
        "Security"
      ]
    },
    {
      "id": "pubs-2010-relax-an-architectural-framework-for-software-recovery-of-hardware-faults",
      "source": "llvm-org-pubs",
      "title": "Relax: An Architectural Framework for Software Recovery of Hardware Faults",
      "authors": [
        {
          "name": "M. de Kruijf",
          "affiliation": ""
        },
        {
          "name": "S. Nomura",
          "affiliation": ""
        },
        {
          "name": "K.Sankaralingam",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "ISCA '10: International Symposium on Computer Architecture",
      "type": "research-paper",
      "abstract": "As technology scales ever further, device unreliability is creating excessive complexity for hardware to maintain the illusion of perfect operation. In this paper, we consider whether exposing hardware fault information to software and allowing software to control fault recovery simplifies hardware design and helps technology scaling. The combination of emerging applications and emerging many-core architectures makes software recovery a viable alternative to hardware-based fault recovery. Emerging applications tend to have few I/O and memory side-effects, which limits the amount of information that needs checkpointing, and they allow discarding individual sub-computations with small qualitative impact. Software recovery can harness these properties in ways that hardware recovery cannot. We describe Relax, an architectural framework for software recovery of hardware faults. Relax includes three core components: (1) an ISA extension that allows software to mark regions of code for software recovery, (2) a hardware organization that simplifies reliability considerations and provides energy efficiency with hardware recovery support removed, and (3) software support for compilers and programmers to utilize the Relax ISA. Applying Relax to counter the effects of process variation, our results show a 20% energy efficiency improvement for PARSEC applications with only minimal source code changes and simpler hardware.",
      "paperUrl": "https://llvm.org/pubs/2010-06-ISCA-Relax.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-06-ISCA-Relax.html",
      "tags": []
    },
    {
      "id": "pubs-2010-quality-of-service-profiling",
      "source": "llvm-org-pubs",
      "title": "Quality of Service Profiling",
      "authors": [
        {
          "name": "Sasa Misailovic",
          "affiliation": ""
        },
        {
          "name": "Stelios Sidiroglou",
          "affiliation": ""
        },
        {
          "name": "Henry Hoffmann",
          "affiliation": ""
        },
        {
          "name": "Martin Rinard",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 2010 IEEE 32st International Conference on Software Engineering (ICSE'10) | Cape Town, South Africa",
      "type": "research-paper",
      "abstract": "Many computations exhibit a trade off between execution time and quality of service. A video encoder, for example, can often encode frames more quickly if it is given the freedom to produce slightly lower quality video. A developer attempting to optimize such computations must navigate a complex trade-off space to find optimizations that appropriately balance quality of service and performance. We present a new quality of service profiler that is designed to help developers identify promising optimization opportunities in such computations. In contrast to standard profilers, which simply identify time-consuming parts of the computation, a quality of service profiler is designed to identify subcomputations that can be replaced with new (and potentially less accurate) subcomputations that deliver significantly increased performance in return for acceptably small quality of service losses. Our quality of service profiler uses loop perforation (which transforms loops to perform fewer iterations than the original loop) to obtain implementations that occupy different points in the performance/quality of service trade-off space. The rationale is that optimizable computations often contain loops that perform extra iterations, and that removing iterations, then observing the resulting effect on the quality of service, is an effective way to identify such optimizable subcomputations. Our experimental results from applying our implemented quality of service profiler to a challenging set of benchmark applications show that it can enable developers to identify promising optimization opportunities and deliver successful optimizations that substantially increase the performance with only small quality of service losses.",
      "paperUrl": "https://llvm.org/pubs/2010-05-ICSE-QualityOfService.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-05-ICSE-QualityOfService.html",
      "tags": [
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-pruning-the-design-space-for-just-in-time-processor-customization",
      "source": "llvm-org-pubs",
      "title": "Pruning the Design Space for Just-in-time Processor Customization",
      "authors": [
        {
          "name": "Mariusz Grad",
          "affiliation": ""
        },
        {
          "name": "Christian Plessl",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proceedings of the International Conference on Reconfigurable Computing (ReConFig 2010) | Cancun, Mexico",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://homepages.uni-paderborn.de/mgrad/Mariusz_Grad_Homepage/Publications_files/grad10_reconfig_paper.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2010-orthrus-efficient-software-integrity-protection-on-multi-core",
      "source": "llvm-org-pubs",
      "title": "Orthrus: Efficient Software Integrity Protection on Multi-core",
      "authors": [
        {
          "name": "Ruirui Huang",
          "affiliation": ""
        },
        {
          "name": "Daniel Y. Deng",
          "affiliation": ""
        },
        {
          "name": "G. Edward Suh",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Fifteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '10) | Pittsburgh, PA",
      "type": "research-paper",
      "abstract": "This paper proposes an efficient hardware/software system that significantly enhances software security through diversified replication on multi-cores. Recent studies show that a large class of software attacks can be detected by running multiple versions of a program simultaneously and checking the consistency of their behaviors. However, execution of multiple replicas incurs significant overheads on today's computing platforms, especially with fine-grained comparisons necessary for high security. Orthrus exploits similarities in automatically generated replicas to enable simultaneous execution of those replicas with minimal overheads; the architecture reduces memory and bandwidth overheads by compressing multiple memory spaces together, and additional power consumption and silicon area by eliminating redundant computations. Utilizing the hardware architecture, Orthrus implements a fine-grained memory layout diversification with the LLVM compiler and can detect corruptions in both pointers and critical data. Experiments indicate that the Orthrus architecture incurs minimal overheads and provides a protection against a broad range of attacks.",
      "paperUrl": "https://llvm.org/pubs/2010-03-ASPLOS-Orthrus.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-03-ASPLOS-Orthrus.html",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2010-modeling-gpu-cpu-workloads-and-systems",
      "source": "llvm-org-pubs",
      "title": "Modeling GPU-CPU Workloads and Systems",
      "authors": [
        {
          "name": "Andrew Kerr",
          "affiliation": ""
        },
        {
          "name": "Gregory Diamos",
          "affiliation": ""
        },
        {
          "name": "Sudhakar Yalamanchili",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units (GPGPU-3) | Pittsburgh, PA",
      "type": "presentation-paper",
      "abstract": "Heterogeneous systems, systems with multiple processors tailored for specialized tasks, are challenging programming environments. While it may be possible for domain experts to optimize a high performance application for a very specific and well documented system, it may not perform as well or even function on a different system. Developers who have less experience with either the application domain or the system architecture may devote a significant effort to writing a program that merely functions correctly. We believe that a comprehensive analysis and modeling frame-work is necessary to ease application development and automate program optimization on heterogeneous platforms. This paper reports on an empirical evaluation of 25 CUDA applications on four GPUs and three CPUs, leveraging the Ocelot dynamic compiler infrastructure which can execute and instrument the same CUDA applications on either target. Using a combination of instrumentation and statistical analysis, we record 37 different metrics for each application and use them to derive relationships between program behavior and performance on heterogeneous processors. These relationships are then fed into a modeling frame-work that attempts to predict the performance of similar classes of applications on different processors. Most significantly, this study identifies several non-intuitive relationships between program characteristics and demonstrates that it is possible to accurately model CUDA kernel performance using only metrics that are available before a kernel is executed.",
      "paperUrl": "https://llvm.org/pubs/2010-03-GPGPU-ModelingGPGPU.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-03-GPGPU-ModelingGPGPU.html",
      "tags": [
        "CUDA",
        "GPU",
        "Infrastructure",
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-lazy-annotation-for-program-testing-and-verification",
      "source": "llvm-org-pubs",
      "title": "Lazy Annotation for Program Testing and Verification",
      "authors": [
        {
          "name": "Kenneth McMillan",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proceedings of Computer Aided Verification (CAV 2010) | Edinburgh, UK",
      "type": "research-paper",
      "abstract": "We describe an interpolant-based approach to test generation and model checking for sequential programs. The method generates Floyd/Hoare style annotations of the program on demand, as a result of failure to achieve goals, in a manner analogous to conflict clause learning in a DPLL style SAT solver.",
      "paperUrl": "https://llvm.org/pubs/2010-07-CAV-LazyAnnot.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-07-CAV-LazyAnnot.html",
      "tags": [
        "Testing"
      ]
    },
    {
      "id": "pubs-2010-intpatch-automatically-fix-integer-overflow-to-buffer-overflow-vulnerability-at-compile-time",
      "source": "llvm-org-pubs",
      "title": "IntPatch: Automatically Fix Integer-Overflow-to-Buffer-Overflow Vulnerability at Compile-Time",
      "authors": [
        {
          "name": "Chao Zhang",
          "affiliation": ""
        },
        {
          "name": "Tielei Wang",
          "affiliation": ""
        },
        {
          "name": "Tao Wei",
          "affiliation": ""
        },
        {
          "name": "Yu Chen",
          "affiliation": ""
        },
        {
          "name": "Wei Zou",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 15th European Symposium on Research in Computer Security (ESORICS 2010) | Athen, Greece",
      "type": "research-paper",
      "abstract": "The Integer-Overflow-to-Buffer-Overflow (IO2BO) vulnerability is an underestimated threat. Automatically identifying and fixing this kind of vulnerability are critical for software security. In this paper, we present the design and implementation of IntPatch, a compiler extension for automatically fixing IO2BO vulnerabilities in C/C++ programs at compile time. IntPatch utilizes classic type theory and dataflow analysis framework to identify potential IO2BO vulnerabilities, and then instruments programs with runtime checks. Moreover, IntPatch provides an interface for programmers to facilitate checking integer overflows. We evaluate IntPatch on a number of real-world applications. It has caught all 46 previously known IO2BO vulnerabilities in our test suite and found 21 new bugs. Applications patched by IntPatch have a negligible runtime performance loss which is averaging about 1%.",
      "paperUrl": "https://llvm.org/pubs/2010-09-ESORICS-FixOverflows.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-09-ESORICS-FixOverflows.html",
      "tags": [
        "C++",
        "Performance",
        "Security"
      ]
    },
    {
      "id": "pubs-2010-implementation-of-path-profiling-in-the-low-level-virtual-machine-llvm-compiler-infrastructure",
      "source": "llvm-org-pubs",
      "title": "Implementation of Path Profiling in the Low-Level Virtual-Machine (LLVM) Compiler Infrastructure",
      "authors": [
        {
          "name": "Adam Preuss",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Technical Report #10-05, University of Alberta | Alberta, Canada",
      "type": "research-paper",
      "abstract": "Profiling monitors a program’s execution flow via the insertion of counters at key points in the program. Profiling information can then be used by a compiler’s optimization passes to increase the performance of frequently executed sections of code. This document describes the implementation of edge profiling, path profiling and a method with which to combine profiles in the Low Level Virtual Machine (LLVM) compiler infrastructure.",
      "paperUrl": "https://llvm.org/pubs/2010-12-Preuss-PathProfiling.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-12-Preuss-PathProfiling.html",
      "tags": [
        "Infrastructure",
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-hypersafe-a-lightweight-approach-to-provide-lifetime-hypervisor-control-flow-integrity",
      "source": "llvm-org-pubs",
      "title": "HyperSafe: A Lightweight Approach to Provide Lifetime Hypervisor Control-Flow Integrity",
      "authors": [
        {
          "name": "Zhi Wang",
          "affiliation": ""
        },
        {
          "name": "Xuxian Jiang",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "IEEE Symposium on Security & Privacy 2010",
      "type": "research-paper",
      "abstract": "Virtualization is being widely adopted in today’s computing systems. Its unique security advantages in isolating and introspecting commodity OSes as virtual machines (VMs) have enabled a wide spectrum of applications. However, a com- mon, fundamental assumption is the presence of a trustworthy hypervisor. Unfortunately, the large code base of commodity hypervisors and recent successful hypervisor attacks (e.g., VM escape) seriously question the validity of this assumption. In this paper, we present HyperSafe, a lightweight approach that endows existing Type-I bare-metal hypervisors with a unique self-protection capability to provide lifetime control- ﬂow integrity. Speciﬁcally, we propose two key techniques. The ﬁrst one – non-bypassable memory lockdown – reliably protects the hypervisor’s code and static data from being compromised even in the presence of exploitable memory corruption bugs (e.g., buffer overﬂows), therefore successfully providing hyper- visor code integrity. The second one – restricted pointer indexing – introduces one layer of indirection to convert the control data into pointer indexes. These pointer indexes are restricted such that the corresponding call/return targets strictly follow the hypervisor control ﬂow graph, hence expanding protection to control-ﬂow integrity. We have built a prototype and used it to protect two open-source Type-I hypervisors: BitVisor and Xen. The experimental results with synthetic hypervisor exploits and benchmarking programs show HyperSafe can reliably enable the hypervisor self-protection and provide the integrity guarantee with a small performance overhead.",
      "paperUrl": "http://www.csc.ncsu.edu/faculty/jiang/pubs/OAKLAND10.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-05-Oakland-HyperSafe.html",
      "tags": [
        "Performance",
        "Rust",
        "Security"
      ]
    },
    {
      "id": "pubs-2010-execution-synthesis-a-technique-for-automated-software-debugging",
      "source": "llvm-org-pubs",
      "title": "Execution Synthesis: A Technique for Automated Software Debugging",
      "authors": [
        {
          "name": "Cristian Zamfir",
          "affiliation": ""
        },
        {
          "name": "George Candea",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 5th ACM European Conference on Computer Systems (EuroSys'10) | Paris, France",
      "type": "thesis",
      "abstract": "Debugging real systems is hard, requires deep knowledge of the code, and is time-consuming. Bug reports rarely provide sufficient information, thus forcing developers to turn into detectives searching for an explanation of how the program could have arrived at the reported failure point. Execution synthesis is a technique for automating this detective work: given a program and a bug report, it automatically produces an execution of the program that leads to the reported bug symptoms. Using a combination of static analysis and symbolic execution, it “synthesizes” a thread schedule and various required program inputs that cause the bug to manifest. The synthesized execution can be played back deterministically in a regular debugger, like gdb. This is particularly useful in debugging concurrency bugs. Our technique requires no runtime tracing or program modifications, thus incurring no runtime overhead and being practical for use in production systems. We evaluate ESD, a debugger based on execution synthesis on popular software (e.g., the SQLite database, ghttpd Web server, HawkNL network library, UNIX utilities): starting from mere bug reports, ESD reproduces on its own several real concurrency and memory safety bugs in less than three minutes.",
      "paperUrl": "https://llvm.org/pubs/2010-04-EUROSYS-ExecutionSynthesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-04-EUROSYS-ExecutionSynthesis.html",
      "tags": [
        "Static Analysis"
      ]
    },
    {
      "id": "pubs-2010-evaluation-of-amd-s-advanced-synchronization-facility-within-a-complete-transactional-memory-stack",
      "source": "llvm-org-pubs",
      "title": "Evaluation of AMD's Advanced Synchronization Facility within a Complete Transactional Memory Stack",
      "authors": [
        {
          "name": "Dave Christie",
          "affiliation": ""
        },
        {
          "name": "Jae-Woong Chung",
          "affiliation": ""
        },
        {
          "name": "et al",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 5th ACM European Conference on Computer Systems (EuroSys'10) | Paris, France",
      "type": "research-paper",
      "abstract": "AMD's Advanced Synchronization Facility (ASF) is an x86 instruction set extension proposal intended to simplify and speed up the synchronization of concurrent programs. In this paper, we report our experiences using ASF for implementing transactional memory. We have extended a C/C++ compiler to support language-level transactions and generate code that takes advantage of ASF. We use a software fallback mechanism for transactions that cannot be committed within ASF (e.g., because of hardware capacity limitations). Our evaluation uses a cycle-accurate x86 simulator that we have extended with ASF support. Building a complete ASF-based software stack allows us to evaluate the performance gains that a user-level program can obtain from ASF. Our measurements on a wide range of benchmarks indicate that the overheads traditionally associated with software transactional memories can be significantly reduced with the help of ASF.",
      "paperUrl": "https://llvm.org/pubs/2010-04-EUROSYS-DresdenTM.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-04-EUROSYS-DresdenTM.html",
      "tags": [
        "C++",
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-emulator-speed-up-using-jit-and-llvm",
      "source": "llvm-org-pubs",
      "title": "Emulator Speed-up Using JIT and LLVM",
      "authors": [
        {
          "name": "Hans Wennborg",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Master's Thesis, Lund University | Lund, Sweden",
      "type": "thesis",
      "abstract": "This thesis investigates compiler optimisations applied to a JIT-compiling emulator which is used in a videcoding system. The JIT compiler is built using LLVM which provides some readily available optimisation passes. Some of these are evaluated, some are patched, and some new ones are implemented. The optimisations are evaluated by running a number of benchmarks. By applying optimisations that target redundancies introduced by the JIT-compiler, as well as some optimisations not performed on the firmware originally, a benchmark execution speed-up of between 20 and 70% is achieved.",
      "paperUrl": "https://llvm.org/pubs/2010-01-Wennborg-Thesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-01-Wennborg-Thesis.html",
      "tags": [
        "JIT"
      ]
    },
    {
      "id": "pubs-2010-efficient-ssi-conversion",
      "source": "llvm-org-pubs",
      "title": "Efficient SSI Conversion",
      "authors": [
        {
          "name": "André",
          "affiliation": ""
        },
        {
          "name": "Tavares",
          "affiliation": ""
        },
        {
          "name": "Fernando Magno Pereira",
          "affiliation": ""
        },
        {
          "name": "Mariza Bigonha",
          "affiliation": ""
        },
        {
          "name": "Roberto Bigonha",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Brazilian Symposium on Programming Languages 2010 | Salvador, Brazil",
      "type": "research-paper",
      "abstract": "Static Single Information form (SSI) is a program representation that enables optimizations such as array bound checking elimination and conditional constant propagation. Transforming a program into SSI form has a non-negligible impact on compilation time; but, only a few SSI clients, that is, optimizations that use SSI, require a full conversion. This paper describes the SSI framework we have implemented for the LLVM compiler, and that is now part of this compiler's standard distribution. In our design, optimizing passes inform the compiler a list of variables of interest, which are then transformed to present, fully or partially, the SSI properties. It is provided to each client only the subset of SSI that the client needs. Our implementation orchestrates the execution of clients in sequence, avoiding redundant work when two clients request the conversion of the same variable. As empirically demonstrated, in the context of an industrial strength compiler, our approach saves compilation time and keeps the program representation small, while enabling a vast array of code optimizations.",
      "paperUrl": "https://llvm.org/pubs/2010-08-SBLP-SSI.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-08-SBLP-SSI.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2010-efficient-profiling-in-the-llvm-compiler-infrastructure",
      "source": "llvm-org-pubs",
      "title": "Efficient Profiling in the LLVM Compiler Infrastructure",
      "authors": [
        {
          "name": "Andreas Neustifter",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Masters Thesis | Vienna University of Technology",
      "type": "thesis",
      "abstract": "In computer science profiling is the process of determining the execution frequencies of parts of a program. This can be done by instrumenting the program code with counters that are incremented when a part of the program is executed or by sampling the program counter at certain time intervals. From this data it is possible to calculate exact (in the case of counters) or relative (in the case of sampling) execution frequencies of all parts of the program. Currently the LLVM Compiler Infrastructure supports the profiling of programs by placing counters in the code and reading the resulting profiling data during consecutive compilations. But these counters are placed with a naive and inefficient algorithm that uses more counters than necessary. Also the recorded profiling information is not used in the compiler during optimisation or in the code generating backend when recompiling the program. This work tries to improve the existing profiling support in LLVM in several ways. First, the number of counters placed in the code is decreased as presented by Ball and Larus. Counters are placed only at the leaves of each functions control flow graph (CFG), which gives an incomplete profile after the program execution. This incomplete profile can be completed by propagating the values of the leaves back into the tree. Secondly, the profiling information is made available to the code generating backend. The CFG modifications and instruction selection passes are modified where necessary to preserve the profiling information so that backend passes and code generation can benefit from it. For example the register allocator is one such backend pass that could benefit since the spilling decisions are based on the execution frequency information. Thirdly, a compile time estimator to predict execution frequencies when no profiling information is available is implemented and evaluated as proposed by Wu et. al. This estimator is based on statistical data which is combined in order to give more accurate branch predictions as compared to methods where only a single heuristic is used for prediction. The efficiency of the implemented counter placing algorithm is evaluated by measuring profiling overhead for the naive and for the improved counter placement. The improvements from having the profiling information in the code generating backend is measured by the program performance for code which was compiled without and with profiling information as well as for code that was compiled using the compile time estimator.",
      "paperUrl": "https://llvm.org/pubs/2010-04-NeustifterProfiling.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-04-NeustifterProfiling.html",
      "tags": [
        "Backend",
        "Infrastructure",
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-defeating-return-oriented-rootkits-with-return-less-kernels",
      "source": "llvm-org-pubs",
      "title": "Defeating Return-Oriented Rootkits with \"Return-Less\" Kernels",
      "authors": [
        {
          "name": "Jinku Li",
          "affiliation": ""
        },
        {
          "name": "Zhi Wang",
          "affiliation": ""
        },
        {
          "name": "Xuxian Jiang",
          "affiliation": ""
        },
        {
          "name": "Michael Grace",
          "affiliation": ""
        },
        {
          "name": "Sina Bahram",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 5th ACM European Conference on Computer Systems (EuroSys'10) | Paris, France",
      "type": "research-paper",
      "abstract": "Targeting the operating system (OS) kernel, kernel rootkits pose a formidable threat to computer systems and their users. Recent efforts have made significant progress in blocking them from injecting malicious code into the OS kernel for execution. Unfortunately, they cannot block the emerging so-called return-oriented rootkits (RORs). Without the need of injecting their own malicious code, these rootkits can discover and chain together \"return-oriented gadgets\" (that consist of only legitimate kernel code) for rootkit computation. In this paper, we propose a compiler-based approach to defeat these return-oriented rootkits. Our approach recognizes the hallmark of return-oriented rootkits, i.e., the ret instruction, and accordingly aims to completely remove them in a running OS kernel. Specifically, one key technique named return indirection is to replace the return address in a stack frame into a return index and disallow a ROR from using their own return addresses to locate and assemble return-oriented gadgets. Further, to prevent legitimate instructions that happen to contain return opcodes from being misused,we also propose two other techniques, register allocation and peephole optimization, to avoid introducing them in the first place. We have developed a LLVM-based prototype and used it to generate a return-less FreeBSD kernel. Our evaluation results indicate that the proposed approach is generic, effective, and can be implemented on commodity hardware with a low performance overhead.",
      "paperUrl": "http://www.csc.ncsu.edu/faculty/jiang/pubs/EUROSYS10.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-04-EUROSYS-Returnless.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-custom-instruction-generation-for-configurable-processors-with-limited-numbers-of-operands",
      "source": "llvm-org-pubs",
      "title": "Custom Instruction Generation for Configurable Processors with Limited Numbers of Operands",
      "authors": [
        {
          "name": "Kenshu Seto",
          "affiliation": ""
        },
        {
          "name": "Masahiro Fujita",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "IPSJ Transactions on System LSI Design Methodology",
      "type": "research-paper",
      "abstract": "This paper presents a novel framework to generating efficient custom instructions for common configurable processors with limited numbers of I/O ports in the register files and fixed-length instruction formats, such as RISCs. Unlike previous approaches which generate a single custom instruction from each subgraph, our approach generates a sequence of multiple custom instructions from each subgraph by applying high-level synthesis techniques such as scheduling and binding to the subgraphs. Because of this feature, our approach can provide both of the following two advantages simultaneously: (1) generation of effective custom instructions from Multiple Inputs Multiple Outputs (MIMO) subgraphs without any change in the configurable processor hardware and the instruction format, and (2) resource sharing among custom instructions. We performed synthesis, placement and routing of the automatically generated Custom Functional Units (CFUs) on an FPGA. Experimental results showed that our approach could generate custom instructions with significant speedups of 28% on average compared to a state-of-the-art framework of custom instruction generation for configurable processors with limited numbers of I/O ports in the register file and fixed-length instruction formats.",
      "paperUrl": "https://llvm.org/pubs/2010-02-IPSJ-CustomInstruction.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-02-IPSJ-CustomInstruction.html",
      "tags": []
    },
    {
      "id": "pubs-2010-coredet-a-compiler-and-runtime-system-for-deterministic-multithreaded-execution",
      "source": "llvm-org-pubs",
      "title": "CoreDet: A Compiler and Runtime System for Deterministic Multithreaded Execution",
      "authors": [
        {
          "name": "Tom Bergan",
          "affiliation": ""
        },
        {
          "name": "Owen Anderson",
          "affiliation": ""
        },
        {
          "name": "Joseph Devietti",
          "affiliation": ""
        },
        {
          "name": "Luis Ceze",
          "affiliation": ""
        },
        {
          "name": "Dan Grossman",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Fifteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '10) | Pittsburgh, PA",
      "type": "research-paper",
      "abstract": "The behavior of a multithreaded program does not depend only on its inputs. Scheduling, memory reordering, timing, and low-level hardware effects all introduce nondeterminism in the execution of multithreaded programs. This severely complicates many tasks, including debugging, testing, and automatic replication. In this work, we avoid these complications by eliminating their root cause: we develop a compiler and runtime system that runs arbitrary multithreaded C/C++ POSIX Threads programs deterministically. A trivial non-performant approach to providing determinism is simply deterministically serializing execution. Instead, we present a compiler and runtime infrastructure that ensures determinism but resorts to serialization rarely, for handling interthread communication and synchronization. We develop two basic approaches, both of which are largely dynamic with performance improved by some static compiler optimizations. First, an ownership-based approach detects interthread communication via an evolving table that tracks ownership of memory regions by threads. Second, a buffering approach uses versioned memory and employs a deterministic commit protocol to make changes visible to other threads. While buffering has larger single-threaded overhead than ownership, it tends to scale better (serializing less often). A hybrid system sometimes performs and scales better than either approach individually.",
      "paperUrl": "https://llvm.org/pubs/2010-04-ASPLOS-DeterministicCompiler.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-04-ASPLOS-DeterministicCompiler.html",
      "tags": [
        "C++",
        "Infrastructure",
        "Optimizations",
        "Performance",
        "Testing"
      ]
    },
    {
      "id": "pubs-2010-conservation-cores-reducing-the-energy-of-mature-computations",
      "source": "llvm-org-pubs",
      "title": "Conservation Cores: Reducing the Energy of Mature Computations",
      "authors": [
        {
          "name": "Ganesh Venkatesh",
          "affiliation": ""
        },
        {
          "name": "Jack Sampson",
          "affiliation": ""
        },
        {
          "name": "Nathan Goulding",
          "affiliation": ""
        },
        {
          "name": "Saturnino Garcia",
          "affiliation": ""
        },
        {
          "name": "Vladyslav Bryksin",
          "affiliation": ""
        },
        {
          "name": "Jose Lugo-Martinez",
          "affiliation": ""
        },
        {
          "name": "Steven Swanson",
          "affiliation": ""
        },
        {
          "name": "Michael Bedford Taylor",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Fifteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '10) | Pittsburgh, PA",
      "type": "research-paper",
      "abstract": "Growing transistor counts, limited power budgets, and the breakdown of voltage scaling are currently conspiring to create a utilization wall that limits the fraction of a chip that can run at full speed at one time. In this regime, specialized, energy-efficient processors can increase parallelism by reducing the per-computation power requirements and allowing more computations to execute under the same power budget. To pursue this goal, this paper introduces conservation cores. Conservation cores, or c-cores, are specialized processors that focus on reducing energy and energy-delay instead of increasing performance. This focus on energy makes c-cores an excellent match for many applications that would be poor candidates for hardware acceleration (e.g., irregular integer codes). We present a toolchain for automatically synthesizing c-cores from application source code and demonstrate that they can significantly reduce energy and energy-delay for a wide range of applications. The c-cores support patching, a form of targeted reconfigurability, that allows them to adapt to new versions of the software they target. Our results show that conservation cores can reduce energy consumption by up to 16.0x for functions and by up to 2.1x for whole applications, while patching can extend the useful lifetime of individual c-cores to match that of conventional processors.",
      "paperUrl": "https://llvm.org/pubs/2010-03-ASPLOS-ConservationCores.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-03-ASPLOS-ConservationCores.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-clangbsd",
      "source": "llvm-org-pubs",
      "title": "ClangBSD",
      "authors": [
        {
          "name": "Roman Divacky",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "BSDcan 2010",
      "type": "research-paper",
      "abstract": "This talk describes the status and progress of LLVM and Clang and integration into the FreeBSD base.",
      "paperUrl": "https://llvm.org/pubs/2010-05-01-ClangBSD.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-05-01-ClangBSD.html",
      "tags": [
        "Clang"
      ]
    },
    {
      "id": "pubs-2010-clang-llvm-maturity-report",
      "source": "llvm-org-pubs",
      "title": "Clang/LLVM Maturity Report",
      "authors": [
        {
          "name": "Dominic Fandrey",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proceedings of the Summer 2010 Research Seminar",
      "type": "research-paper",
      "abstract": "This report describes the current maturity state of the Clang/LLVM C/C++ compiler. The main focus is on compile time and memory consumption compared to GCC 4.2, the version used by the FreeBSD operating system project to avoid the integration of GPLv3 code.",
      "paperUrl": "https://llvm.org/pubs/2010-06-06-Clang-LLVM.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-06-06-Clang-LLVM.html",
      "tags": [
        "C++",
        "Clang"
      ]
    },
    {
      "id": "pubs-2010-cets-compiler-enforced-temporal-safety-for-c",
      "source": "llvm-org-pubs",
      "title": "CETS: Compiler Enforced Temporal Safety for C",
      "authors": [
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        },
        {
          "name": "Jianzhou Zhao",
          "affiliation": ""
        },
        {
          "name": "Milo M K Martin",
          "affiliation": ""
        },
        {
          "name": "Steve Zdancewic",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 2010 International Symposium on Memory Management",
      "type": "research-paper",
      "abstract": "Temporal memory safety errors, such as dangling pointer dereferences and double frees, are a prevalent source of software bugs in unmanaged languages such as C. Existing schemes that attempt to retrofit temporal safety for such languages have high runtime overheads and/or are incomplete, thereby limiting their effectiveness as debugging aids. This paper presents CETS, a compile-time transformation for detecting all violations of temporal safety in C programs. Inspired by existing approaches, CETS maintains a unique identifier with each object, associates this metadata with the pointers in a disjoint metadata space to retain memory layout compatibility, and checks that the object is still allocated on pointer dereferences. A formal proof shows that this is sufficient to provide temporal safety even in the presence of arbitrary casts if the program contains no spatial safety violations. Our CETS prototype employs both temporal check removal optimizations and traditional compiler optimizations to achieve a runtime overhead of just 48% on average. When combined with a spatial-checking system, the average overall overhead is 116% for complete memory safety.",
      "paperUrl": "http://www.seas.upenn.edu/~santoshn/ismm10-cets.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-06-ISMM-CETS.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2010-bypassing-races-in-live-applications-with-execution-filters",
      "source": "llvm-org-pubs",
      "title": "Bypassing Races in Live Applications with Execution Filters",
      "authors": [
        {
          "name": "Jingyue Wu",
          "affiliation": ""
        },
        {
          "name": "Heming Cui",
          "affiliation": ""
        },
        {
          "name": "Junfeng Yang",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the Ninth Symposium on Operating Systems Design and Implementation (OSDI '10) | Vancouver, BC, Canada",
      "type": "research-paper",
      "abstract": "Deployed multithreaded applications contain many races because these applications are difficult to write, test, and debug. Worse, the number of races in deployed applications may drastically increase due to the rise of multicore hardware and the immaturity of current race detectors. LOOM is a \"live-workaround\" system designed to quickly and safely bypass application races at runtime. LOOM provides a flexible and safe language for developers to write execution filters that explicitly synchronize code. It then uses an evacuation algorithm to safely install the filters to live applications to avoid races. It reduces its performance overhead using hybrid instrumentation that combines static and dynamic instrumentation. We evaluated LOOM on nine real races from a diverse set of six applications, including MySQL and Apache. Our results show that (1) LOOM can safely fix all evaluated races in a timely manner, thereby increasing application availability; (2) LOOM incurs little performance overhead; (3) LOOM scales well with the number of application threads; and (4) LOOM is easy to use.",
      "paperUrl": "https://llvm.org/pubs/2010-10-OSDI-BypassingRaces.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-10-OSDI-BypassingRaces.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-bit-level-optimization-for-high-level-synthesis-and-fpga-based-acceleration",
      "source": "llvm-org-pubs",
      "title": "Bit-Level Optimization for High-Level Synthesis and FPGA-Based Acceleration",
      "authors": [
        {
          "name": "Jiyu Zhang",
          "affiliation": ""
        },
        {
          "name": "Zhiru Zhang",
          "affiliation": ""
        },
        {
          "name": "Sheng Zhou",
          "affiliation": ""
        },
        {
          "name": "Mingxing Tan",
          "affiliation": ""
        },
        {
          "name": "Xianhua Liu",
          "affiliation": ""
        },
        {
          "name": "Xu Cheng",
          "affiliation": ""
        },
        {
          "name": "Jason Cong",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "Proc. of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'10) | Monterey, CA",
      "type": "thesis",
      "abstract": "Automated hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level programming languages, such as C/C++, the description of bitwise access and computation is not as direct as hardware description languages, and high-level synthesis of algorithmic descriptions may generate suboptimal implementations for bitwise computation-intensive applications. In this paper we introduce a bit-level transformation and optimization approach to assisting high-level synthesis of algorithmic descriptions. We introduce a bit-flow graph to capture bit-value information. Analysis and optimizing transformations can be performed on this representation, and the optimized results are transformed back to the standard data-flow graphs extended with a few instructions representing bitwise access. This allows high-level synthesis tools to automatically generate circuits with higher quality. Experiments show that our algorithm can reduce slice usage by 29.8% on average for a set of real-life benchmarks on Xilinx Virtex-4 FPGAs. In the meantime, the clock period is reduced by 13.6% on average, with an 11.4% latency reduction.",
      "paperUrl": "https://llvm.org/pubs/2010-02-FPGA-BitLevel.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-02-FPGA-BitLevel.html",
      "tags": [
        "C++",
        "Programming Languages"
      ]
    },
    {
      "id": "pubs-2010-an-llvm-backend-for-ghc",
      "source": "llvm-org-pubs",
      "title": "An LLVM Backend for GHC",
      "authors": [
        {
          "name": "David A. Terei",
          "affiliation": ""
        },
        {
          "name": "Manuel M. T. Chakravarty",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "ACM SIGPLAN Haskell Symposium 2010 | Baltimore, Maryland",
      "type": "research-paper",
      "abstract": "In the presence of ever-changing computer architectures, high-quality optimising compiler backends are moving targets that require specialist knowledge and sophisticated algorithms. In this paper, we explore a new backend for the Glasgow Haskell Compiler (GHC) that leverages the Low Level Virtual Machine (LLVM), a new breed of compiler written explicitly for use by other compiler writers, not high-level programmers, that promises to enable outsourcing of low-level and architecture-dependent aspects of code generation. We discuss the conceptual challenges and our backend design. We also provide an extensive quantitative evaluation of the performance of the backend and of the code it produces.",
      "paperUrl": "https://llvm.org/pubs/2010-09-HASKELLSYM-LLVM-GHC.pdf",
      "sourceUrl": "https://llvm.org/pubs/2010-09-HASKELLSYM-LLVM-GHC.html",
      "tags": [
        "Backend",
        "Performance"
      ]
    },
    {
      "id": "pubs-2010-a-c-to-rtl-flow-as-an-energy-efficient-alternative-to-embedded-processors-in-digital-systems",
      "source": "llvm-org-pubs",
      "title": "A C-to-RTL Flow as an Energy Efficient Alternative to Embedded Processors in Digital Systems",
      "authors": [
        {
          "name": "Sameer D. Sahasrabuddhe",
          "affiliation": ""
        },
        {
          "name": "Sreenivas Subramanian",
          "affiliation": ""
        },
        {
          "name": "Kunal P. Ghosh",
          "affiliation": ""
        },
        {
          "name": "Kavi Arya",
          "affiliation": ""
        },
        {
          "name": "Madhav P. Desai",
          "affiliation": ""
        }
      ],
      "year": "2010",
      "venue": "13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools | Lille, France",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1109/DSD.2010.52",
      "sourceUrl": "",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2009-zoltar-a-spectrum-based-fault-localization-tool",
      "source": "llvm-org-pubs",
      "title": "Zoltar: a spectrum-based fault localization tool",
      "authors": [
        {
          "name": "Tom Janssen",
          "affiliation": ""
        },
        {
          "name": "Rui Abreu",
          "affiliation": ""
        },
        {
          "name": "Arjan J.C. van Gemund",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 2009 ESEC/FSE workshop on Software integration and evolution @ runtime | Amsterdam, The Netherlands",
      "type": "presentation-paper",
      "abstract": "Locating software components which are responsible for observed failures is the most expensive, error-prone phase in the software development life cycle. Automated diagnosis of software faults can improve the efficiency of the debugging process, and is therefore an important process for the development of dependable software. In this paper we present a toolset for automatic fault localization, dubbed Zoltar, which adopts a spectrum-based fault localization technique. The toolset provides the infrastructure to automatically instrument the source code of software programs to produce runtime data, which is subsequently analyzed to return a ranked list of likely faulty locations. Aimed at total automation (e.g., for runtime fault diagnosis), Zoltar has the capability of instrumenting the program under analysis with fault screeners, for automatic error detection. Using a small thread-based example program as well as a large realistic program, we show the applicability of the proposed toolset.",
      "paperUrl": "https://llvm.org/pubs/2009-08-Zoltar.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-08-Zoltar.html",
      "tags": [
        "Infrastructure"
      ]
    },
    {
      "id": "pubs-2009-woolcano-an-architecture-and-tool-flow-for-dynamic-instruction-set-extension-on-xilinx-virtex-4-fx-2",
      "source": "llvm-org-pubs",
      "title": "Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX",
      "authors": [
        {
          "name": "Mariusz Grad",
          "affiliation": ""
        },
        {
          "name": "Christian Plessl",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proceedings of IEEE Symposium on Field-Programmable Custom Machines (FCCM 2009) | Napa, CA, USA",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://homepages.uni-paderborn.de/mgrad/Mariusz_Grad_Homepage/Publications_files/grad09_fccm_poster.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-woolcano-an-architecture-and-tool-flow-for-dynamic-instruction-set-extension-on-xilinx-virtex-4-fx",
      "source": "llvm-org-pubs",
      "title": "Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX",
      "authors": [
        {
          "name": "Mariusz Grad",
          "affiliation": ""
        },
        {
          "name": "Christian Plessl",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2009) | Las Vegas, Nevada, USA",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "http://homepages.uni-paderborn.de/mgrad/Mariusz_Grad_Homepage/Publications_files/grad09_ersa_paper.pdf",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-verifying-the-implementation-of-an-operating-system-scheduler",
      "source": "llvm-org-pubs",
      "title": "Verifying the Implementation of an Operating System Scheduler",
      "authors": [
        {
          "name": "Moritz Kleine",
          "affiliation": ""
        },
        {
          "name": "Bjorn Bartels",
          "affiliation": ""
        },
        {
          "name": "Thomas Gothel",
          "affiliation": ""
        },
        {
          "name": "Sabine Glesner",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "IEEE International Symposium on Theoretical Aspects of Software Engineering | Tianjin, China",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1109/tase.2009.58",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-toward-automatic-data-structure-replacement-for-effective-parallelization",
      "source": "llvm-org-pubs",
      "title": "Toward Automatic Data Structure Replacement for Effective Parallelization",
      "authors": [
        {
          "name": "Changhee Jung",
          "affiliation": ""
        },
        {
          "name": "Nathan Clark",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. Workshop on Parallel Execution of Sequential Programs on Multicore Architectures (PESPMA'09)",
      "type": "presentation-paper",
      "abstract": "Data structures define how values being computed are stored and accessed within programs. By recognizing what data structures are being used in an application, tools can make applications more robust by enforcing data structure consistency properties, and developers can better understand and more easily modify applications to suit the target architecture for a particular application. This paper presents the design and application of DDT, a new program analysis tool that automatically identifies data structures within an application. A binary application is instrumented to dynamically monitor how the data is stored and organized for a set of sample inputs. The instrumentation detects which functions interact with the stored data, and creates a signature for these functions using dynamic invariant detection. The invariants of these functions are then matched against a library of known data structures, providing a probable identification. That is, DDT uses program consistency properties to identify what data structures an application employs. The empirical evaluation shows that this technique is highly accurate across several different implementations of standard data structures.",
      "paperUrl": "https://llvm.org/pubs/2009-06-DSReplacement.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-DSReplacement.html",
      "tags": []
    },
    {
      "id": "pubs-2009-totalprof-a-fast-and-accurate-retargetable-source-code-profiler",
      "source": "llvm-org-pubs",
      "title": "TotalProf: a fast and accurate retargetable source code profiler",
      "authors": [
        {
          "name": "Lei Gao",
          "affiliation": ""
        },
        {
          "name": "Jia Huang",
          "affiliation": ""
        },
        {
          "name": "Jianjiang Ceng",
          "affiliation": ""
        },
        {
          "name": "Rainer Leupers",
          "affiliation": ""
        },
        {
          "name": "Gerd Ascheid",
          "affiliation": ""
        },
        {
          "name": "Heinrich Meyr",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis (CODES+ISSS'09) | Grenoble, France",
      "type": "thesis",
      "abstract": "Profilers play an important role in software/hardware de- sign, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread approach adopted in the embedded domain is Instruction Set Simulation (ISS) based profiling, which pro- vides uncompromised accuracy but limited execution speed. Source code profilers, on the contrary, are fast but less accu- rate. This paper introduces TotalProf, a fast and accurate source code cross profiler that estimates the performance of an application from three aspects: First, code optimiza- tion and a novel virtual compiler backend are employed to resemble the course of target compilation. Second, an opti- mistic static scheduler is introduced to estimate the behav- ior of the target processor’s datapath. Last but not least, dynamic events, such as cache misses, bus contention and branch prediction failures, are simulated at runtime. With an abstract architecture description, the tool can be easily retargeted in a performance characteristics oriented way to estimate different processor architectures, including DSPs and VLIW machines. Multiple instances of TotalProf can be integrated with SystemC to support heterogeneous Multi- Processor System-on-Chip (MPSoC) profiling. With only about a 5 to 15% error rate introduced to the major per- formance metrics, such as cycle count, memory accesses and cache misses, a more than one Giga-Instruction-Per-Second (GIPS) execution speed is achieved.",
      "paperUrl": "https://llvm.org/pubs/2009-10-CODES-TotalProf.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-10-CODES-TotalProf.html",
      "tags": [
        "Backend",
        "Embedded",
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-speculative-parallelization-of-sequential-loops-on-multicores",
      "source": "llvm-org-pubs",
      "title": "Speculative Parallelization of Sequential Loops on Multicores",
      "authors": [
        {
          "name": "Chen Tian",
          "affiliation": ""
        },
        {
          "name": "Min Feng",
          "affiliation": ""
        },
        {
          "name": "Vijay Nagarajan",
          "affiliation": ""
        },
        {
          "name": "Rajiv Gupta",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "International Journal of Parallel Programming",
      "type": "research-paper",
      "abstract": "The advent of multicores presents a promising opportunity for speeding up the execution of sequential programs through their parallelization. In this paper we present a novel solution for efficiently supporting software-based speculative parallelization of sequential loops on multicore processors. The execution model we employ is based upon state separation, an approach for separately maintaining the speculative state of parallel threads and non-speculative state of the computation. If speculation is successful, the results produced by parallel threads in speculative state are committed by copying them into the computation’s non-speculative state. If misspeculation is detected, no costly state recovery mechanisms are needed as the speculative state can be simply discarded. Techniques are proposed to reduce the cost of data copying between non-speculative and speculative state and efficiently carrying out misspeculation detection. We apply the above approach to speculative parallelization of loops in several sequential programs which results in significant speedups on a Dell PowerEdge 1900 server with two Intel Xeon quad-core processors.",
      "paperUrl": "https://llvm.org/pubs/2009-06-JPP-SpeculativeParallel.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-JPP-SpeculativeParallel.html",
      "tags": []
    },
    {
      "id": "pubs-2009-softbound-highly-compatible-and-complete-spatial-memory-safety-for-c",
      "source": "llvm-org-pubs",
      "title": "SoftBound: Highly Compatible and Complete Spatial Memory Safety for C",
      "authors": [
        {
          "name": "Santosh Nagarakatte",
          "affiliation": ""
        },
        {
          "name": "Jianzhou Zhao",
          "affiliation": ""
        },
        {
          "name": "Milo M K Martin",
          "affiliation": ""
        },
        {
          "name": "Steve Zdancewic",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. ACM SIGPLAN 2009 Conference on Programming Language Design and Implementation (PLDI'09) | Dublin, Ireland",
      "type": "research-paper",
      "abstract": "The serious bugs and security vulnerabilities facilitated by C/C++'s lack of bounds checking are well known, yet C and C++ remain in widespread use. Unfortunately, C's arbitrary pointer arithmetic, conflation of pointers and arrays, and programmer-visible memory layout make retrofitting C/C++ with spatial safety guarantees extremely challenging. Existing approaches suffer from incompleteness, have high runtime overhead, or require non-trivial changes to the C source code. Thus far, these deficiencies have prevented widespread adoption of such techniques. This paper proposes SoftBound, a compile-time transformation for enforcing spatial safety of C. Inspired by HardBound, a previously proposed hardware-assisted approach, SoftBound similarly records base and bound information for every pointer as disjoint metadata. This decoupling enables SoftBound to provide spatial safety without requiring changes to C source code. Unlike HardBound, SoftBound is a software-only approach and performs metadata manipulation only when loading or storing pointer values. A formal proof shows that this is sufficient to provide spatial safety even in the presence of arbitrary casts. SoftBound's full checking mode provides complete spatial violation detection with 67% runtime overhead on average. To further reduce overheads, SoftBound has a store-only checking mode that successfully detects all the security vulnerabilities in a test suite at the cost of only 21% runtime overhead on average.",
      "paperUrl": "https://llvm.org/pubs/2009-06-PLDI-SoftBound.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-PLDI-SoftBound.html",
      "tags": [
        "C++",
        "Security"
      ]
    },
    {
      "id": "pubs-2009-semi-sparse-flow-sensitive-pointer-analysis",
      "source": "llvm-org-pubs",
      "title": "Semi-sparse flow-sensitive pointer analysis",
      "authors": [
        {
          "name": "Ben Hardekopf",
          "affiliation": ""
        },
        {
          "name": "Calvin Lin",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 36th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages (POPL'09) | Savannah, GA, USA",
      "type": "research-paper",
      "abstract": "Pointer analysis is a prerequisite for many program analyses, and the effectiveness of these analyses depends on the precision of the pointer information they receive. Two major axes of pointer analysis precision are flow-sensitivity and context-sensitivity, and while there has been significant recent progress regarding scalable context-sensitive pointer analysis, relatively little progress has been made in improving the scalability of flow-sensitive pointer analysis. This paper presents a new interprocedural, flow-sensitive pointer analysis algorithm that combines two ideas-semi-sparse analysis and a novel use of BDDs-that arise from a careful understanding of the unique challenges that face flow-sensitive pointer analysis. We evaluate our algorithm on 12 C benchmarks ranging from 11K to 474K lines of code. Our fastest algorithm is on average 197x faster and uses 4.6x less memory than the state of the art, and it can analyze programs that are an order of magnitude larger than the previous state of the art.",
      "paperUrl": "https://llvm.org/pubs/2009-01-POPL-PointerAnalysis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-01-POPL-PointerAnalysis.html",
      "tags": []
    },
    {
      "id": "pubs-2009-selective-symbolic-execution",
      "source": "llvm-org-pubs",
      "title": "Selective Symbolic Execution",
      "authors": [
        {
          "name": "Vitaly Chipounov",
          "affiliation": ""
        },
        {
          "name": "Vlad Georgescu",
          "affiliation": ""
        },
        {
          "name": "Cristian Zamfir",
          "affiliation": ""
        },
        {
          "name": "George Candea",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. Fifth Workshop on Hot Topics in System Dependability (HotDep'09) | Lisbon, Portugal",
      "type": "presentation-paper",
      "abstract": "Symbolic execution is a powerful technique for analyzing program behavior, finding bugs, and generating tests, but suffers from severely limited scalability: the largest programs that can be symbolically executed today are on the order of thousands of lines of code. To ensure feasibility of symbolic execution, even small programs must curtail their interactions with libraries, the operating system, and hardware devices. This paper introduces selective symbolic execution, a technique for creating the illusion of full-system symbolic execution, while symbolically running only the code that is of interest to the developer. We describe a prototype that can symbolically execute arbitrary portions of a full system, including applications, libraries, operating system, and device drivers. It seamlessly transitions back and forth between symbolic and concrete execution, while transparently converting system state from symbolic to concrete and back. Our technique makes symbolic execution practical for large software that runs in real environments, without requiring explicit modeling of these environments.",
      "paperUrl": "https://llvm.org/pubs/2009-06-HotDep-SymbolicExec.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-HotDep-SymbolicExec.html",
      "tags": [
        "Libraries"
      ]
    },
    {
      "id": "pubs-2009-scheduling-techniques-for-multi-core-architectures",
      "source": "llvm-org-pubs",
      "title": "Scheduling Techniques for Multi-Core Architectures",
      "authors": [
        {
          "name": "Akira Hatanaka",
          "affiliation": ""
        },
        {
          "name": "Nader Bagherzadeh",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "2009 Sixth International Conference on Information Technology: New Generations",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1109/itng.2009.219",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-soru-a-reconfigurable-vector-unit-for-adaptable-embedded-systems",
      "source": "llvm-org-pubs",
      "title": "SORU: A Reconfigurable Vector Unit for Adaptable Embedded Systems",
      "authors": [
        {
          "name": "José",
          "affiliation": ""
        },
        {
          "name": "M. Moya",
          "affiliation": ""
        },
        {
          "name": "Javier Rodrí",
          "affiliation": ""
        },
        {
          "name": "uez",
          "affiliation": ""
        },
        {
          "name": "et al",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1007/978-3-642-00641-8_25",
      "sourceUrl": "",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2009-register-allocation-deconstructed",
      "source": "llvm-org-pubs",
      "title": "Register allocation deconstructed",
      "authors": [
        {
          "name": "David Ryan Koes",
          "affiliation": ""
        },
        {
          "name": "Seth Copen Goldstein",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 12th International Workshop on Software and Compilers for Embedded Systems (SCOPES'09) | Nice, France",
      "type": "presentation-paper",
      "abstract": "Register allocation is a fundamental part of any optimizing compiler. Effectively managing the limited register resources of the constrained architectures commonly found in embedded systems is essential in order to maximize code quality. In this paper we deconstruct the register allocation problem into distinct components: coalescing, spilling, move insertion, and assignment. Using an optimal register allocation framework, we empirically evaluate the importance of each of the components, the impact of component integration, and the effectiveness of existing heuristics. We evaluate code quality both in terms of code performance and code size and consider four distinct instruction set architectures: ARM, Thumb, x86, and x86-64. The results of our investigation reveal general principles for register allocation design.",
      "paperUrl": "https://llvm.org/pubs/2009-04-SCOPES-RegisterAllocationDeconstructed.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-04-SCOPES-RegisterAllocationDeconstructed.html",
      "tags": [
        "Embedded",
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-recovery-domains-an-organizing-principle-for-recoverable-operating-systems",
      "source": "llvm-org-pubs",
      "title": "Recovery Domains: An Organizing Principle for Recoverable Operating Systems",
      "authors": [
        {
          "name": "Andrew Lenharth",
          "affiliation": ""
        },
        {
          "name": "Samuel T. King",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the Fourteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '09)",
      "type": "research-paper",
      "abstract": "We describe a strategy for enabling existing commodity operating systems to recover from unexpected run-time errors in nearly any part of the kernel, including core kernel components. Our approach is dynamic and request-oriented, in the sense that it isolates the effects of a fault to requests that cause a fault rather than to static kernel components. The approach is based on a notion of ``recovery domains,'' an organizing principle to enable partial rollback of affected state within a request in a multithreaded system. We have applied this approach to the Linux kernel and it required less than 126 lines of changed or new code: the other changes are all performed by a simple instrumentation pass of a compiler. Our experiments show that the approach is able to recover from otherwise fatal faults with minimal collateral impact during a recovery event.",
      "paperUrl": "https://llvm.org/pubs/2009-03-ASPLOS-Recovery.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-03-ASPLOS-Recovery.html",
      "tags": []
    },
    {
      "id": "pubs-2009-progressive-spill-code-placement",
      "source": "llvm-org-pubs",
      "title": "Progressive spill code placement",
      "authors": [
        {
          "name": "Dietmar Ebner",
          "affiliation": ""
        },
        {
          "name": "Bernhard Scholz",
          "affiliation": ""
        },
        {
          "name": "Andreas Krall",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems (CASES'09) | Grenoble, France",
      "type": "thesis",
      "abstract": "Register allocation has gained renewed attention in the recent past. Several authors propose a separation of the problem into decoupled sub-tasks including spilling, allocation, assignment, and coalescing. This approach is largely motivated by recent advances in SSA-based register allocation that suggest that a decomposition does not significantly degrade the overall allocation quality. The algorithmic challenges of intra-procedural spilling have been neglected so far and very crude heuristics were employed. In this work, (1) we introduce the constrained min-cut (CMC) problem for solving the spilling problem, (2) we provide an integer linear program formulation for computing an optimal solution of CMC, and (3) we devise a progressive Lagrangian solver that is viable for production compilers. Our experiments with Spec2k and MiBench show that optimal solutions are feasible, even for very large programs, and that heuristics leave significant potential behind for small register files.",
      "paperUrl": "https://llvm.org/pubs/2009-10-CASES-ProgressiveSpill.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-10-CASES-ProgressiveSpill.html",
      "tags": []
    },
    {
      "id": "pubs-2009-programmable-and-scalable-architecture-for-graphics-processing-units",
      "source": "llvm-org-pubs",
      "title": "Programmable and Scalable Architecture for Graphics Processing Units",
      "authors": [
        {
          "name": "Carlos S. Lama",
          "affiliation": ""
        },
        {
          "name": "Pekka Jaaskelainen",
          "affiliation": ""
        },
        {
          "name": "Jarmo Takala",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation | Samos, Greece",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1007/978-3-642-03138-0_2",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-program-analysis-for-bug-detection-using-parfait",
      "source": "llvm-org-pubs",
      "title": "Program Analysis for Bug Detection using Parfait",
      "authors": [
        {
          "name": "Cristina Cifuentes",
          "affiliation": ""
        },
        {
          "name": "Nathan Keynes",
          "affiliation": ""
        },
        {
          "name": "Lian Li",
          "affiliation": ""
        },
        {
          "name": "Bernhard Scholz",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 2009 ACM SIGPLAN workshop on Partial evaluation and program manipulation (PEPM'09) | Savannah, GA, USA",
      "type": "presentation-paper",
      "abstract": "The goal of the Parfait project is to find bugs in C source code in a scalable and precise way. To this end, Parfait was designed as a framework with layers of sound program analyses, multiple layers per bug type, to identify bugs in a program more quickly and accurately. Parfait also aims to identify security bugs, i.e., bugs that may be exploited by a malicious user. To this end, an optional pre-processing step is available to reduce the scope of potential bugs of interest. To evaluate Parfait's precision and recall, we have developed BegBunch, a bug benchmarking suite that contains existing synthetic benchmarks and samples of bugs (\"bug kernels\") taken from open source code.",
      "paperUrl": "https://llvm.org/pubs/2009-01-PEPM-Parfait.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-01-PEPM-Parfait.html",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2009-precise-simulation-of-interrupts-using-a-rollback-mechanism",
      "source": "llvm-org-pubs",
      "title": "Precise simulation of interrupts using a rollback mechanism",
      "authors": [
        {
          "name": "Florian Brandner",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 12th International Workshop on Software and Compilers for Embedded Systems (SCOPES'09) | Nice, France",
      "type": "presentation-paper",
      "abstract": "Instruction set simulation based on dynamic compilation is a popular approach that focuses on fast simulation of user-visible features according to the instruction-set-architecture abstraction of a given processor. Simulation of interrupts, even though they are rare events, is very expensive for these simulators, because interrupts may occur anytime at any phase of the programs execution. Many optimizations in compiling simulators can not be applied or become less beneficial in the presence of interrupts. We propose a rollback mechanism in order to enable effective optimizations to be combined with cycle accurate handling of interrupts. Our simulator speculatively executes instructions of the emulated processor assuming that no interrupts will occur. At restore-points this assumption is verified and the processor state reverted to an earlier restore-point if an interrupt did actually occur. All architecture dependent simulation functions are derived using an architecture description language that is capable to automatically generate optimized simulators using our new approach. We are able to eliminate most of the overhead usually induced by interrupts. The simulation speed is improved up to a factor of 2.95 and compilation time is reduced by nearly 30% even for lower compilation thresholds.",
      "paperUrl": "https://llvm.org/pubs/2009-04-SCOPES-SimulationOfInterruptsWithRollback.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-04-SCOPES-SimulationOfInterruptsWithRollback.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2009-performance-modelling-for-avionics-systems",
      "source": "llvm-org-pubs",
      "title": "Performance Modelling for Avionics Systems",
      "authors": [
        {
          "name": "Visar Januzaj",
          "affiliation": ""
        },
        {
          "name": "Ralf Mauersberger",
          "affiliation": ""
        },
        {
          "name": "Florian Biechele",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Computer Aided Systems Theory (EUROCAST 2009)",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1007/978-3-642-04772-5_107",
      "sourceUrl": "",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-parallelizing-sequential-applications-on-commodity-hardware-using-a-low-cost-software-transactional-memory",
      "source": "llvm-org-pubs",
      "title": "Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory",
      "authors": [
        {
          "name": "Mojtaba Mehrara",
          "affiliation": ""
        },
        {
          "name": "Jeff Hao",
          "affiliation": ""
        },
        {
          "name": "Po-Chun Hsu",
          "affiliation": ""
        },
        {
          "name": "Scott Mahlke",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. ACM SIGPLAN 2009 Conference on Programming Language Design and Implementation (PLDI'09) | Dublin, Ireland",
      "type": "research-paper",
      "abstract": "Multicore designs have emerged as the mainstream design paradigm for the microprocessor industry. Unfortunately, providing multiple cores does not directly translate into performance for most applications. The industry has already fallen short of the decades-old performance trend of doubling performance every 18 months. An attractive approach for exploiting multiple cores is to rely on tools, both compilers and runtime optimizers, to automatically extract threads from sequential applications. However, despite decades of research on automatic parallelization, most techniques are only effective in the scientific and data parallel domains where array dominated codes can be precisely analyzed by the compiler. Thread-level speculation offers the opportunity to expand parallelization to general-purpose programs, but at the cost of expensive hardware support. In this paper, we focus on providing low-overhead software support for exploiting speculative parallelism. We propose STMlite, a light-weight software transactional memory model that is customized to facilitate profile-guided automatic loop parallelization. STMlite eliminates a considerable amount of checking and locking overhead in conventional software transactional memory models by decoupling the commit phase from main transaction execution. Further, strong atomicity requirements for generic transactional memories are unnecessary within a stylized automatic parallelization framework. STMlite enables sequential applications to extract meaningful performance gains on commodity multicore hardware.",
      "paperUrl": "https://llvm.org/pubs/2009-06-PLDI-Parallelizing.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-PLDI-Parallelizing.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-natively-probabilistic-computation",
      "source": "llvm-org-pubs",
      "title": "Natively Probabilistic Computation",
      "authors": [
        {
          "name": "Vikash Kumar Mansinghka",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Ph.D. Thesis, Massachusetts Institute of Technology | USA",
      "type": "thesis",
      "abstract": "I introduce a new set of natively probabilistic computing abstractions, including probabilistic generalizations of Boolean circuits, backtracking search and pure Lisp. I show how these tools let one compactly specify probabilistic generative models, generalize and parallelize widely used sampling algorithms like rejection sampling and Markov chain Monte Carlo, and solve difficult Bayesian inference problems. I first introduce Church, a probabilistic programming language for describing probabilistic generative processes that induce distributions, which generalizes Lisp, a language for describing deterministic procedures that induce functions. I highlight the ways randomness meshes with the reflectiveness of Lisp to support the representation of structured, uncertain knowledge, including nonparametric Bayesian models from the current literature, programs for decision making under uncertainty, and programs that learn very simple programs from data. I then introduce systematic stochastic search, a recursive algorithm for exact and approximate sampling that generalizes a popular form of backtracking search to the broader setting of stochastic simulation and recovers widely used particle filters as a special case. I use it to solve probabilistic reasoning problems from statistical physics, causal reasoning and stereo vision. Finally, I introduce stochastic digital circuits that model the probability algebra just as traditional Boolean circuits model the Boolean algebra. I show how these circuits can be used to build massively parallel, fault-tolerant machines for sampling and allow one to efficiently run Markov chain Monte Carlo methods on models with hundreds of thousands of variables in real time. I emphasize the ways in which these ideas fit together into a coherent software and hardware stack for natively probabilistic computing, organized around distributions and samplers rather than deterministic functions. I argue that by building uncertainty and randomness into the foundations of our programming languages and computing machines, we may arrive at ones that are more powerful, flexible and efficient than deterministic designs, and are in better alignment with the needs of computational science, statistics and artificial intelligence.",
      "paperUrl": "https://llvm.org/pubs/2009-06-MansinghkaThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-MansinghkaThesis.html",
      "tags": [
        "Programming Languages"
      ]
    },
    {
      "id": "pubs-2009-memory-subsystem-simulation-in-software-tlm-t-models",
      "source": "llvm-org-pubs",
      "title": "Memory subsystem simulation in software TLM/T models",
      "authors": [
        {
          "name": "Eric Cheung",
          "affiliation": ""
        },
        {
          "name": "Harry Hsieh",
          "affiliation": ""
        },
        {
          "name": "Felice Balarin",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 14th Asia South Pacific Design Automation Conference (ASP-DAC'09) | Yokohama, Japan",
      "type": "research-paper",
      "abstract": "Design of Multiprocessor System-on-a-Chips requires efficient and accurate simulation of every component. Since the memory subsystem accounts for up to 50% of the performance and energy expenditures, it has to be considered in system-level design space exploration. In this paper, we present a novel technique to simulate memory accesses in software TLM/T models. We use a compiler to automatically expose all memory accesses in software and annotate them onto efficient TLM/T models. A reverse address map provides target memory addresses for accurate cache and memory simulation. Simulating at more than 10MHz, our models allow realistic architectural design space explorations on memory subsystems. We demonstrate our approach with a design exploration case study of an industrial-strength MPEG-2 decoder.",
      "paperUrl": "https://llvm.org/pubs/2009-01-ASP-DAC-MemorySimulation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-01-ASP-DAC-MemorySimulation.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-memory-safety-for-low-level-software-hardware-interactions",
      "source": "llvm-org-pubs",
      "title": "Memory Safety for Low-Level Software/Hardware Interactions",
      "authors": [
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Nicolas Geoffray",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the Eighteenth Usenix Security Symposium | Montreal, Canada",
      "type": "research-paper",
      "abstract": "Systems that enforce memory safety for today's operating system kernels and other system software do not account for the behavior of low-level software/hardware interactions such as memory-mapped I/O, MMU configuration, and context switching. Bugs in such low-level interactions can lead to violations of the memory safety guarantees provided by a safe execution environment and can lead to exploitable vulnerabilities in system software. In this work, we present a set of program analysis and run-time instrumentation techniques that ensure that errors in these low-level operations do not violate the assumptions made by a safety checking system. Our design introduces a small set of abstractions and interfaces for manipulating processor state, kernel stacks, memory mapped I/O objects, MMU mappings, and self modifying code to achieve this goal, without moving resource allocation and management decisions out of the kernel. We have added these techniques to a compiler-based virtual machine called Secure Virtual Architecture (SVA), to which the standard Linux kernel has been ported previously. Our design changes to SVA required only an additional 100 lines of code to be changed in this kernel. Our experimental results show that our techniques prevent reported memory safety violations due to low-level Linux operations and that these violations are not prevented by SVA without our techniques . Moreover, the new techniques in this paper introduce very little overhead over and above the existing overheads of SVA. Taken together, these results indicate that it is clearly worthwhile to add these techniques to an existing memory safety system.",
      "paperUrl": "https://llvm.org/pubs/2009-08-12-UsenixSecurity-SafeSVAOS.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-08-12-UsenixSecurity-SafeSVAOS.html",
      "tags": []
    },
    {
      "id": "pubs-2009-mapping-parallelism-to-multi-cores-a-machine-learning-based-approach",
      "source": "llvm-org-pubs",
      "title": "Mapping parallelism to multi-cores: a machine learning based approach",
      "authors": [
        {
          "name": "Zheng Wang",
          "affiliation": ""
        },
        {
          "name": "Michael F.P. O'Boyle",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming (PPoPP'09)",
      "type": "research-paper",
      "abstract": "The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-based approach to mapping such parallelism using machine learning. It develops two predictors: a data sensitive and a data insensitive predictor to select the best mapping for parallel programs. They predict the number of threads and the scheduling policy for any given program using a model learnt off-line. By using low-cost profiling runs, they predict the mapping for a new unseen program across multiple input data sets. We evaluate our approach by selecting parallelism mapping configurations for OpenMP programs on two representative but different multi-core platforms (the Intel Xeon and the Cell processors). Performance of our technique is stable across programs and architectures. On average, it delivers above 96% performance of the maximum available on both platforms. It achieve, on average, a 37% (up to 17.5 times) performance improvement over the OpenMP runtime default scheme on the Cell platform. Compared to two recent prediction models, our predictors achieve better performance with a significant lower profiling cost.",
      "paperUrl": "https://llvm.org/pubs/2009-02-PPoPP-MappingParallelism.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-02-PPoPP-MappingParallelism.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-memmu-memory-expansion-for-mmu-less-embedded-systems",
      "source": "llvm-org-pubs",
      "title": "MEMMU: Memory expansion for MMU-less embedded systems",
      "authors": [
        {
          "name": "Lan S. Bai",
          "affiliation": ""
        },
        {
          "name": "Lei Yang",
          "affiliation": ""
        },
        {
          "name": "Robert P. Dick",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the ACM Transactions on Embedded Computing Systems (TECS) | New York, NY, USA",
      "type": "research-paper",
      "abstract": "Random access memory (RAM) is tightly constrained in the least expensive, lowest-power embedded systems such as sensor network nodes and portable consumer electronics. The most widely used sensor network nodes have only 4 to 10KB of RAM and do not contain memory management units (MMUs). It is difficult to implement complex applications under such tight memory constraints. Nonetheless, price and power-consumption constraints make it unlikely that increases in RAM in these systems will keep pace with the increasing memory requirements of applications. We propose the use of automated compile-time and runtime techniques to increase the amount of usable memory in MMU-less embedded systems. The proposed techniques do not increase hardware cost, and require few or no changes to existing applications. We have developed runtime library routines and compiler transformations to control and optimize the automatic migration of application data between compressed and uncompressed memory regions, as well as a fast compression algorithm well suited to this application. These techniques were experimentally evaluated on Crossbow TelosB sensor network nodes running a number of data-collection and signal-processing applications. Our results indicate that available memory can be increased by up to 50% with less than 10% performance degradation for most benchmarks.",
      "paperUrl": "https://llvm.org/pubs/2009-04-TECS-MEMMU.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-04-TECS-MEMMU.html",
      "tags": [
        "Embedded",
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-low-level-virtual-machine-for-glasgow-haskell-compiler",
      "source": "llvm-org-pubs",
      "title": "Low Level Virtual Machine for Glasgow Haskell Compiler",
      "authors": [
        {
          "name": "David Terei",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Bachelor's Thesis, Computer Science and Engineering Dept., The University of New South Wales | Sydney, Australia",
      "type": "thesis",
      "abstract": "This thesis details the motivation, design and implementation of a new back-end for the Glasgow Haskell Compiler which uses the Low Level Virtual Machine compiler infrastructure for code generation. Haskell as implemented by GHC was found to map remarkably well onto the LLVM Assembly language, although some new approaches were required. The most notable of these being the use of a custom calling convention in order to implement GHC's optimisation feature of pinning STG virtual registers to hardware registers. In the evaluation of the LLVM back-end in regards to GHC's C and native code generator back-end, the LLVM back-end was found to offer comparable results in regards to performance in most situations with the surprising finding that LLVM's optimisations didn't offer any improvement to the run-time of the generated code. The complexity of the LLVM back-end proved to be far simpler though then either the native code generator or C back-ends and as such it offers a compelling primary back-end target for GHC.",
      "paperUrl": "https://llvm.org/pubs/2009-10-TereiThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-10-TereiThesis.html",
      "tags": [
        "Infrastructure",
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-interprocedural-bounds-checker-for-c-programs-using-symbolic-constraints-and-slicing",
      "source": "llvm-org-pubs",
      "title": "Interprocedural bounds checker for C programs using symbolic constraints and slicing",
      "authors": [
        {
          "name": "Edvin Tö",
          "affiliation": ""
        },
        {
          "name": "rö",
          "affiliation": ""
        },
        {
          "name": "k",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Undergraduate Thesis, 'Politehnica' University of Timisoara | Timisoara, Romania",
      "type": "thesis",
      "abstract": "We describe a tool for finding out-of-bounds memory access bugs in C programs, which can be used to check programs with more than 100 000 lines of source code in time comparable to compilation time. Our tool doesn't search for out-of-bounds pointers, but only for dereferences of out-of-bounds pointers (not including NULL dereferences). An interprocedural analysis marks the variables that influence the validity of the accesses, and by using slicing we reduce the program to only the code corresponding to these. Afterwards, by using a variety of code optimization techniques, we obtain a code based on which we create symbolic expressions, and using them we check whether accesses are within bounds using them. If this is undecidable based purely on the symbolic expressions, we take into account the predicates that dominate these memory accesses, and query a solver to determine the validity of the access. We eliminate the accesses we could prove, and repeat the above steps until we either prove all accesses, or we reach the inlining limit. The tool is successful in catching simple cases of common bugs encountered during application development such as off-by-one bugs.",
      "paperUrl": "https://llvm.org/pubs/2009-06-27-edwin.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-27-edwin.html",
      "tags": []
    },
    {
      "id": "pubs-2009-increasing-the-scope-and-resolution-of-interprocedural-static-single-assignment",
      "source": "llvm-org-pubs",
      "title": "Increasing the scope and resolution of Interprocedural Static Single Assignment",
      "authors": [
        {
          "name": "Silvian Calman",
          "affiliation": ""
        },
        {
          "name": "Jianwen Zhu",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 16th International Static Analysis Symposium (SAS 2009) | Los Angeles, CA",
      "type": "research-paper",
      "abstract": "While intraprocedural Static Single Assignment (SSA) is ubiquitous in modern compilers, the use of interprocedural SSA, although seemingly a natural extension, is limited. We find that part of the impediment is due to the narrow scope of variables handled by previously reported approaches, leading to limited benefits in optimization. In this study, we increase the scope of Interprocedural SSA (ISSA) to record elements and singleton heap variables. We show that ISSA scales reasonably well (to all MediaBench and most of the SPEC2K), while resolving on average 1.72 times more loads to their definition. We propose and evaluate an interprocedural copy propagation and an interprocedural liveness analysis and demonstrate their effectiveness on reducing input and output instructions by 44.5% and 23.3%, respectively. ISSA is then leveraged for constant propagation and dead code removal, where 11.8% additional expressions are folded.",
      "paperUrl": "https://llvm.org/pubs/2009-08-SAS-IPSSA.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-08-SAS-IPSSA.html",
      "tags": []
    },
    {
      "id": "pubs-2009-ensuring-correctness-of-compiled-code",
      "source": "llvm-org-pubs",
      "title": "Ensuring Correctness of Compiled Code",
      "authors": [
        {
          "name": "Ganna Zaks",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Ph.D. Thesis, Computer Science Dept., New York University | New York, NY",
      "type": "thesis",
      "abstract": "Traditionally, the verification effort is applied to the abstract algorithmic descriptions of the underlining software. However, even well understood protocols such as Peterson’s protocol for mutual exclusion, whose algorithmic description takes only half a page, have published implementations that are erroneous. Furthermore, the semantics of the implementations can be altered by optimizing compilers, which are very large applications and, consequently, are bound to have bugs. Thus, it is highly desirable to ensure the correctness of the compiled code especially in safety critical and high-assurance software. This dissertation describes two alternative approaches that bring us closer to solving the problem. First, we present Compiler Validation via Analysis of the Cross-Product (CoVaC) - a deductive framework for proving program equivalence and its application to automatic verification of transformations performed by optimizing compilers. To leverage the existing program analysis techniques, we reduce the equivalence checking problem to analysis of one system - a cross-product of the two input programs. We show how the approach can be effectively used for checking equivalence of single-threaded programs that are structurally similar. Unlike the existing frameworks, our approach accommodates absence of compiler annotations and handles most of the classical intraprocedural optimizations such as constant folding, reassociation, common subexpression elimination, code motion, branch optimizations, and others. In addition, we have developed rules for translation validation of interprocedural optimizations, which can be applied when compiler annotations are available. The second contribution is the pancam framework for model checking multi-threaded C programs. pancam first compiles a multi-threaded C program into optimized bytecode format. The framework relies on Spin, an existing explicit state model checker, to orchestrate the program's state space search. However, the program transitions and states are computed by the pancam bytecode interpreter. A feature of our approach is that not only pancam checks the actual implementation, but it can also check the code after compiler optimizations. Pancam addresses the state space explosion problem by allowing users to define data abstraction functions and to constrain the number of allowed context switches. We also describe a partial order reduction method that reduces context switches using dynamic knowledge computed on-the-fly, while being sound for both safety and liveness properties.",
      "paperUrl": "https://llvm.org/pubs/2009-05-EnsuringCorrectnessOfCompiledCode.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-05-EnsuringCorrectnessOfCompiledCode.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2009-esoftcheck-removal-of-non-vital-checks-for-fault-tolerance",
      "source": "llvm-org-pubs",
      "title": "ESoftCheck: Removal of Non-vital Checks for Fault Tolerance",
      "authors": [
        {
          "name": "Jing Yu",
          "affiliation": ""
        },
        {
          "name": "Maria Jesus Garzaran",
          "affiliation": ""
        },
        {
          "name": "Marc Snir",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the Seventh International Symposium on Code Generation and Optimization (CGO '09)",
      "type": "research-paper",
      "abstract": "As semiconductor technology scales into the deep submicron regime the occurrence of transient or soft errors will increase. This will require new approaches to error detection. Software checking approaches are attractive because they require little hardware modiﬁcation and can be easily adjusted to ﬁt different reliability and performance requirements. Unfortunately, software checking adds a signiﬁcant performance overhead. In this paper we present ESoftCheck, a set of compiler optimization techniques to determine which are the vital checks, that is, the minimum number of checks that are necessary to detect an error and roll back to a correct program state. ESoftCheck identiﬁes the vital checks on platforms where registers are hardware-protected with parity or ECC, when there are redundant checks and when checks appear in loops. ESoftCheck also provides knobs to trade reliability for performance based on the support for recovery and the degree of trustiness of the operations. Our experimental results on a Pentium 4 show that ESoftCheck can obtain 27.1% performance improvement without losing fault coverage.",
      "paperUrl": "https://llvm.org/pubs/2009-03-CGO-ESoftCheck.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-03-CGO-ESoftCheck.html",
      "tags": [
        "Performance",
        "Rust"
      ]
    },
    {
      "id": "pubs-2009-dmp-deterministic-shared-memory-multiprocessing",
      "source": "llvm-org-pubs",
      "title": "DMP: deterministic shared memory multiprocessing",
      "authors": [
        {
          "name": "Joseph Devietti",
          "affiliation": ""
        },
        {
          "name": "Brandon Lucia",
          "affiliation": ""
        },
        {
          "name": "Luis Ceze",
          "affiliation": ""
        },
        {
          "name": "Mark Oskin",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the Fourteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '09)",
      "type": "research-paper",
      "abstract": "Current shared memory multicore and multiprocessor systems are nondeterministic. Each time these systems execute a multithreaded application, even if supplied with the same input, they can produce a different output. This frustrates debugging and limits the ability to properly test multithreaded code, becoming a major stumbling block to the much-needed widespread adoption of parallel programming. In this paper we make the case for fully deterministic shared memory multiprocessing (DMP). The behavior of an arbitrary multithreaded program on a DMP system is only a function of its inputs. The core idea is to make inter-thread communication fully deterministic. Previous approaches to coping with nondeterminism in multithreaded programs have focused on replay, a technique useful only for debugging. In contrast, while DMP systems are directly useful for debugging by offering repeatability by default, we argue that parallel programs should execute deterministically in the field as well. This has the potential to make testing more assuring and increase the reliability of deployed multithreaded software. We propose a range of approaches to enforcing determinism and discuss their implementation trade-offs. We show that determinism can be provided with little performance cost using our architecture proposals on future hardware, and that software-only approaches can be utilized on existing systems.",
      "paperUrl": "https://llvm.org/pubs/2009-03-ASPLOS-DMP.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-03-ASPLOS-DMP.html",
      "tags": [
        "Performance",
        "Rust",
        "Testing"
      ]
    },
    {
      "id": "pubs-2009-ddt-design-and-evaluation-of-a-dynamic-program-analysis-for-optimizing-data-structure-usage",
      "source": "llvm-org-pubs",
      "title": "DDT: Design and Evaluation of a Dynamic Program Analysis for Optimizing Data Structure Usage",
      "authors": [
        {
          "name": "Changhee Jung",
          "affiliation": ""
        },
        {
          "name": "Nathan Clark",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42) | New York, NY",
      "type": "research-paper",
      "abstract": "Data structures define how values being computed are stored and accessed within programs. By recognizing what data structures are being used in an application, tools can make applications more robust by enforcing data structure consistency properties, and developers can better understand and more easily modify applications to suit the target architecture for a particular application. This paper presents the design and application of DDT, a new program analysis tool that automatically identifies data structures within an application. An application binary is instrumented to dynamically monitor how the data is stored and organized for a set of sample inputs. The instrumentation detects which functions inter- act with the stored data, and creates a signature for these functions using dynamic invariant detection. The invariants of these functions are then matched against a library of known data structures, providing a probable identification. That is, DDT uses program consistency properties to identify what data structures an application employs. The empirical evaluation shows that this technique is highly accurate across several different implementations of standard data structures, enabling aggressive optimizations in many situations.",
      "paperUrl": "https://llvm.org/pubs/2009-12-MICRO-DDT.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-12-MICRO-DDT.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2009-compiling-techniques-for-coarse-grained-runtime-reconfigurable-architecture",
      "source": "llvm-org-pubs",
      "title": "Compiling Techniques for Coarse Grained Runtime Reconfigurable Architecture",
      "authors": [
        {
          "name": "Mythri Alle",
          "affiliation": ""
        },
        {
          "name": "Keshavan Varadarajan",
          "affiliation": ""
        },
        {
          "name": "Alexander Fell",
          "affiliation": ""
        },
        {
          "name": "S. K. Nandy",
          "affiliation": ""
        },
        {
          "name": "Ranjani Narayan",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications",
      "type": "presentation-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1007/978-3-642-00641-8_21",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-compass-a-community-driven-parallelization-advisor-for-sequential-software",
      "source": "llvm-org-pubs",
      "title": "COMPASS: A Community-driven Parallelization Advisor for Sequential Software",
      "authors": [
        {
          "name": "Simha Sethumadhavan",
          "affiliation": ""
        },
        {
          "name": "Nipun Arora",
          "affiliation": ""
        },
        {
          "name": "Ravindra Babu Ganapathi",
          "affiliation": ""
        },
        {
          "name": "John Demme",
          "affiliation": ""
        },
        {
          "name": "Gail E. Kaiser",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 2009 ICSE Workshop on Multicore Software Engineering (IWMSE '09) | Washington, DC, USA",
      "type": "presentation-paper",
      "abstract": "The widespread adoption of multicores has renewed the emphasis on the use of parallelism to improve performance. The present and growing diversity in hardware architectures and software environments, however, continues to pose difficulties in the effective use of parallelism thus delaying a quick and smooth transition to the concurrency era. In this paper, we describe the research being conducted at Columbia University on a system called COMPASS that aims to simplify this transition by providing advice to programmers while they reengineer their code for parallelism. The advice proffered to the programmer is based on the wisdom collected from programmers who have already parallelized some similar code. The utility of COMPASS rests, not only on its ability to collect the wisdom unintrusively but also on its ability to automatically seek, find and synthesize this wisdom into advice that is tailored to the task at hand, i.e., the code the user is considering parallelizing and the environment in which the optimized program is planned to execute. COMPASS provides a platform and an extensible framework for sharing human expertise about code parallelization - widely, and on diverse hardware and software. By leveraging the \"wisdom of crowds\" model [30], which has been conjectured to scale exponentially and which has successfully worked for wikis, COMPASS aims to enable rapid propagation of knowledge about code parallelization in the context of the actual parallelization reengineering, and thus continue to extend the benefits of Moores law scaling to science and society.",
      "paperUrl": "https://llvm.org/pubs/2009-05-IWMSE-COMPASS.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-05-IWMSE-COMPASS.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-behavior-level-observability-don-t-cares-and-application-to-low-power-behavioral-synthesis",
      "source": "llvm-org-pubs",
      "title": "Behavior-Level Observability Don't-Cares and Application to Low-Power Behavioral Synthesis",
      "authors": [
        {
          "name": "Jason Cong",
          "affiliation": ""
        },
        {
          "name": "Bin Liu",
          "affiliation": ""
        },
        {
          "name": "Zhiru Zhang",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 14th ACM/IEEE international symposium on Low power electronics and design (ISLPED'09) | San Francisco, CA",
      "type": "thesis",
      "abstract": "Many techniques for power management employed in advanced RTL synthesis tools rely explicitly or implicitly on observability don't-care (ODC) conditions. In this paper we present a systematic approach to maximizing the effectiveness of these techniques by generating power-friendly RTL descriptions in a behavioral synthesis tool. We first introduce the concept of behavior-level observability and investigate its relation with observability under a given schedule, using an extension of Boolean algebra. We then propose an efficient algorithm to compute behavior-level observability on a data-flow graph. Our algorithm exploits knowledge about select and Boolean instructions, and allows certain forms of other knowledge, once uncovered, to be considered for stronger observability conditions. We also describe a behavioral synthesis flow where behavior-level observability is used to guide the scheduler toward maximizing the likelihood that execution of power-hungry instructions will be avoided under a latency constraint. Experimental results show that our approach is able to reduce total power, and it outperforms a previous method in [15] by 17.7% on average, on a set of real-world designs. To the best of our knowledge, this is the first work to use a comprehensive behavioral-level observability analysis to guide optimizations in behavioral synthesis.",
      "paperUrl": "https://llvm.org/pubs/2009-08-ISLPED.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-08-ISLPED.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2009-begbunch-benchmarking-for-c-bug-detection-tools",
      "source": "llvm-org-pubs",
      "title": "BegBunch: benchmarking for C bug detection tools",
      "authors": [
        {
          "name": "Cristina Cifuentes",
          "affiliation": ""
        },
        {
          "name": "Christian Hoermann",
          "affiliation": ""
        },
        {
          "name": "Nathan Keynes",
          "affiliation": ""
        },
        {
          "name": "Lian Li",
          "affiliation": ""
        },
        {
          "name": "Simon Long",
          "affiliation": ""
        },
        {
          "name": "Erica Mealy",
          "affiliation": ""
        },
        {
          "name": "Michael Mounteney",
          "affiliation": ""
        },
        {
          "name": "Bernhard Scholz",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 2nd International Workshop on Defects in Large Software Systems: Held in conjunction with the ACM SIGSOFT International Symposium on Software Testing and Analysis (ISSTA 2009) | Chicago, Illinois",
      "type": "presentation-paper",
      "abstract": "Benchmarks for bug detection tools are still in their infancy. Though in recent years various tools and techniques were introduced, little effort has been spent on creating a benchmark suite and a harness for a consistent quantitative and qualitative performance measurement. For assessing the performance of a bug detection tool and determining which tool is better than another for the type of code to be looked at, the following questions arise: 1) how many bugs are correctly found, 2) what is the tool's average false positive rate, 3) how many bugs are missed by the tool altogether, and 4) does the tool scale. In this paper we present our contribution to the C bug detection community: two benchmark suites that allow developers and users to evaluate accuracy and scalability of a given tool. The two suites contain buggy, mature open source code; bugs are representative of \"real world\" bugs. A harness accompanies each benchmark suite to compute automatically qualitative and quantitative performance of a bug detection tool. BegBunch has been tested to run on the Solaris, Mac OS X and Linux operating systems. We show the generality of the harness by evaluating it with our own Parfait and three publicly available bug detection tools developed by others.",
      "paperUrl": "https://llvm.org/pubs/2009-07-ISSTA-BegBunch.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-07-ISSTA-BegBunch.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-automatic-generation-of-library-bindings-using-static-analysis",
      "source": "llvm-org-pubs",
      "title": "Automatic generation of library bindings using static analysis",
      "authors": [
        {
          "name": "Tristan Ravitch",
          "affiliation": ""
        },
        {
          "name": "Steve Jackson",
          "affiliation": ""
        },
        {
          "name": "Eric Aderhold",
          "affiliation": ""
        },
        {
          "name": "Ben Liblit",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. ACM SIGPLAN 2009 Conference on Programming Language Design and Implementation (PLDI'09) | Dublin, Ireland",
      "type": "research-paper",
      "abstract": "High-level languages are growing in popularity. However, decades of C software development have produced large libraries of fast, time-tested, meritorious code that are impractical to recreate from scratch. Cross-language bindings can expose low-level C code to high-level languages. Unfortunately, writing bindings by hand is tedious and error-prone, while mainstream binding generators require extensive manual annotation or fail to offer the language features that users of modern languages have come to expect. We present an improved binding-generation strategy based on static analysis of unannotated library source code. We characterize three high-level idioms that are not uniquely expressible in C's low-level type system: array parameters, resource managers, and multiple return values. We describe a suite of interprocedural analyses that recover this high-level information, and we show how the results can be used in a binding generator for the Python programming language. In experiments with four large C libraries, we find that our approach avoids the mistakes characteristic of hand-written bindings while offering a level of Python integration unmatched by prior automated approaches. Among the thousands of functions in the public interfaces of these libraries, roughly 40% exhibit the behaviors detected by our static analyses.",
      "paperUrl": "https://llvm.org/pubs/2009-06-PLDI-LibraryBindings.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-PLDI-LibraryBindings.html",
      "tags": [
        "Libraries",
        "Static Analysis"
      ]
    },
    {
      "id": "pubs-2009-automatic-restructuring-of-linked-data-structures",
      "source": "llvm-org-pubs",
      "title": "Automatic Restructuring of Linked Data Structures",
      "authors": [
        {
          "name": "H.L.A. van der Spek",
          "affiliation": ""
        },
        {
          "name": "C.W.M. Holm",
          "affiliation": ""
        },
        {
          "name": "H.A.G. Wijshof",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 22nd International Workshop on Languages and Compilers for Parallel Computing (LCPC'09) | Newark, DE",
      "type": "presentation-paper",
      "abstract": "The memory subsystem is one of the major performance bottlenecks in modern computer systems. While much effort is spent on the optimization of codes which access data regularly, not all codes will do so. Programs using pointer linked data structures are notorious for producing such so called irregular memory access patterns. In this paper, we present a compilation and run-time framework that enables fully automatic restructuring of pointer-linked data structures for type-unsafe languages, such as C. The restructuring framework is based on run-time restructuring using run-time trace information. The compiler transformation chain first identifies disjoint data structures that are stored in type-homogeneous memory pools. Access to these pools is traced and from these run-time traces, a permutation vector is derived. The memory pool is restructured at run-time using this permutation, after which all pointers (both stack and heap) that refer to the restructured pool must be updated. While the run-time tracing incurs a considerable overhead, we show that restructuring pointer-linked data structures can yield substantial speedups and that in general, the incurred overhead is compensated for by the performance improvements.",
      "paperUrl": "https://llvm.org/pubs/2009-10-LCPC-DataRestructuring.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-10-LCPC-DataRestructuring.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-automatic-packetization",
      "source": "llvm-org-pubs",
      "title": "Automatic Packetization",
      "authors": [
        {
          "name": "Ralf Karrenberg",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Master's Thesis, Universität des Saarlandes | Saarbrücken, Germany",
      "type": "thesis",
      "abstract": "Modern processor architectures provide the possibility to execute an instruction on multiple values at once. So-called SIMD (Single Instruction, Multiple Data) instructions work on packets (or vectors ) of data instead of scalar values. They offer a significant performance boost for data-parallel algorithms that perform the same operations on large amounts of data, e.g. data encoding and decoding, image processing, or ray tracing. However, the performance gain comes at a price: programming languages provide no elegant means to exploit SIMD instruction sets. Packet operations have to be coded by hand, which is complicated, unintuitive, and error prone. Thus, packetization —the transformation of scalar code to packet form—is mostly applied automatically by local compiler optimizations (e.g. during loop vectorization) or with a lot of manual effort at performance-critical parts of a system. This thesis describes an algorithm for automatic packetization that allows a programmer to write scalar functions but use them on packets of data. A compiler pass automatically transforms those functions to work on packets of the target-architecture's SIMD width. The resulting packetized function computes the same results as multiple executions of the scalar code. The algorithm is implemented in a source-language and target-architecture independent intermediate representation (the Low Level Virtual Machine (LLVM) ), which enables its use in many different environments. The performance of the generated code is shown in a real-world case study in the context of real-time ray tracing: serial shader code written in C++ is automatically specialized, optimized, and packetized at runtime. The packetized shaders outperform their scalar counterparts by an average factor of 3.6 on a standard SSE architecture of SIMD width 4.",
      "paperUrl": "https://llvm.org/pubs/2009-07-Karrenberg-Thesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-07-Karrenberg-Thesis.html",
      "tags": [
        "C++",
        "Optimizations",
        "Performance",
        "Programming Languages"
      ]
    },
    {
      "id": "pubs-2009-automatic-instrumentation-of-embedded-software-for-high-level-hardware-software-co-simulation",
      "source": "llvm-org-pubs",
      "title": "Automatic Instrumentation of Embedded Software for High Level Hardware/Software Co-Simulation",
      "authors": [
        {
          "name": "Aimen Bouchhima",
          "affiliation": ""
        },
        {
          "name": "Patrice Gerin",
          "affiliation": ""
        },
        {
          "name": "Frederic Petrot",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 14th Asia South Pacific Design Automation Conference (ASP-DAC'09) | Yokohama, Japan",
      "type": "research-paper",
      "abstract": "We propose an automatic instrumentation method for embedded software annotation to enable performance modeling in high level hardware/software co-simulation environments. The proposed \"cross-annotation\" technique consists of extending a retargetable compiler infrastructure to allow the automatic instrumentation of embedded software at the basic block level. Thus, target and annotated native binaries are guaranteed to have isomorphic control flow graphs (CFG). The proposed method takes into account the processor-specific optimizations at the compiler level and proves to be accurate with low simulation overhead.",
      "paperUrl": "https://llvm.org/pubs/2009-01-ASP-DAC-Automatic_Instrumentation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-01-ASP-DAC-Automatic_Instrumentation.html",
      "tags": [
        "Embedded",
        "Infrastructure",
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-automatic-generation-of-cycle-approximate-tlms-with-timed-rtos-model-support",
      "source": "llvm-org-pubs",
      "title": "Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support",
      "authors": [
        {
          "name": "Yonghyun Hwang",
          "affiliation": ""
        },
        {
          "name": "Gunar Schirner",
          "affiliation": ""
        },
        {
          "name": "Samar Abdi",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Analysis, Architectures and Modelling of Embedded Systems 2009 (IESS 2009) | Langenargen, Germany",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1007/978-3-642-04284-3_7",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-automated-derivation-of-application-aware-error-and-attack-detectors",
      "source": "llvm-org-pubs",
      "title": "Automated Derivation of Application-Aware Error and Attack Detectors",
      "authors": [
        {
          "name": "Karthik Pattabiraman",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Ph.D. Thesis, University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "As computer systems become more and more complex, it becomes harder to ensure that they are dependable i.e. reliable and secure. Existing dependability techniques do not take into account the characteristics of the application and hence detect errors that may not manifest in the application. This results in wasteful detections and high overheads. In contrast to these techniques, this dissertation proposes a novel paradigm called \"Application-Aware Dependability\", which leverages application properties to provide low-overhead, targeted detection of errors and attacks that impact the application. The dissertation focuses on derivation, validation and implementation of application-aware error and attack detectors. The key insight in this dissertation is that certain data in the program is more important than other data from a reliability or security point of view (we call this the critical data). Protecting only the critical data provides significant performance improvements while achieving high detection coverage. The technique derives error and attack detectors to detect corruptions of critical data at runtime using a combination of static and dynamic approaches. The derived detectors are validated using both experimental approaches and formal verification. The experimental approaches validate the detectors using random fault-injection and known security attacks. The formal approach considers the effect of all possible errors and attacks according to a given fault or threat model and finds the corner cases that escape detection. The detectors have also been implemented in reconfigurable hardware in the context of the Reliability and Security Engine (RSE)",
      "paperUrl": "https://llvm.org/pubs/2009-01-Pattabiraman-Thesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-01-Pattabiraman-Thesis.html",
      "tags": [
        "Performance",
        "Security"
      ]
    },
    {
      "id": "pubs-2009-assigning-blame-mapping-performance-to-high-level-parallel-programming-abstractions",
      "source": "llvm-org-pubs",
      "title": "Assigning Blame: Mapping Performance to High Level Parallel Programming Abstractions",
      "authors": [
        {
          "name": "Nick Rutar",
          "affiliation": ""
        },
        {
          "name": "Jeffrey K. Hollingsworth",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "EuroPar'09 | Delft",
      "type": "research-paper",
      "abstract": "Parallel programs are increasingly being written using programming frameworks and other environments that allow parallel constructs to be programmed with greater ease. The data structures used allow the modeling of complex mathematical structures like linear systems and partial differential equations using high-level programming abstractions. While this allows programmers to model complex systems in a more intuitive way, it also makes the debugging and profiling of these systems more difficult due to the complexity of mapping these high level abstractions down to the low level parallel programming constructs. This work discusses mapping mechanisms, called variable blame, for creating these mappings and using them to assist in the profiling and debugging of programs created using advanced parallel programming techniques. We also include an example of a prototype implementation of the system profiling three programs.",
      "paperUrl": "https://llvm.org/pubs/2009-08-EUROPAR-Blame.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-08-EUROPAR-Blame.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-an-internal-representation-for-adaptive-online-parallelization",
      "source": "llvm-org-pubs",
      "title": "An Internal Representation for Adaptive Online Parallelization",
      "authors": [
        {
          "name": "Koy D. Rehme",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "M.S. Thesis, Brigham Young University | USA",
      "type": "thesis",
      "abstract": "Future computer processors may have tens or hundreds of cores, increasing the need for efficient parallel programming models. The nature of multicore processors will present applications with the challenge of diversity: a variety of operating environments, architectures, and data will be available and the compiler will have no foreknowledge of the environment until run time. Adaptive Online Parallelization (ADOPAR) is a unifying framework that attempts to overcome diversity by separating discovery and packaging of parallelism. Scheduling for execution may then occur at run time when diversity may best be resolved. This work presents a compact representation of parallelism based on the task graph programming model, tailored especially for ADOPAR and for regular and irregular parallel computations. Task graphs can be unmanageably large for fine-grained parallelism. Rather than representing each task individually, similar tasks are grouped into task descriptors. From these, a task descriptor graph, with relationship descriptors forming the edges of the graph, may be represented. While even highly irregular computations often have structure, previous representations have chosen to restrict what can be easily represented, thus limiting full exploitation by the back end. Therefore, in this work, task and relationship descriptors have been endowed with instantiation functions (methods of descriptors that act as factories) so the front end may have a full range of expression when describing the task graph. The representation uses descriptors to express a full range of regular and irregular computations in a very flexible and compact manner. The representation also allows for dynamic optimization and transformation, which assists ADOPAR in its goal of overcoming various forms of diversity. We have successfully implemented this representation using new compiler intrinsics, allow ADOPAR schedulers to operate on the described task graph for parallel execution, and demonstrate the low code size overhead and the necessity for native schedulers.",
      "paperUrl": "https://llvm.org/pubs/2009-08-RehmeThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-08-RehmeThesis.html",
      "tags": []
    },
    {
      "id": "pubs-2009-an-early-real-time-checker-for-retargetable-compile-time-analysis",
      "source": "llvm-org-pubs",
      "title": "An Early Real-Time Checker for Retargetable Compile-Time Analysis",
      "authors": [
        {
          "name": "Emilio Wuerges",
          "affiliation": ""
        },
        {
          "name": "Luiz C. V. dos Santos",
          "affiliation": ""
        },
        {
          "name": "Olinto Furtado",
          "affiliation": ""
        },
        {
          "name": "Sandro Rigo",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 22nd Annual Symposium on Integrated Circuits and System Design (SBCCI'09) | Natal, Brazil",
      "type": "research-paper",
      "abstract": "With the demand for energy-efficient embedded computing and the rise of heterogeneous architectures, automatically retargetable techniques are likely to grow in importance. On the one hand, retargetable compilers do not handle real-time constraints properly. On the other hand, conventional worst-case execution time (WCET) approaches are not automatically retargetable: measurement-based methods require time-consuming dynamic characterization of target processors, whereas static program analysis and abstract interpretation are performed in a post-compiling phase, being therefore restricted to the set of supported targets. This paper proposes a retargetable technique to grant early real-time checking (ERTC) capabilities for design space exploration. The technique provides a general (minimum, maximum and exact-delay) timing analysis at compile time. It allows the early detection of inconsistent time-constraint combinations prior to the generation of binary executables, thereby promising higher design productivity. ERTC is a complement to state-of-the-art design flows, which could benefit from early infeasiblity detection and exploration of alternative target processors, before the binary executables are submitted to tight-bound BCET and WCET analyses for the selected target processor.",
      "paperUrl": "https://llvm.org/pubs/2009-09-SBCCI.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-09-SBCCI.html",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2009-api-hyperlinking-via-structural-overlap",
      "source": "llvm-org-pubs",
      "title": "API hyperlinking via structural overlap",
      "authors": [
        {
          "name": "Fan Long",
          "affiliation": ""
        },
        {
          "name": "Xi Wang",
          "affiliation": ""
        },
        {
          "name": "Yang Cai",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the ACM symposium on The foundations of software engineering symposium (FSE'09) | Amsterdam, The Netherlands",
      "type": "research-paper",
      "abstract": "This paper presents a tool Altair that automatically generates API function cross-references, which emphasizes reliable structural measures and does not depend on specific client code. Altair ranks related API functions for a given query according to pair-wise overlap, i.e., how they share state, and clusters tightly related ones into meaningful modules. Experiments against several popular C software packages show that Altair recommends related API functions for a given query with remarkably more precise and complete results than previous tools, that it can extract modules from moderate-sized software (e.g., Apache with 1000+ functions) at high precision and recall rates (e.g., both exceeding 70% for two modules in Apache), and that the computation can finish within a few seconds.",
      "paperUrl": "https://llvm.org/pubs/2009-08-FSE-Altair.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-08-FSE-Altair.html",
      "tags": []
    },
    {
      "id": "pubs-2009-an-encoding-compiler-building-safety-critical-systems-with-commodity-hardware",
      "source": "llvm-org-pubs",
      "title": "AN-Encoding Compiler: Building Safety-Critical Systems with Commodity Hardware",
      "authors": [
        {
          "name": "Christof Fetzer",
          "affiliation": ""
        },
        {
          "name": "Ute Schiffel",
          "affiliation": ""
        },
        {
          "name": "Martin SuBkraut",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "28th International Conference, SAFECOMP 2009 | Hamburg, Germany",
      "type": "research-paper",
      "abstract": "No abstract available in llvm.org/pubs metadata.",
      "paperUrl": "https://doi.org/10.1007/978-3-642-04468-7_23",
      "sourceUrl": "",
      "tags": []
    },
    {
      "id": "pubs-2009-a-translation-system-for-enabling-data-mining-applications-on-gpus",
      "source": "llvm-org-pubs",
      "title": "A Translation System for Enabling Data Mining Applications on GPUs",
      "authors": [
        {
          "name": "Wenjing Ma",
          "affiliation": ""
        },
        {
          "name": "Gagan Agrawal",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. 23rd International Conference on Supercomputing (ISC'09) | Yorktown Heights, NY",
      "type": "research-paper",
      "abstract": "Modern GPUs offer much computing power at a very modest cost. Even though CUDA and other related recent developments are accelerating the use of GPUs for general purpose applications, several challenges still remain in programming the GPUs. Thus, it is clearly desirable to be able to program GPUs using a higher-level interface. In this paper, we offer a solution that targets a specific class of applications, which are the data mining and scientific data analysis applications. Our work is driven by the observation that a common processing structure, that of generalized reductions, fits a large number of popular data mining algorithms. In our solution, the programmers simply need to specify the sequential reduction loop(s) with some additional information about the parameters. We use program analysis and code generation to map the applications to a GPU. Several additional optimizations are also performed by the system. We have evaluated our system using three popular data mining applications, k-means clustering, EM clustering, and Principal Component Analysis (PCA). The main observations from our experiments are as follows. The speedup that each of these applications achieve over a sequential CPU version ranges between 20 and 50. The automatically generated version did not have any noticeable overheads compared to hand written codes. Finally, the optimizations performed in the system resulted in significant performance improvements.",
      "paperUrl": "https://llvm.org/pubs/2009-06-ISC-DataMiningOnGPUs.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-06-ISC-DataMiningOnGPUs.html",
      "tags": [
        "CUDA",
        "GPU",
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-a-scalable-memory-model-for-low-level-code",
      "source": "llvm-org-pubs",
      "title": "A Scalable Memory Model for Low-Level Code",
      "authors": [
        {
          "name": "Zvonimir Rakamaric",
          "affiliation": ""
        },
        {
          "name": "Alan J. Hu",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 10th International Conference on Verification, Model Checking and Abstract Interpretation (VMCAI 2009) | Savannah, GA, USA",
      "type": "research-paper",
      "abstract": "Because of its critical importance underlying all other software, low-level system software is among the most important targets for formal verification. Low-level systems software must sometimes make type-unsafe memory accesses, but because of the vast size of available heap memory in today's computer systems, faithfully representing each memory allocation and access does not scale when analyzing large programs. Instead, verification tools rely on abstract memory models to represent the program heap. This paper reports on two related investigations to develop an accurate (i.e., providing a useful level of soundness and precision) and scalable memory model: First, we compare a recently introduced memory model, specifically designed to more accurately model low-level memory accesses in systems code, to an older, widely adopted memory model. Unfortunately, we find that the newer memory model scales poorly compared to the earlier, less accurate model. Next, we investigate how to improve the soundness of the less accurate model. A direct approach is to add assertions to the code that each memory access does not break the assumptions of the memory model, but this causes verification complexity to blow-up. Instead, we develop a novel, extremely lightweight static analysis that quickly and conservatively guarantees that most memory accesses safely respect the assumptions of the memory model, thereby eliminating almost all of these extra type-checking assertions. Furthermore, this analysis allows us to create automatically memory models that flexibly use the more scalable memory model for most of memory, but resorting to a more accurate model for memory accesses that might need it.",
      "paperUrl": "https://llvm.org/pubs/2009-01-VMCAI-ScalableMemoryModel.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-01-VMCAI-ScalableMemoryModel.html",
      "tags": [
        "Static Analysis"
      ]
    },
    {
      "id": "pubs-2009-a-high-level-virtual-platform-for-early-mpsoc-software-development",
      "source": "llvm-org-pubs",
      "title": "A High-Level Virtual Platform for Early MPSoC Software Development",
      "authors": [
        {
          "name": "Jianjiang Ceng",
          "affiliation": ""
        },
        {
          "name": "Weihua Sheng",
          "affiliation": ""
        },
        {
          "name": "Jeronimo Castrillon",
          "affiliation": ""
        },
        {
          "name": "Anastasia Stulova",
          "affiliation": ""
        },
        {
          "name": "Rainer Leupers",
          "affiliation": ""
        },
        {
          "name": "Gerd Ascheid",
          "affiliation": ""
        },
        {
          "name": "Heinrich Meyr",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis (CODES+ISSS'09) | Grenoble, France",
      "type": "thesis",
      "abstract": "Multiprocessor System-on-Chips (MPSoCs) are nowadays widely used, but the problem of their software development persists to be one of the biggest challenges for developers. Virtual Platforms (VPs) are introduced to the industry, which allow MPSoC software development without a hardware prototype. Nevertheless, for developers in early design stage where no VP is available, the software programming support is not satisfactory. This paper introduces a High-level Virtual Platform (HVP) which aims at early MPSoC software development. The framework provides a set of tools for abstract MPSoC simulation and the corresponding application programming support in order to enable the development of reusable C code at a high level. The case study performed on several MPSoCs shows that the code developed on the HVP can be easily reused on different target platforms. Moreover, the high simulation speed achieved by the HVP also improves the design efficiency of software developers.",
      "paperUrl": "https://llvm.org/pubs/2009-10-CODES-MPSoC.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-10-CODES-MPSoC.html",
      "tags": []
    },
    {
      "id": "pubs-2009-a-case-for-compiler-driven-superpage-allocation",
      "source": "llvm-org-pubs",
      "title": "A Case for Compiler-driven Superpage Allocation",
      "authors": [
        {
          "name": "Joshua Magee",
          "affiliation": ""
        },
        {
          "name": "Apan Qasem",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Proc. of the 47th ACM Southeast Regional Conference (ACMSE09)",
      "type": "research-paper",
      "abstract": "Most modern microprocessor-based systems provide support for superpages both at the hardware and software level. Judicious use of superpages can significantly cut down the number of TLB misses and improve overall system performance. However, indiscriminate superpage allocation results in page fragmentation and increased application footprint, which often outweigh the benefits of reduced TLB misses. Previous research has explored policies for smart allocation of superpages from an operating systems perspective. This paper presents a compiler-based strategy for automatic and profitable memory allocation via superpages. A significant advantage of a compiler-based approach is the availability of data-reuse information within an application. Our strategy employs data-locality analysis to estimate the TLB demands of a program and uses this metric to determine if the program will benefit from superpage allocation. Apart from its obvious utility in improving TLB performance, this strategy can be used to improve the effectiveness of certain data-layout transformations and can be a useful tool in benchmarking and empirical tuning. We demonstrate the effectiveness of this strategy with experiments on an Intel Core 2 Duo with a two-level TLB.",
      "paperUrl": "https://llvm.org/pubs/2009-03-ACMSE-Superpage.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-03-ACMSE-Superpage.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2009-3c-a-jit-compiler-with-llvm",
      "source": "llvm-org-pubs",
      "title": "3c: A JIT Compiler with LLVM",
      "authors": [
        {
          "name": "Edd Barrett",
          "affiliation": ""
        }
      ],
      "year": "2009",
      "venue": "Final Year Project, Bournemouth University | United Kingdom",
      "type": "research-paper",
      "abstract": "In the past, implementing virtual machines has either been a custom process or an endeavour into interfacing an existing virtual machine using (relatively) low level programming languages like C. Recently there has been a boom in high level scripting languages, which claim to make a programmer more productive, yet the field of compiler design is still rooted firmly with low level languages. It remains to be seen why language processors are not implemented in high level scripting languages.",
      "paperUrl": "https://llvm.org/pubs/2009-05-21-Thesis-Barrett-3c.pdf",
      "sourceUrl": "https://llvm.org/pubs/2009-05-21-Thesis-Barrett-3c.html",
      "tags": [
        "JIT",
        "Programming Languages"
      ]
    },
    {
      "id": "pubs-2008-volatiles-are-miscompiled-and-what-to-do-about-it",
      "source": "llvm-org-pubs",
      "title": "Volatiles Are Miscompiled, and What to Do about It",
      "authors": [
        {
          "name": "Eric Eide",
          "affiliation": ""
        },
        {
          "name": "John Regehr",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. EMSOFT International Conference on Embedded Software (EMSOFT 2008)",
      "type": "research-paper",
      "abstract": "C's volatile qualifier is intended to provide a reliable link between operations at the source-code level and operations at the memory-system level. We tested thirteen production-quality C compilers and, for each, found situations in which the compiler generated incorrect code for accessing volatile variables. This result is disturbing because it implies that embedded software and operating systems—both typically coded in C, both being bases for many mission-critical and safety-critical applications, and both relying on the correct translation of volatiles—may be being miscompiled. Our contribution is centered on a novel technique for finding volatile bugs and a novel technique for working around them. First, we present access summary testing: an efficient, practical, and automatic way to detect code-generation errors related to the volatile qualifier. We have found a number of compiler bugs by performing access summary testing on randomly generated C programs. Some of these bugs have been confirmed and fixed by compiler developers. Second, we present and evaluate a workaround for the compiler defects we discovered. In 96% of the cases in which one of our randomly generated programs is miscompiled, we can cause the faulty C compiler to produce correctly behaving code by applying a straightforward source-level transformation to the test program.",
      "paperUrl": "https://llvm.org/pubs/2008-10-EMSOFT-Volatiles.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-10-EMSOFT-Volatiles.html",
      "tags": [
        "Embedded",
        "Testing"
      ]
    },
    {
      "id": "pubs-2008-verifying-multi-threaded-c-programs-with-spin",
      "source": "llvm-org-pubs",
      "title": "Verifying Multi-threaded C Programs with SPIN",
      "authors": [
        {
          "name": "Anna Zaks",
          "affiliation": ""
        },
        {
          "name": "Rajeev Joshi",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. International SPIN Workshop on Model Checking of Software (SPIN 2008)",
      "type": "presentation-paper",
      "abstract": "A key challenge in model checking software is the difficulty of verifying properties of implementation code, as opposed to checking an abstract algorithmic description. We describe a tool for verifying multithreaded C programs that uses the SPIN model checker. Our tool works by compiling a multi-threaded C program into a typed bytecode format, and then using a virtual machine that interprets the bytecode and computes new program states under the direction of SPIN. Our virtual machine is compatible with most of SPIN's search options and optimization flags, such as bitstate hashing and multi-core checking. It provides support for dynamic memory allocation (the malloc and free family of functions), and for the pthread library, which provides primitives often used by multi-threaded C programs. A feature of our approach is that it can check code after compiler optimizations, which can sometimes introduce race conditions. We describe how our tool addresses the state space explosion problem by allowing users to define data abstraction functions and to constrain the number of allowed context switches. We also describe a reduction method that reduces context switches using dynamic knowledge computed on-the-fly, while being sound for both safety and liveness properties. Finally, we present initial experimental results with our tool on some small examples.",
      "paperUrl": "https://llvm.org/pubs/2008-08-SPIN-Pancam.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-08-SPIN-Pancam.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2008-user-input-dependence-analysis-via-graph-reachability",
      "source": "llvm-org-pubs",
      "title": "User-Input Dependence Analysis via Graph Reachability",
      "authors": [
        {
          "name": "Bernard Scholz",
          "affiliation": ""
        },
        {
          "name": "Chenyi Zhang",
          "affiliation": ""
        },
        {
          "name": "Cristina Cifuentes",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Technical Report #TR-2008-171, Sun Microsystems",
      "type": "research-paper",
      "abstract": "Security vulnerabilities are software bugs that are exploited by an attacker. Systems software is at high risk of exploitation: attackers commonly exploit security vulnerabilities to gain control over a system, remotely, over the internet. Bug-checking tools have been used with fair success in recent years to automatically find bugs in software. However, for finding software bugs that can cause security vulnerabilities, a bug checking tool must determine whether the software bug can be controlled by user-input. In this paper we introduce a static program analysis for computing user-input dependencies. This analysis is used as a pre-processing filter to our static bug checking tool, currently under development, to identify bugs that can be exploited as security vulnerabilities. Runtime speed and scalability of the user-input dependence analysis is of key importance if the analysis is used for large commercial systems software. Our user-input dependency analysis takes both data and control dependencies into account. We extend Static Single Assignment (SSA) form by augmenting phi-nodes with control dependencies of its arguments. A formal definition of user-input dependency is expressed in a dataflow analysis framework as a Meet-Over-all-Paths (MOP) solution. We reduce the equation system to a sparse equation system exploiting the properties of SSA. The sparse equation system is solved as a reachability problem that results in a fast algorithm for computing user-input dependencies. We have implemented a call-insensitive and a call-sensitive version of the analysis. The paper compares their efficiency for various systems codes.",
      "paperUrl": "https://llvm.org/pubs/2008-03-TR-UIDependAnalysis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-03-TR-UIDependAnalysis.html",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2008-understanding-the-propagation-of-hard-errors-to-software-and-implications-for-resilient-system-design",
      "source": "llvm-org-pubs",
      "title": "Understanding the Propagation of Hard Errors to Software and Implications for Resilient System Design",
      "authors": [
        {
          "name": "Man-Lap Li",
          "affiliation": ""
        },
        {
          "name": "Pradeep Ramachandran",
          "affiliation": ""
        },
        {
          "name": "Swarup K. Sahoo",
          "affiliation": ""
        },
        {
          "name": "Sarita V. Adve",
          "affiliation": ""
        },
        {
          "name": "Vikram S. Adve",
          "affiliation": ""
        },
        {
          "name": "Yuanyuan Zhou",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 13th international conference on Architectural support for programming languages and operating systems (ASPLOS'08)",
      "type": "research-paper",
      "abstract": "With continued CMOS scaling, future shipped hardware will be increasingly vulnerable to in-the-field faults. To be broadly deployable, the hardware reliability solution must incur low overheads, precluding use of expensive redundancy. We explore a cooperative hardware-software solution that watches for anomalous software behavior to indicate the presence of hardware faults. Fundamental to such a solution is a characterization of how hardware faults indifferent microarchitectural structures of a modern processor propagate through the application and OS. This paper aims to provide such a characterization, resulting in identifying low-cost detection methods and providing guidelines for implementation of the recovery and diagnosis components of such a reliability solution. We focus on hard faults because they are increasingly important and have different system implications than the much studied transients. We achieve our goals through fault injection experiments with a microarchitecture-level full system timing simulator. Our main results are: (1) we are able to detect 95% of the unmasked faults in 7 out of 8 studied microarchitectural structures with simple detectors that incur zero to little hardware overhead; (2) over 86% of these detections are within latencies that existing hardware checkpointing schemes can handle, while others require software checkpointing; and (3) a surprisingly large fraction of the detected faults corrupt OS state, but almost all of these are detected with latencies short enough to use hardware checkpointing, thereby enabling OS recovery in virtually all such cases.",
      "paperUrl": "https://llvm.org/pubs/2008-03-ASPLOS-HardErrorPropagation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-03-ASPLOS-HardErrorPropagation.html",
      "tags": []
    },
    {
      "id": "pubs-2008-run-time-code-generation-for-materials",
      "source": "llvm-org-pubs",
      "title": "Run-Time Code Generation for Materials",
      "authors": [
        {
          "name": "Stephan Reiter",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "IEEE Symposium on Interactive Ray Tracing (RT'08)",
      "type": "research-paper",
      "abstract": "Typical material systems are based on a collection of properties that are set on a per-object or per-surface basis usually by evaluation of a description file at run-time. Shading of hit points is then implemented by interpreting these properties. In order to be able to support a large feature set, different code paths need to be created, e.g. for reflection and refraction effects. Conditions for the branches associated with these fragments of functionality need to be evaluated for each shaded ray, which may degrade performance considerably. Material specific optimization opportunities are also missed out by having a generic function for all material configurations. We propose the use of run-time code generation for materials.",
      "paperUrl": "https://llvm.org/pubs/2008-08-RTCodegen.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-08-RTCodegen.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2008-register-allocation-by-puzzle-solving",
      "source": "llvm-org-pubs",
      "title": "Register Allocation by Puzzle Solving",
      "authors": [
        {
          "name": "Fernando Magno Quintao Pereira",
          "affiliation": ""
        },
        {
          "name": "Jens Palsberg",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. ACM SIGPLAN 2008 Conference on Programming Language Design and Implementation (PLDI'08)",
      "type": "research-paper",
      "abstract": "We have shown that register allocation can be viewed as solving a collection of puzzles. We model the register file as a puzzle board and the program variables as puzzle pieces; pre-coloring and register aliasing fit in naturally. For architectures such as x86, PowerPC, and StrongARM, we can solve the puzzles in polynomial time, and we have augmented the puzzle solver with a simple heuristic for spilling. For SPEC CPU2000, our implementation is as fast as the extended version of linear scan used by LLVM, which is the JIT compiler in the openGL stack of Mac OS 10.5. Our implementation produces Pentium code that is of similar quality to the code produced by the slower, state-of-the-art iterated register coalescing algorithm of George and Appel augmented with extensions by Smith, Ramsey, and Holloway.",
      "paperUrl": "https://llvm.org/pubs/2008-06-PLDI-PuzzleSolving.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-06-PLDI-PuzzleSolving.html",
      "tags": [
        "JIT"
      ]
    },
    {
      "id": "pubs-2008-real-time-ray-tracing-of-dynamic-scenes",
      "source": "llvm-org-pubs",
      "title": "Real-Time Ray Tracing of Dynamic Scenes",
      "authors": [
        {
          "name": "Stephan Reiter",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Diploma Thesis, Institute for Graphics and Parallel Processing, Johannes Kepler University | Linz, Austria",
      "type": "thesis",
      "abstract": "In this thesis ray tracing of dynamic scenes in real-time is explored based on a separation of static from animated primitives in acceleration structures suited for each type of geometry. For dynamic geometry a two-level bounding volume hierarchy (BVH) is introduced that efficiently supports rigidly animated geometry, deformable geometry and fully dynamic geometry with incoherent motion and topology changes. With selective rebuilding an updating technique for BVHs is described that limits costly rebuilding operations to degenerated parts of the hierarchy and allows for balancing updating and rendering times. Furthermore a new ordered traversal scheme for BVHs is introduced that is based on a probabilistic model. Kd-trees are the acceleration structure of choice for static geometry and are commonly built by employing the surface area heuristic to determine optimal splitting planes. In this thesis two approaches for reducing the memory footprint of kd-trees are presented. Index list compaction compresses the list of triangle indices used by leaves to reference triangles. The cost-scaling termination criterion for kd-tree construction, on the other hand, limits the creation of deep trees by weighing the costs of splitting a node higher with an increasing depth.",
      "paperUrl": "https://llvm.org/pubs/2008-06-Reiter-Thesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-06-Reiter-Thesis.html",
      "tags": []
    },
    {
      "id": "pubs-2008-program-analysis-for-compiler-validation",
      "source": "llvm-org-pubs",
      "title": "Program analysis for compiler validation",
      "authors": [
        {
          "name": "Anna Zaks",
          "affiliation": ""
        },
        {
          "name": "Amir Pnueli",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 8th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering (PASTE'08) | Atlanta, Georgia",
      "type": "presentation-paper",
      "abstract": "Translation Validation is an approach of ensuring compilation correctness in which each compiler run is followed by a validation pass that proves that the target code produced by the compiler is a correct translation (implementation) of the source code. It has been previously shown that the problem of translation validation can be reduced to checking if a single system - the corss-product of the source and target, satisfies a specific property. In this paper, we show how to adapt the existing program analysis techniques in the setting of translation validation. In addition, we present a novel invariant generation algorithm which strengthens our analysis when the input programs contain dynamically allocated data structures. Finally, we report on the prototype tool that applies the developed methodology to verification of the LLVM compiler. The tool handles many of the classical intraprocedural compiler optimizations such as constant folding, reassociation, common subexpression elimination, code motion, dead code elimination, and others.",
      "paperUrl": "https://llvm.org/pubs/2008-11-PASTE-CompilerValidation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-11-PASTE-CompilerValidation.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2008-parfait-designing-a-scalable-bug-checker",
      "source": "llvm-org-pubs",
      "title": "Parfait - Designing a Scalable Bug Checker",
      "authors": [
        {
          "name": "Cristina Cifuentes",
          "affiliation": ""
        },
        {
          "name": "Bernhard Scholz",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 2008 workshop on Static analysis (SAW'08)",
      "type": "presentation-paper",
      "abstract": "We present the design of Parfait, a static layered program analysis framework for bug checking, designed for scalability and precision by improving false positive rates and scale to millions of lines of code. The Parfait framework is inherently parallelizable and makes use of demand driven analyses. In this paper we provide an example of several layers of analyses for buffer overflow, summarize our initial implementation for C, and provide preliminary results. Results are quantified in terms of correctly-reported, false positive and false negative rates against the NIST SAMATE synthetic benchmarks for C code.",
      "paperUrl": "https://llvm.org/pubs/2008-06-SAW-Parfait.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-06-SAW-Parfait.html",
      "tags": []
    },
    {
      "id": "pubs-2008-near-optimal-instruction-selection-on-dags",
      "source": "llvm-org-pubs",
      "title": "Near-Optimal Instruction Selection on DAGs",
      "authors": [
        {
          "name": "David Ryan Koes",
          "affiliation": ""
        },
        {
          "name": "Seth Copen Goldstein",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 2008 International Symposium on Code Generation and Optimization (CGO'08) | Boston, MA",
      "type": "research-paper",
      "abstract": "Instruction selection is a key component of code generation. High quality instruction selection is of particular importance in the embedded space where complex instruction sets are common and code size is a prime concern. Although instruction selection on tree expressions is a well understood and easily solved problem, instruction selection on directed acyclic graphs is NP-complete. In this paper we present NOLTIS, a near-optimal, linear time instruction selection algorithm for DAG expressions. NOLTIS is easy to im- plement, fast, and effective with a demonstrated average code size improvement of 5.1% compared to the traditional tree decomposi- tion and tiling approach.",
      "paperUrl": "https://llvm.org/pubs/2008-CGO-DagISel.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-CGO-DagISel.html",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2008-making-object-based-stm-practical-in-unmanaged-environments",
      "source": "llvm-org-pubs",
      "title": "Making Object-Based STM Practical in Unmanaged Environments",
      "authors": [
        {
          "name": "Torvald Riegel",
          "affiliation": ""
        },
        {
          "name": "Diogo Becker de Brum",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 2008) | Salt Lake City, Utah",
      "type": "presentation-paper",
      "abstract": "Current transactifying compilers for unmanaged environments (e.g., systems software written in C/C++) target only word-based software transactional memories (STMs) because the compiler cannot easily infer whether it is safe to transform a transactional access to a certain memory location in an object-based way. To use object-based STMs in these environments, programmers must use explicit calls to the STM or use a restricted language dialect, both of which are not practical. In this paper, we show how an existing pointer analysis can be used to let a transactifying compiler for C/C++ use object-based accesses whenever this is possible and safe, while falling back to word-based accesses otherwise. Programmers do not need to provide any annotations and do not have to use a restricted language. Our evaluation also shows that an object-based STM can be significantly faster than a word-based STM with an otherwise identical design and implementation, even if the parameters of the latter have been tuned.",
      "paperUrl": "https://llvm.org/pubs/2008-02-23-TRANSACT-TangerObjBased.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-02-23-TRANSACT-TangerObjBased.html",
      "tags": [
        "C++"
      ]
    },
    {
      "id": "pubs-2008-mc-sim-an-efficient-simulation-tool-for-mpsoc-designs",
      "source": "llvm-org-pubs",
      "title": "MC-Sim: an efficient simulation tool for MPSoC designs",
      "authors": [
        {
          "name": "Jason Cong",
          "affiliation": ""
        },
        {
          "name": "Karthik Gururaj",
          "affiliation": ""
        },
        {
          "name": "Guoling Han",
          "affiliation": ""
        },
        {
          "name": "Adam Kaplan",
          "affiliation": ""
        },
        {
          "name": "Mishali Naik",
          "affiliation": ""
        },
        {
          "name": "Glenn Reinman",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD'08) | San Jose, CA",
      "type": "research-paper",
      "abstract": "The ability to integrate diverse components such as processor cores, memories, custom hardware blocks and complex network-on-chip (NoC) communication frameworks onto a single chip has greatly increased the design space available for system-on-chip (SoC) designers. Efficient and accurate performance estimation tools are needed to assist the designer in making design decisions. In this paper, we present MC-Sim, a heterogeneous multi-core simulator framework which is capable of accurately simulating a variety of processor, memory, NoC configurations and application specific coprocessors. We also describe a methodology to automatically generate fast, cycle-true behavioral, C-based simulators for coprocessors using a high-level synthesis tool and integrate them with MC-Sim, thus augmenting it with the capacity to simulate coprocessors. Our C-based simulators provide on an average 45x improvement in simulation speed over that of RTL descriptions. We have used this framework to simulate a number of real-life applications such as the MPEG4 decoder and litho-simulation, and experimented with a number of design choices. Our simulator framework is able to accurately model the performance of these applications (only 7% off the actual implementation) and allows us to explore the design space rapidly and achieve interesting design implementations.",
      "paperUrl": "https://llvm.org/pubs/2008-11-ICCAD-MCSim.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-11-ICCAD-MCSim.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2008-llvm-chimps-compilation-environment-for-fpgas-using-llvm-compiler-infrastructure-and-chimps-computational-model",
      "source": "llvm-org-pubs",
      "title": "LLVM-CHiMPS: Compilation Environment for FPGAs Using LLVM Compiler Infrastructure and CHiMPS Computational Model",
      "authors": [
        {
          "name": "Seung J. Lee",
          "affiliation": ""
        },
        {
          "name": "David K. Raila",
          "affiliation": ""
        },
        {
          "name": "Volodymyr V. Kindratenko",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Reconfigurable Systems Summer Institute 2008 (RSSI'08)",
      "type": "research-paper",
      "abstract": "CHiMPS (Compiling High level language to Massively Pipelined System) system, developed by Xilinx is gaining popularity due to its convenient computational model and architecture for field programmable gate array computing. The CHiMPS system utilizes CHiMPS target language as an intermediate representation to bridge between the high level language and the data flow architecture generated from it. However, currently the CHiMPS frontend does not provide many commonly used optimizations and has some use restrictions. In this paper we present an alternative compiler environment based on low level virtual machine compiler environment extended to generate CHiMPS target language code for the CHiMPS architecture. Our implementation provides good support for global optimizations and analysis and overcomes many limitations of the original Xilinx CHiMPS compiler. Simulation results from codes based on this approach show to outperform those obtained with the original CHiMPS compiler.",
      "paperUrl": "https://llvm.org/pubs/2008-07-RSSI-CHiMPS.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-07-RSSI-CHiMPS.html",
      "tags": [
        "Frontend",
        "Infrastructure",
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2008-llvm-and-clang-next-generation-compiler-technology",
      "source": "llvm-org-pubs",
      "title": "LLVM and Clang: Next Generation Compiler Technology",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "BSDCan 2008 : The BSD Conference | Ottawa, Canada",
      "type": "research-paper",
      "abstract": "This talk gives a gentle introduction to LLVM and Clang, particularly suited for those without a deep compiler hacker background.",
      "paperUrl": "https://llvm.org/pubs/2008-05-17-BSDCan-LLVMIntro.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-05-17-BSDCan-LLVMIntro.html",
      "tags": [
        "Clang"
      ]
    },
    {
      "id": "pubs-2008-klee-unassisted-and-automatic-generation-of-high-coverage-tests-for-complex-systems-programs",
      "source": "llvm-org-pubs",
      "title": "KLEE: Unassisted and Automatic Generation of High-Coverage Tests for Complex Systems Programs",
      "authors": [
        {
          "name": "Cristian Cadar",
          "affiliation": ""
        },
        {
          "name": "Daniel Dunbar",
          "affiliation": ""
        },
        {
          "name": "Dawson Engler",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. 8th USENIX Symposium on Operating Systems Design and Implementation (OSDI 2008)",
      "type": "research-paper",
      "abstract": "We present a new symbolic execution tool, KLEE, capable of automatically generating tests that achieve high coverage on a diverse set of complex and environmentally-intensive programs. We used KLEE to thoroughly check all 89 stand-alone programs in the GNU COREUTILS utility suite, which form the core user-level environment installed on millions of Unix systems, and arguably are the single most heavily tested set of open-source programs in existence. KLEE-generated tests achieve high line coverage — on average over 90% per tool (median: over 94%) — and significantly beat the coverage of the developers' own hand-written test suites. When we did the same for 75 equivalent tools in the BUSYBOX embedded system suite, results were even better, including 100% coverage on 31 of them. We also used KLEE as a bug finding tool, applying it to 452 applications (over 430K total lines of code), where it found 56 serious bugs, including three in COREUTILS that had been missed for over 15 years. Finally, we used KLEE to cross-check purportedly identical BUSY-BOX and COREUTILS utilities, finding functional correctness errors and a myriad of inconsistencies.",
      "paperUrl": "https://llvm.org/pubs/2008-12-OSDI-KLEE.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-12-OSDI-KLEE.html",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2008-introduction-to-the-llvm-compiler-system",
      "source": "llvm-org-pubs",
      "title": "Introduction to the LLVM Compiler System",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Plenary Talk, ACAT 2008 : Advanced Computing and Analysis Techniques in Physics Research | Erice, Sicily, Italy",
      "type": "research-paper",
      "abstract": "This talk gives a gentle introduction to LLVM, talking about the benefits of using llvm-gcc and including updated compile-time and run-time performance numbers. This talk is high level and particularly suited for those without a deep compiler hacker background.",
      "paperUrl": "https://llvm.org/pubs/2008-10-04-ACAT-LLVM-Intro.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-10-04-ACAT-LLVM-Intro.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2008-impeding-malware-analysis-using-conditional-code-obfuscation",
      "source": "llvm-org-pubs",
      "title": "Impeding Malware Analysis Using Conditional Code Obfuscation",
      "authors": [
        {
          "name": "Monirul Sharif",
          "affiliation": ""
        },
        {
          "name": "Andrea Lanzi",
          "affiliation": ""
        },
        {
          "name": "Jonathon Giffin",
          "affiliation": ""
        },
        {
          "name": "Wenke Lee",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Network and Distributed System Security Symposium (NDSS'08) | San Diego, CA",
      "type": "research-paper",
      "abstract": "Malware programs that incorporate trigger-based behavior initiate malicious activities based on conditions satisfied only by specific inputs. State-of-the-art malware analyzers discover code guarded by triggers via multiple path exploration, symbolic execution, or forced conditional execution, all without knowing the trigger inputs. We present a malware obfuscation technique that automatically conceals specific trigger-based behavior from these malware analyzers. Our technique automatically transforms a program by encrypting code that is conditionally dependent on an input value with a key derived from the input and then removing the key from the program. We have implemented a compiler-level tool that takes a malware source program and automatically generates an obfuscated binary. Experiments on various existing malware samples show that our tool can hide a signiﬁcant portion of trigger based code. We provide insight into the strengths, weaknesses, and possible ways to strengthen current analysis approaches in order to defeat this malware obfuscation technique.",
      "paperUrl": "https://llvm.org/pubs/2008-02-ImpedingMalwareAnalysis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-02-ImpedingMalwareAnalysis.html",
      "tags": []
    },
    {
      "id": "pubs-2008-generalized-instruction-selection-using-ssa-graphs",
      "source": "llvm-org-pubs",
      "title": "Generalized Instruction Selection using SSA-Graphs",
      "authors": [
        {
          "name": "Dietmar Ebner",
          "affiliation": ""
        },
        {
          "name": "Florian Brandner",
          "affiliation": ""
        },
        {
          "name": "Bernhard Scholz",
          "affiliation": ""
        },
        {
          "name": "Andreas Krall",
          "affiliation": ""
        },
        {
          "name": "Peter Wiedermann",
          "affiliation": ""
        },
        {
          "name": "Albrecht Kadlec",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. Languages Compilers and Tools for Embedded Systems 2008 (LCTES'08)",
      "type": "research-paper",
      "abstract": "Instruction selection is a well-studied compiler phase that translates the compiler's intermediate representation of programs to a sequence of target-dependent machine instructions optimizing for various compiler objectives (e.g. speed and space). Most existing instruction selection techniques are limited to the scope of a single statement or a basic block and cannot cope with irregular instruction sets that are frequently found in embedded systems. We consider an optimal technique for instruction selection that uses Static Single Assignment (SSA) graphs as an intermediate representation of programs and employs the Partitioned Boolean Quadratic Problem (PBQP) for ﬁnding an optimal instruction selection. While existing approaches are limited to instruction patterns that can be expressed in a simple tree structure, we consider complex patterns producing multiple results at the same time including pre/post increment addressing modes, div-mod instructions, and SIMD extensions frequently found in embedded systems. Although both instruction selection on SSA-graphs and PBQP are known to be NP-complete, the problem can be solved efficiently - even for very large instances. Our approach has been implemented in LLVM for an embedded ARMv5 architecture. Extensive experiments show speedups of up to 57% on typical DSP kernels and up to 10% on SPECINT 2000 and MiBench benchmarks. All of the test programs could be com- piled within less than half a minute using a heuristic PBQP solver that solves 99.83% of all instances optimally.",
      "paperUrl": "https://llvm.org/pubs/2008-06-LCTES-ISelUsingSSAGraphs.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-06-LCTES-ISelUsingSSAGraphs.html",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2008-execution-context-optimization-for-disk-energy",
      "source": "llvm-org-pubs",
      "title": "Execution Context Optimization for Disk Energy",
      "authors": [
        {
          "name": "Jerry Hom",
          "affiliation": ""
        },
        {
          "name": "Ulrich Kremer",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 2008 international conference on Compilers, architectures and synthesis for embedded systems (CASES'08)",
      "type": "thesis",
      "abstract": "Power, energy, and thermal concerns have constrained embedded systems designs. Computing capability and storage density have increased dramatically, enabling the emergence of handheld devices from special to general purpose computing. In many mobile systems, the disk is among the top energy consumers. Many previous optimizations for disk energy have assumed uniprogramming environments. However, many optimizations degrade in multiprogramming because programs are unaware of other programs (execution context). We introduce a framework to make programs aware of and adapt to their runtime execution context. We evaluated real workloads by collecting user activity traces and characterizing the execution contexts. The study confirms that many users run a limited number of programs concurrently. We applied execution context optimizations to eight programs and tested ten combinations. The programs ran concurrently while the disk's power was measured. Our measurement infrastructure allows interactive sessions to be scripted, recorded, and replayed to compare the optimizations' effects against the baseline. Our experiments covered two write cache policies. For write-through, energy savings was in the range 3-63% with an average of 21%. For write-back, energy savings was in the range -33-61% with an average of 8%. In all cases, our optimizations incurred less than 1% performance penalty.",
      "paperUrl": "https://llvm.org/pubs/2008-10-CASES-ExecutionContextOptimization.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-10-CASES-ExecutionContextOptimization.html",
      "tags": [
        "Embedded",
        "Infrastructure",
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2008-cycle-approximate-retargetable-performance-estimation-at-the-transaction-level",
      "source": "llvm-org-pubs",
      "title": "Cycle-approximate Retargetable Performance Estimation at the Transaction Level",
      "authors": [
        {
          "name": "Y. Hwang",
          "affiliation": ""
        },
        {
          "name": "S. Abdi",
          "affiliation": ""
        },
        {
          "name": "D. Gajski",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of Design Automation and Test in Europe (DATE'08) | Munich, Germany",
      "type": "research-paper",
      "abstract": "This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level models (TLMs) for heterogeneous multicore designs. The inputs are application C processes and their mapping to processing units in the platform. The processing unit model consists of pipelined datapath, memory hierarchy and branch delay model. Using the processing unit model, the basic blocks in the C processes are analyzed and annotated with estimated delays. This is followed by a code generation phase where delay-annotated C code is generated and linked with a SystemC wrapper consisting of inter-process communication channels. The generated TLM is compiled and executed natively on the host machine. Our key contribution is that the estimation technique is close to cycle-accurate, it can be applied to any multi-core platform and it produces high-speed native compiled TLMs. For experiments, timed TLMs for industrial scale designs such as MP3 decoder were automatically generated for 4 heterogeneous multi-processor platforms with up to 5 PEs under 1 minute. Each TLM simulated under 1 second, compared to 3-4 hrs of instruction set simulation (ISS) and 15-18 hrs of RTL simulation. Comparison to on-board measurement showed only 8% error on average in estimated number of cycles.",
      "paperUrl": "https://llvm.org/pubs/2008-03-DATE-TLM_Estimation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-03-DATE-TLM_Estimation.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2008-copy-or-discard-execution-model-for-speculative-parallelization-on-multicores",
      "source": "llvm-org-pubs",
      "title": "Copy Or Discard Execution Model For Speculative Parallelization On Multicores",
      "authors": [
        {
          "name": "Chen Tian",
          "affiliation": ""
        },
        {
          "name": "Min Feng",
          "affiliation": ""
        },
        {
          "name": "V. Nagarajan",
          "affiliation": ""
        },
        {
          "name": "R. Gupta",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "MICRO-41: 41st International Symposium on Microarchitecture | Lake Como, Italy",
      "type": "research-paper",
      "abstract": "The advent of multicores presents a promising opportunity for speeding up sequential programs via profile-based speculative parallelization of these programs. In this paper we present a novel solution for efficiently supporting software speculation on multicore processors. We propose the Copy or Discard (CorD) execution model in which the state of speculative parallel threads is maintained separately from the nonspeculative computation state. If speculation is successful, the results of the speculative computation are committed by copying them into the non-speculative state. If misspeculation is detected, no costly state recovery mechanisms are needed as the speculative state can be simply discarded. Optimizations are proposed to reduce the cost of data copying between nonspeculative and speculative state. A lightweight mechanism that maintains version numbers for non-speculative data values enables misspeculation detection. We also present an algorithm for profile-based speculative parallelization that is effective in extracting parallelism from sequential programs. Our experiments show that the combination of CorD and our speculative parallelization algorithm achieves speedups ranging from 3.7 to 7.8 on a Dell PowerEdge 1900 server with two Intel Xeon quad-core processors.",
      "paperUrl": "https://llvm.org/pubs/2008-11-MICRO-CopyOrDiscard.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-11-MICRO-CopyOrDiscard.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2008-compiling-haskell-to-llvm",
      "source": "llvm-org-pubs",
      "title": "Compiling Haskell to LLVM",
      "authors": [
        {
          "name": "John van Schie",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Thesis Defense, Utrecht University | Netherlands",
      "type": "thesis",
      "abstract": "Most modern compilers generate executables by targeting high level languages (C, Java, etc.) or managed virtual environments such as the JVM. In this thesis we explore an alternate approach: generating executables by targeting a typed assembly language. Typed assembly languages are low level, machine centric, languages that abstract away from platform specifics. They provide type safety in a language neutral way and they make no assumptions regarding the runtime environment's memory model, security guarantees etc.. The LLVM is a mature optimizing compiler framework that provides a typed assembly language. In this talk, we will present the design and implementation of a backend for EHC that targets the LLVM. We will follow a small Haskell program as it passes through different stages of the EHC compiler, paying special attention to the code semantics and performance. Finally, we contrast the performance of executables produced by the LLVM and C backends of EHC and draw some conclusions regarding the efficiency of LLVM as a backend target for Haskell compilers.",
      "paperUrl": "https://llvm.org/pubs/2008-06-CompilingHaskelltoLLVM.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-06-CompilingHaskelltoLLVM.html",
      "tags": [
        "Backend",
        "Performance",
        "Security"
      ]
    },
    {
      "id": "pubs-2008-covac-compiler-validation-by-program-analysis-of-the-cross-product",
      "source": "llvm-org-pubs",
      "title": "CoVaC: Compiler Validation by Program Analysis of the Cross-Product",
      "authors": [
        {
          "name": "Anna Zaks",
          "affiliation": ""
        },
        {
          "name": "Amir Pnueli",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. International Symposium on Formal Methods (FM 2008)",
      "type": "research-paper",
      "abstract": "The paper presents a deductive framework for proving program equivalence and its application to automatic verification of transformations performed by optimizing compilers. To leverage existing program analysis techniques, we reduce the equivalence checking problem to analysis of one system - a cross-product of the two input programs. We show how the approach can be effectively used for checking equivalence of consonant (i.e., structurally similar) programs. Finally, we report on the prototype tool that applies the developed methodology to verify that a compiler optimization run preserves the program semantics. Unlike existing frameworks, CoVaC accommodates absence of compiler annotations and handles most of the classical intraprocedural optimizations such as constant folding, reassociation, common subexpression elimination, code motion, dead code elimination, branch optimizations, and others.",
      "paperUrl": "https://llvm.org/pubs/2008-05-CoVaC.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-05-CoVaC.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2008-calysto-scalable-and-precise-extended-static-checking",
      "source": "llvm-org-pubs",
      "title": "Calysto: Scalable and Precise Extended Static Checking",
      "authors": [
        {
          "name": "Domagoj Babic",
          "affiliation": ""
        },
        {
          "name": "Alan J. Hu",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 30th international conference on Software engineering (ICSE'08)",
      "type": "research-paper",
      "abstract": "Automatically detecting bugs in programs has been a long-held goal in software engineering. Many techniques exist, trading-off varying levels of automation, thoroughness of coverage of program behavior, precision of analysis, and scalability to large code bases. This paper presents the Calysto static checker, which achieves an unprecedented combination of precision and scalability in a completely automatic extended static checker. Calysto is interprocedurally path-sensitive, fully context-sensitive, and bit-accurate in modeling data operations --- comparable coverage and precision to very expensive formal analyses --- yet scales comparably to the leading, less precise, static-analysis-based tool for similar properties. Using Calysto, we have discovered dozens of bugs, completely automatically, in hundreds of thousands of lines of production, open-source applications, with a very low rate of false error reports. This paper presents the design decisions, algorithms, and optimizations behind Calysto's performance.",
      "paperUrl": "https://llvm.org/pubs/2008-05-ISCE-Calysto.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-05-ISCE-Calysto.html",
      "tags": [
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2008-automatic-software-fault-localization-using-generic-program-invariants",
      "source": "llvm-org-pubs",
      "title": "Automatic Software Fault Localization using Generic Program Invariants",
      "authors": [
        {
          "name": "Rui Abreu",
          "affiliation": ""
        },
        {
          "name": "Alberto Gonzalez",
          "affiliation": ""
        },
        {
          "name": "Peter Zoeteweij",
          "affiliation": ""
        },
        {
          "name": "Arjan J.C. van Gemund",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. of the 2008 ACM symposium on Applied computing (SAC'08)",
      "type": "research-paper",
      "abstract": "Despite extensive testing in the development phase, residual defects can be a great threat to dependability in the operational phase. This paper studies the utility of low-cost, generic invariants (\"screeners\") in their capacity of error detectors within a spectrum-based fault localization (SFL) approach aimed to diagnose program defects in the operational phase. The screeners considered are simple bit-mask and range invariants that screen every load/store and function argument/return program point. Their generic nature allows them to be automatically instrumented without any programmer-effort, while training is straightforward given the test cases available in the development phase. Experiments based on the Siemens program set demonstrate diagnostic performance that is similar to the traditional, development-time application of SFL based on the program pass/fail information known before-hand. This diagnostic performance is currently attained at an average 14% screener execution time overhead, but this overhead can be reduced at limited performance penalty.",
      "paperUrl": "https://llvm.org/pubs/2008-03-SAC-SoftwareFaults.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-03-SAC-SoftwareFaults.html",
      "tags": [
        "Performance",
        "Testing"
      ]
    },
    {
      "id": "pubs-2008-automatic-inference-of-frame-axioms-using-static-analysis",
      "source": "llvm-org-pubs",
      "title": "Automatic Inference of Frame Axioms Using Static Analysis",
      "authors": [
        {
          "name": "Zvonimir Rakamaric",
          "affiliation": ""
        },
        {
          "name": "Alan J. Hu",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "23rd IEEE/ACM International Conference on Automated Software Engineering (ASE 2008) | L'Aquila, Italy",
      "type": "research-paper",
      "abstract": "Many approaches to software verification are currently semi-automatic: a human must provide key logical insights — e.g., loop invariants, class invariants, and frame axioms that limit the scope of changes that must be analyzed. This paper describes a technique for automatically inferring frame axioms of procedures and loops using static analysis. The technique builds on a pointer analysis that generates limited information about all data structures in the heap. Our technique uses that information to over-approximate a potentially unbounded set of memory locations modified by each procedure/loop; this over-approximation is a candidate frame axiom. We have tested this approach on the buffer-overﬂow benchmarks from ASE 2007. With manually provided specifications and invariants/axioms, our tool could verify/falsify 226 of the 289 benchmarks. With our automatically inferred frame axioms, the tool could verify/falsify 203 of the 289, demonstrating the effectiveness of our approach.",
      "paperUrl": "https://llvm.org/pubs/2008-09-ASE-FrameAxioms.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-09-ASE-FrameAxioms.html",
      "tags": [
        "Static Analysis"
      ]
    },
    {
      "id": "pubs-2008-automatic-data-partitioning-in-software-transactional-memories",
      "source": "llvm-org-pubs",
      "title": "Automatic Data Partitioning in Software Transactional Memories",
      "authors": [
        {
          "name": "Torvald Riegel",
          "affiliation": ""
        },
        {
          "name": "Christof Fetzer",
          "affiliation": ""
        },
        {
          "name": "Pascal Felber",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. 20th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA'08)",
      "type": "research-paper",
      "abstract": "We investigate to which extent data partitioning can help improve the performance of software transactional memory (STM). Our main idea is that the access patterns of the various data structures of an application might be sufficiently different so that it would be beneficial to tune the behavior of the STM for individual data partitions. We evaluate our approach using standard transactional memory benchmarks. We show that these applications contain partitions with different characteristics and, despite the runtime overhead introduced by partition tracking and dynamic tuning, that partitioning provides significant performance improvements.",
      "paperUrl": "https://llvm.org/pubs/2008-06-13-SPAA-STMDataPartitioning.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-06-13-SPAA-STMDataPartitioning.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2008-an-efficient-actionscript-3-0-just-in-time-compiler-implementation",
      "source": "llvm-org-pubs",
      "title": "An Efficient ActionScript 3.0 Just-In-Time Compiler Implementation",
      "authors": [
        {
          "name": "Alessandro Pignotti",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Bachelor Thesis, Universita degli Studi di Pisa",
      "type": "thesis",
      "abstract": "Adobe Flash: the current de facto standard for rich content web applications is powered by an ECMAScript derived language called Action-Script. The bytecode for the language is designed to run on a stack based virtual machine. We introduce a Just in Time compiler and runtime en- vironment for such bytecode. The LLVM framework is used to generate optimized native assembly from an intermediate representation, generated from the bytecode while optimizing stack traffic, local variable accesses and exploiting implicit type information.",
      "paperUrl": "https://llvm.org/pubs/2008-09-Lightspark.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-09-Lightspark.html",
      "tags": []
    },
    {
      "id": "pubs-2008-a-characterization-of-instruction-level-error-derating-and-its-implications-for-error-detection",
      "source": "llvm-org-pubs",
      "title": "A characterization of instruction-level error derating and its implications for error detection",
      "authors": [
        {
          "name": "Jeffrey J. Cook",
          "affiliation": ""
        },
        {
          "name": "Craig Zilles",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN'08)",
      "type": "research-paper",
      "abstract": "Instruction-level derating encompasses the mechanisms by which computation on incorrect values can result in correct computation. We characterize the instruction-level derating that occurs in the SPEC CPU2000 INT benchmarks, classifying it (by source) into six categories: value comparison, sub-word operations, logical operations, overflow/precision, lucky loads, and dynamically-dead values. We also characterize the temporal nature of this derating, demonstrating that the effects of a fault persist in architectural state long after the last time they are referenced. Finally, we demonstrate how this characterization can be used to avoid unnecessary error recoveries (when a fault will be masked by software anyway) in the context of a dual modular redundant (DMR) architecture.",
      "paperUrl": "https://llvm.org/pubs/2008-06-DSNPDS-ErrorDerating.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-06-DSNPDS-ErrorDerating.html",
      "tags": []
    },
    {
      "id": "pubs-2008-a-lazy-developer-approach-building-a-jvm-with-third-party-software",
      "source": "llvm-org-pubs",
      "title": "A Lazy Developer Approach: Building a JVM with Third Party Software",
      "authors": [
        {
          "name": "Nicolas Geoffray",
          "affiliation": ""
        },
        {
          "name": "Gael Thomas",
          "affiliation": ""
        },
        {
          "name": "Charles Clement",
          "affiliation": ""
        },
        {
          "name": "Bertil Folliot",
          "affiliation": ""
        }
      ],
      "year": "2008",
      "venue": "Proc. International Conference on Principles and Practice of Programming In Java (PPPJ 2008)",
      "type": "research-paper",
      "abstract": "The development of a complete Java Virtual Machine (JVM) implementation is a tedious process which involves knowledge in different areas: garbage collection, just in time compilation, interpretation, file parsing, data structures, etc. The result is that developing its own virtual machine requires a considerable amount of man/year. In this paper we show that one can implement a JVM with third party software and with performance comparable to industrial and top open-source JVMs. Our proof-of-concept implementation uses existing versions of a garbage collector, a just in time compiler, and the base library, and is robust enough to execute complex Java applications such as the OSGi Felix implementation and the Tomcat servlet container.",
      "paperUrl": "https://llvm.org/pubs/2008-09-LadyVM.pdf",
      "sourceUrl": "https://llvm.org/pubs/2008-09-LadyVM.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2007-trident-from-high-level-language-to-hardware-circuitry",
      "source": "llvm-org-pubs",
      "title": "Trident: From High-Level Language to Hardware Circuitry",
      "authors": [
        {
          "name": "Justin L. Tripp",
          "affiliation": ""
        },
        {
          "name": "Maya B. Gokhale",
          "affiliation": ""
        },
        {
          "name": "Kristopher D. Peterson",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "IEEE Computer",
      "type": "research-paper",
      "abstract": "Unlocking the potential of field-programmable gate arrays requires compilers that translate algorithmic high-level language code into hardware circuits. The Trident open source compiler translates C code to a hardware circuit description, providing designers with extreme flexibility in prototyping reconfigurable supercomputers.",
      "paperUrl": "https://llvm.org/pubs/2007-03-Computer-Trident.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-03-Computer-Trident.html",
      "tags": []
    },
    {
      "id": "pubs-2007-transactifying-applications-using-an-open-compiler-framework",
      "source": "llvm-org-pubs",
      "title": "Transactifying Applications Using an Open Compiler Framework",
      "authors": [
        {
          "name": "Pascal Felber",
          "affiliation": ""
        },
        {
          "name": "Christof Fetzer",
          "affiliation": ""
        },
        {
          "name": "Ulrich Mueller",
          "affiliation": ""
        },
        {
          "name": "Torvald Riegel",
          "affiliation": ""
        },
        {
          "name": "Martin Suesskraut",
          "affiliation": ""
        },
        {
          "name": "Heiko Sturzrehm",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "TRANSACT 2007",
      "type": "research-paper",
      "abstract": "Transactional memory dramatically reduces the complexity of writing concurrent code. Yet, seamless integration of transactional constructs in application code typically comes with a significant performance penalty. Recent studies have shown that compiler support allows producing highly efficient STM-based applications without putting the hassle on the programmer. So far, STM integration has been partially implemented in custom, proprietary compiler infrastructures. In this paper, we propose and evaluate the use of the LLVM open compiler framework to generate efficient concurrent applications using word-based STM libraries. Since LLVM uses the GCC compiler suite as front-end, it can process code written in C or C++ (with partial support for other languages). We also present a tool that allows ``transactifying'' assembly code and can complement LLVM for legacy code and libraries. Experiments using a lightweight C word-based STM library show that LLVM integration performs as well as hand-optimized calls to the STM library and better than assembly code instrumentation of the application code.",
      "paperUrl": "https://llvm.org/pubs/2007-08-16-TRANSACT-Tanger.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-08-16-TRANSACT-Tanger.html",
      "tags": [
        "C++",
        "Infrastructure",
        "Libraries",
        "Performance"
      ]
    },
    {
      "id": "pubs-2007-toward-application-aware-security-and-reliability",
      "source": "llvm-org-pubs",
      "title": "Toward Application-Aware Security and Reliability",
      "authors": [
        {
          "name": "Ravishankar K. Iyer",
          "affiliation": ""
        },
        {
          "name": "Zbigniew Kalbarczyk",
          "affiliation": ""
        },
        {
          "name": "Karthik Pattabiraman",
          "affiliation": ""
        },
        {
          "name": "William Healey",
          "affiliation": ""
        },
        {
          "name": "Wen-Mei W. Hwu",
          "affiliation": ""
        },
        {
          "name": "Peter Klemperer",
          "affiliation": ""
        },
        {
          "name": "Reza Farivar",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "IEEE Security and Privacy",
      "type": "research-paper",
      "abstract": "Clearly, the traditional one-size-fits-all approach to security and reliability is no longer sufficient or acceptable from the user perspective. A potentially much more cost-effective and precise approach is to customize the mechanisms for detecting security attacks and execution errors using knowledge about the expected or allowed program behavior.",
      "paperUrl": "https://llvm.org/pubs/2007-01-SaP-Security.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-01-SaP-Security.html",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2007-the-llvm-compiler-system",
      "source": "llvm-org-pubs",
      "title": "The LLVM Compiler System",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "2007 Bossa Conference on Open Source, Mobile Internet and Multimedia | Recife, Brazil",
      "type": "research-paper",
      "abstract": "LLVM (http://llvm.org) is a suite of carefully designed open source libraries which implement compiler components (like language front-ends, code generators, aggressive optimizers, Just-In-Time compiler support, debug support, link-time optimization, etc). The goal of the LLVM project is to build these components in a way that allows them to be combined together to create familiar tools (like a C compiler), interesting new tools (like an OpenGL JIT compiler) and many other things we haven't thought of yet. Because LLVM is under continuous development, clients of these components naturally benefit from improvements in the libraries. This talk gives an overview of LLVM's architecture, design and philosophy, and gives a high-level overview of the various components that are available. It then describes implementation details and design points of some example clients—LLVM's GCC-based C/C++/Objective-C compiler, the OpenGL stack in Mac OS/X Leopard, and scripting language compilers—describing some of the novel capabilities that LLVM contributes to these projects.",
      "paperUrl": "https://llvm.org/pubs/2007-03-12-BossaLLVMIntro.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-03-12-BossaLLVMIntro.html",
      "tags": [
        "C++",
        "JIT",
        "Libraries"
      ]
    },
    {
      "id": "pubs-2007-structural-abstraction-of-software-verification-conditions",
      "source": "llvm-org-pubs",
      "title": "Structural Abstraction of Software Verification Conditions",
      "authors": [
        {
          "name": "Domagoj Babic",
          "affiliation": ""
        },
        {
          "name": "Alan J. Hu",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the 19th Int. Conf. on Computer Aided Verification (CAV'07) | Berlin, Germany",
      "type": "research-paper",
      "abstract": "Precise software analysis and verification require tracking the exact path along which a statement is executed (path-sensitivity), the different contexts from which a function is called (context-sensitivity), and the bit-accurate operations performed. Previously, verification with such precision has been considered too inefficient to scale to large software. In this paper, we present a novel approach to solving such verification conditions, based on an automatic abstraction-checking-refinement framework that exploits natural abstraction boundaries present in software. Experimental results show that our approach easily scales to over 200,000 lines of real C/C++ code.",
      "paperUrl": "https://llvm.org/pubs/2007-07-CAV-StructuralAbstraction.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-07-CAV-StructuralAbstraction.html",
      "tags": [
        "C++"
      ]
    },
    {
      "id": "pubs-2007-secure-virtual-architecture-a-safe-execution-environment-for-commodity-operating-systems",
      "source": "llvm-org-pubs",
      "title": "Secure Virtual Architecture: A Safe Execution Environment for Commodity Operating Systems",
      "authors": [
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Andrew Lenharth",
          "affiliation": ""
        },
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the Twenty First ACM Symposium on Operating Systems Principles (SOSP '07) | Stevenson, WA | Received an SOSP 2007 Audience Choice Award",
      "type": "research-paper",
      "abstract": "This paper describes an efficient and robust approach to provide a safe execution environment for an entire operating system, such as Linux, and all its applications. The approach, which we call Secure Virtual Architecture (SVA), defines a virtual, low-level, typed instruction set suitable for executing all code on a system, including kernel and application code. SVA code is translated for execution by a virtual machine transparently, offline or online. SVA aims to enforce fine-grained (object level) memory safety , control-flow integrity , type safety for a subset of objects , and sound analysis . A virtual machine implementing SVA achieves these goals by using a novel approach that exploits properties of existing memory pools in the kernel and by preserving the kernel's explicit control over memory, including custom allocators and explicit deallocation. Furthermore, the safety properties can be encoded compactly as extensions to the SVA type system, allowing the (complex) safety checking compiler to be outside the trusted computing base. SVA also defines a set of OS interface operations that abstract all privileged hardware instructions, allowing the virtual machine to monitor all privileged operations and control the physical resources on a given hardware platform. We have ported the Linux kernel to SVA, treating it as a new architecture, and made only minimal code changes (less than 300 lines of code) to the machine-independent parts of the kernel and device drivers. SVA is able to prevent 4 out of 5 memory safety exploits previously reported for the Linux 2.4.22 kernel for which exploit code is available, and would prevent the fifth one simply by compiling an additional kernel library.",
      "paperUrl": "https://llvm.org/pubs/2007-SOSP-SVA.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-SOSP-SVA.html",
      "tags": [
        "Rust"
      ]
    },
    {
      "id": "pubs-2007-retargetable-compiler-backend-for-transport-triggered-architectures",
      "source": "llvm-org-pubs",
      "title": "Retargetable Compiler Backend for Transport Triggered Architectures",
      "authors": [
        {
          "name": "Veli-Pekka Jaaskelainen",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Masters Thesis | Tampere University of Technology",
      "type": "thesis",
      "abstract": "Embedded computer systems can be found everywhere as the result of the need to develop ever more intelligent and complex electronic devices. To meet requirements for factors such as power consumpiton and performance these systems often require customized processors which are optimized for a specific application. However, designing an application specific processor can be time-consuming and costly, and therefore the toolset used for processor design has an important role. TTA Codesign Environment (TCE) is a semi-automated toolset developed at the Tampere University of Technology for designing processors based on an easily customizable Transport Triggered Architecture (TTA) processor architecture template. The toolset provides a complete co-design toolchain from program source code to synthesizable hardware design and program binaries. One of the most important tools in the toolchain is the compiler. The compiler is required to adapt to customized target architectures and to utilize the available processor resources as efficiently as possible and still produce programs with correct behavior. The compiler is therefore the most complicated and challenging tool to design in the toolset. The work completed for this thesis consists of the design, implementation and verification of a retargetable compiler backend for the TCE project. This thesis describes the role of the compiler in the toolchain and presents the design of the implemented compiler backend. In addition, the methods and benchmark results of the compiler verification are presented.",
      "paperUrl": "https://llvm.org/pubs/2007-10-PekkaTTA.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-10-PekkaTTA.html",
      "tags": [
        "Backend",
        "Embedded",
        "Performance"
      ]
    },
    {
      "id": "pubs-2007-rpython-a-step-towards-reconciling-dynamically-and-statically-typed-oo-languages",
      "source": "llvm-org-pubs",
      "title": "RPython: a Step Towards Reconciling Dynamically and Statically Typed OO Languages",
      "authors": [
        {
          "name": "Davide Ancona",
          "affiliation": ""
        },
        {
          "name": "Massimo Ancona",
          "affiliation": ""
        },
        {
          "name": "Antonio Cuni",
          "affiliation": ""
        },
        {
          "name": "Nicholas D. Matsakis",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the 2007 symposium on Dynamic languages (DLS'07)",
      "type": "research-paper",
      "abstract": "Although the C-based interpreter of Python is reasonably fast, implementations on the CLI or the JVM platforms offers some advantages in terms of robustness and interoperability. Unfortunately, because the CLI and JVM are primarily designed to execute statically typed, object-oriented languages, most dynamic language implementations cannot use the native bytecodes for common operations like method calls and exception handling; as a result, they are not able to take full advantage of the power offered by the CLI and JVM. We describe a different approach that attempts to preserve the flexibility of Python, while still allowing for efficient execution. This is achieved by limiting the use of the more dynamic features of Python to an initial, bootstrapping phase. This phase is used to construct a final RPython (Restricted Python) program that is actually executed. RPython is a proper subset of Python, is statically typed, and does not allow dynamic modification of class or method definitions; however, it can still take advantage of Python features such as mixins and first-class methods and classes. This paper presents an overview of RPython, including its design and its translation to both CLI and JVM bytecode. We show how the bootstrapping phase can be used to implement advanced features, like extensible classes and generative programming. We also discuss what work remains before RPython is truly ready for general use, and compare the performance of RPython with that of other approaches.",
      "paperUrl": "https://llvm.org/pubs/2007-10-DLS-RPython.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-10-DLS-RPython.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2007-optimal-chain-rule-placement-for-instruction-selection-based-on-ssa-graphs",
      "source": "llvm-org-pubs",
      "title": "Optimal chain rule placement for instruction selection based on SSA graphs",
      "authors": [
        {
          "name": "Stefan Schafer",
          "affiliation": ""
        },
        {
          "name": "Bernhard Scholz",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the 10th international workshop on Software & compilers for embedded systems (SCOPES'07)",
      "type": "presentation-paper",
      "abstract": "Instruction selection is a compiler optimisation that translates the intermediate representation of a program into a lower intermediate representation or an assembler program. We use the SSA form as an intermediate representation for instruction selection. Patterns are used for translation and are expressed as production rules in a graph grammar. The instruction selector seeks for a syntax derivation with minimal costs optimising execution time, code size, or a combination of both. Production rules are either base rules which match nodes in the SSA graph or chain rules which convert results of operations. We present a new algorithm for placing chain rules in a control flow graph. This new algorithm places chain rules optimally for an arbitrary cost metric. Experiments with the MiBench and SPEC2000 benchmark suites show that our proposed algorithm is feasible and always yields better results than simple strategies currently in use. We reduce the costs for placing chain rules by 25% for the MiBench suite and by 11% for the SPEC2000 suite.",
      "paperUrl": "https://llvm.org/pubs/2007-04-SCOPES-ChainRulePlacement.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-04-SCOPES-ChainRulePlacement.html",
      "tags": []
    },
    {
      "id": "pubs-2007-making-context-sensitive-points-to-analysis-with-heap-cloning-practical-for-the-real-world",
      "source": "llvm-org-pubs",
      "title": "Making Context-Sensitive Points-to Analysis with Heap Cloning Practical For The Real World",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        },
        {
          "name": "Andrew Lenharth",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'07) | San Diego, CA",
      "type": "research-paper",
      "abstract": "Context-sensitive pointer analysis algorithms with full \"heap cloning\" are powerful but are widely considered to be too expensive to include in production compilers. This paper shows, for the first time, that a context-sensitive, field-sensitive algorithm with full heap cloning (by acyclic call paths) can indeed be both scalable and extremely fast in practice. Overall, the algorithm is able to analyze programs in the range of 100K-200K lines of C code in 1-3 seconds, takes less than 5% of the time it takes for GCC to compile the code (which includes no whole-program analysis), and scales well across five orders of magnitude of code size. It is also able to analyze the Linux kernel (about 355K lines of code) in 3.1 seconds. The paper describes the major algorithmic and engineering design choices that are required to achieve these results, including (a) using flow-insensitive and unification-based analysis, which are essential to avoid exponential behavior in practice; (b) sacrificing context-sensitivity within strongly connected components of the call graph; and (c) carefully eliminating several kinds of O(N 2 ) behaviors (largely without affecting precision). The techniques used for (b) and (c) eliminated several major bottlenecks to scalability, and both are generalizable to other context-sensitive algorithms. We show that the engineering choices collectively reduce analysis time by factors of up to 3x-21x in our ten largest programs, and that the savings grow strongly with program size. Finally, we briefly summarize results demonstrating the precision of the analysis.",
      "paperUrl": "https://llvm.org/pubs/2007-06-10-PLDI-DSA.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-06-10-PLDI-DSA.html",
      "tags": []
    },
    {
      "id": "pubs-2007-llvm-2-0-and-beyond",
      "source": "llvm-org-pubs",
      "title": "LLVM 2.0 and Beyond!",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Google Tech Talk | Mountain View, CA",
      "type": "research-paper",
      "abstract": "The LLVM 2.0 release brings a number of new features and capabilities to the LLVM toolset. This talk briefly describes those features, then moves on to talk about what is next: llvm 2.1, llvm-gcc 4.2, and puts a special emphasis on the 'clang' C front-end. This describes how the 'clang' preprocessor can be used to improve the scalability of distcc by up to 4.4x.",
      "paperUrl": "https://llvm.org/pubs/2007-07-25-LLVM-2.0-and-Beyond.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-07-25-LLVM-2.0-and-Beyond.html",
      "tags": [
        "Clang"
      ]
    },
    {
      "id": "pubs-2007-improving-switch-lowering-for-the-llvm-compiler-system",
      "source": "llvm-org-pubs",
      "title": "Improving Switch Lowering for The LLVM Compiler System",
      "authors": [
        {
          "name": "Anton Korobeynikov",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the 2007 Spring Young Researchers Colloquium on Software Engineering (SYRCoSE'2007) | Moscow, Russia",
      "type": "research-paper",
      "abstract": "Switch-case statements (or switches) provide a natural way to express multiway branching control flow semantics. They are common in many applications including compilers, parsers, text processing programs, virtual machines. Various optimizations for switches has been studied for many years. This paper presents the description of switch lowering refactoring recently made for the LLVM Compiler System.",
      "paperUrl": "https://llvm.org/pubs/2007-05-31-Switch-Lowering.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-05-31-Switch-Lowering.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2007-compiled-low-level-virtual-instruction-set-simulation-and-profiling-for-code-partitioning-and-asip-synthesis-in-hardware-software-co-design",
      "source": "llvm-org-pubs",
      "title": "Compiled low-level virtual instruction set simulation and profiling for code partitioning and ASIP-synthesis in hardware/software co-design",
      "authors": [
        {
          "name": "Carsten Gremzow",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the 2007 summer computer simulation conference (SCSC'07)",
      "type": "thesis",
      "abstract": "We present ongoing work and first results in static and detailed quantitative runtime analysis of LLVM byte code for the purpose of automatic procedural level partitioning and co-synthesis of complex software systems. Runtime behaviour is captured by reverse compilation of LLVM bytecode into augmented, self-profiling ANSI-C simulator programs retaining the LLVM instruction level. The actual global data flow is captured both in quantity and value range to guide function unit layout in the synthesis of application specific processors. Currently the implemented tool LLILA (Low Level Intermediate Language Analyzer) focuses on static code analysis on the inter-procedural data flow via e.g. function parameters and global variables to uncover a program's potential paths of data exchange.",
      "paperUrl": "https://llvm.org/pubs/2007-07-SCSC-Simulation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-07-SCSC-Simulation.html",
      "tags": []
    },
    {
      "id": "pubs-2007-an-aspect-for-idiom-based-exception-handling-using-local-continuation-join-points-join-point-properties-annotations-and-type-parameters",
      "source": "llvm-org-pubs",
      "title": "An Aspect for Idiom-based Exception Handling (using local continuation join points, join point properties, annotations and type parameters)",
      "authors": [
        {
          "name": "Bram Adams",
          "affiliation": ""
        },
        {
          "name": "Kris De Schutter",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the 5th Software-Engineering Properties of Languages and Aspect Technologies Workshop (SPLAT) | AOSD 2007, Vancouver, Canada",
      "type": "presentation-paper",
      "abstract": "The last couple of years, various idioms used in the 15 MLOC C code base of ASML, the world's biggest lithography machine manufacturer, have been unmasked as crosscutting concerns. However, finding a scalable aspect-based implementation for them did not succeed thusfar, prohibiting sufficient separation of concerns and introducing possibly dangerous programming mistakes. This paper proposes a concise aspect-based implementation in Aspicere2 for ASML's exception handling idiom, based on prior work of join point properties, annotations and type parameters, to which we add the new concept of (local) continuation join points . Our solution takes care of the error value propagation mechanism (which includes aborting the main success scenario), logging, resource cleanup, and allows for local overrides of the default aspect-based recovery. The highly idiomatic nature of the problem in tandem with the aforementioned concepts renders our aspects very robust and tolerant to future base code evolution.",
      "paperUrl": "https://llvm.org/pubs/2007-03-SPLAT-Aspects.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-03-SPLAT-Aspects.html",
      "tags": []
    },
    {
      "id": "pubs-2007-a-profile-driven-statistical-analysis-framework-for-the-design-optimization-of-soft-real-time-applications",
      "source": "llvm-org-pubs",
      "title": "A Profile-Driven Statistical Analysis Framework for the Design Optimization of Soft Real-Time Applications",
      "authors": [
        {
          "name": "Tushar Kumar",
          "affiliation": ""
        },
        {
          "name": "Jaswanth Sreeram",
          "affiliation": ""
        },
        {
          "name": "Romain Cledat",
          "affiliation": ""
        },
        {
          "name": "Santosh Pande",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Proc. of the the 6th joint meeting of the European software engineering conference and the ACM SIGSOFT symposium on The foundations of software engineering (ESEC-FSE'07)",
      "type": "research-paper",
      "abstract": "Soft real-time applications lack a formal methodology for their design optimization. Well-established techniques from hard real-time systems cannot be directly applied to soft real-time applications, without losing key benefits of the soft real-time paradigm. We introduce a statistical analysis framework that is well-suited for discovering opportunities for optimization of soft real-time applications. We demonstrate how programmers can use the analysis provided by our framework to perform aggressive soft real-time design optimizations on their applications. The paper introduces the Context Execution Tree (CET) representation for capturing the statistical properties of function calls in the context of their execution in the program. The CET is constructed from an offline-profile of the application. Statistical measures are coupled with techniques that extract runtime distinguishable call-chains. This combination of techniques is applied to the CET to find statistically significant patterns of activity that i) expose slack in the execution of the application with respect to its soft real-time requirements, and ii) can be predicted with low overhead and high reliability during the normal execution of the application.",
      "paperUrl": "https://llvm.org/pubs/2007-09-ESEC-FSE-DesignOptzn.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-09-ESEC-FSE-DesignOptzn.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2007-a-change-framework-based-on-the-low-level-virtual-machine-compiler-infrastructure",
      "source": "llvm-org-pubs",
      "title": "A Change Framework based on the Low Level Virtual Machine Compiler Infrastructure",
      "authors": [
        {
          "name": "Jakob Praher",
          "affiliation": ""
        }
      ],
      "year": "2007",
      "venue": "Masters Thesis | Institute for System Software Johannes Kepler University Linz",
      "type": "thesis",
      "abstract": "When developing or deploying large applications, one would like to have more insights into what an application is doing at runtime. Frequently it is required to change defective parts of an application as fast as possible. For instance one may wish to replace a certain function call in a program with another function call whenever a specified condition holds. This master thesis aims at building the change framework, a system for dynamic program instrumentation and analysis. This research builds atop of the Low Level Virtual Machine (LLVM) for representing C/C++ applications in an intermediate form. The change framework consists of two parts, the application under analysis, and a monitor process. The application under analysis is a C/C++ application compiled to LLVM bytecodes. The monitor process communicates with the application process and is able to dynamically instrument and analyze the application process using a domain specific language. This change language has powerful constructs for defining and conditionally applying application changes. An important overall goal of this system is to ease the analysis as well as alteration of low level system software at run-time.",
      "paperUrl": "https://llvm.org/pubs/2007-04-PraherMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2007-04-PraherMSThesis.html",
      "tags": [
        "C++",
        "Infrastructure"
      ]
    },
    {
      "id": "pubs-2006-vector-llva-a-virtual-vector-instruction-set-for-media-processing",
      "source": "llvm-org-pubs",
      "title": "Vector LLVA: A Virtual Vector Instruction Set for Media Processing",
      "authors": [
        {
          "name": "Robert L. Bocchino Jr.",
          "affiliation": ""
        },
        {
          "name": "Vikram S. Adve",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Proc. of the Second International Conference on Virtual Execution Environments (VEE'06) | Ottawa, Canada",
      "type": "research-paper",
      "abstract": "We present Vector LLVA, a virtual instruction set architecture (V-ISA) that exposes extensive static information about vector parallelism while avoiding the use of hardware-specific parameters. We provide both arbitrary-length vectors (for targets that allow vectors of arbitrary length, or where the target length is not known) and fixed-length vectors (for targets that have a fixed vector length, such as subword SIMD extensions), together with a rich set of operations on both vector types. We have implemented translators that compile (1) Vector LLVA written with arbitrary-length vectors to the Motorola RSVP architecture and (2) Vector LLVA written with fixed-length vectors to both AltiVec and Intel SSE2. Our translator-generated code achieves speedups competitive with handwritten native code versions of several benchmarks on all three architectures. These experiments show that our V-ISA design captures vector parallelism for two quite different classes of architectures and provides virtual object code portability within the class of subword SIMD architectures.",
      "paperUrl": "https://llvm.org/pubs/2006-06-15-VEE-VectorLLVA.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-06-15-VEE-VectorLLVA.html",
      "tags": []
    },
    {
      "id": "pubs-2006-towards-a-compilation-infrastructure-for-network-processors",
      "source": "llvm-org-pubs",
      "title": "Towards a Compilation Infrastructure for Network Processors",
      "authors": [
        {
          "name": "Martin Labrecque",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Masters Thesis | Department of Electrical and Computer Engineering, University of Toronto",
      "type": "thesis",
      "abstract": "Modern network processors (NPs) typically resemble a highly-multithreaded multiprocessor-on- a-chip, supporting a wide variety of mechanisms for on-chip storage and inter-task communication. NP applications are themselves composed of many threads that share memory and other resources, and synchronize and communicate frequently. In contrast, studies of new NP architectures and fea- tures are often performed by benchmarking a simulation model of the new NP using independent kernel programs that neither communicate nor share memory. In this paper we present a NP sim- ulation infrastructure that (i) uses realistic NP applications that are multithreaded, share memory, synchronize, and communicate; and (ii) automatically maps these applications to a variety of NP architectures and features. We use our infrastructure to evaluate threading and scaling, on-chip storage and communication, and to suggest future techniques for automated compilation for NPs.",
      "paperUrl": "https://llvm.org/pubs/2006-01-LabrecqueMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-01-LabrecqueMSThesis.html",
      "tags": [
        "Infrastructure"
      ]
    },
    {
      "id": "pubs-2006-tailoring-graph-coloring-register-allocation-for-runtime-compilation",
      "source": "llvm-org-pubs",
      "title": "Tailoring Graph-coloring Register Allocation For Runtime Compilation",
      "authors": [
        {
          "name": "Keith D. Cooper",
          "affiliation": ""
        },
        {
          "name": "Anshuman Dasgupta",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Proc. of the 2006 International Symposium on Code Generation and Optimization (CGO'06) | New York, New York",
      "type": "research-paper",
      "abstract": "Just-in-time compilers are invoked during application execution and therefore need to ensure fast compilation times. Consequently, runtime compiler designers are averse to implementing compile-time intensive optimization algorithms. Instead, they tend to select faster but less effective transformations. In this paper, we explore this trade-off for an important optimization â global register allocation. We present a graph-coloring register allocator that has been redesigned for runtime compilation. Compared to Chaitin-Briggs [7], a standard graph-coloring technique, the reformulated algorithm requires considerably less allocation time and produces allocations that are only marginally worse than those of Chaitin-Briggs. Our experimental results indicate that the allocator performs better than the linear-scan and Chaitin-Briggs allocators on most benchmarks in a runtime compilation environment. By increasing allocation efficiency and preserving optimization quality, the presented algorithm increases the suitability and profitability of a graph-coloring register allocation strategy for a runtime compiler.",
      "paperUrl": "https://llvm.org/pubs/2006-04-04-CGO-GraphColoring.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-04-04-CGO-GraphColoring.html",
      "tags": []
    },
    {
      "id": "pubs-2006-scaling-task-graphs-for-network-processors",
      "source": "llvm-org-pubs",
      "title": "Scaling Task Graphs for Network Processors",
      "authors": [
        {
          "name": "Martin Labrecque",
          "affiliation": ""
        },
        {
          "name": "J. Gregory Steffan",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "IFIP International Conference on Network and Parallel Computing | Tokyo, Japan",
      "type": "research-paper",
      "abstract": "Modern network processors (NPs) are highly multithreaded chip multiprocessors (CMPs), supporting a wide variety of mechanisms for on-chip storage and inter-task communication. Real network processor applications are hard to program and must be tailored to fit the resources of the underlying NP, motivating an automated approach to mapping multithreaded applications to NPs. In this paper we propose and evaluate compiler-based automated task and data management techniques to scale the throughput of network processing task graphs onto NPs. We evaluate these techniques using a NP simulation infrastructure based on realistic NP applications, and present an approach to discovering performance bottlenecks. Finally we demonstrate how our techniques enhance throughput-scaling for NPs.",
      "paperUrl": "https://llvm.org/pubs/2006-10-ICNPC-ScalingTaskGraphs.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-10-ICNPC-ScalingTaskGraphs.html",
      "tags": [
        "Infrastructure",
        "Performance"
      ]
    },
    {
      "id": "pubs-2006-safecode-enforcing-alias-analysis-for-weakly-typed-languages",
      "source": "llvm-org-pubs",
      "title": "SAFECode: Enforcing Alias Analysis for Weakly Typed Languages",
      "authors": [
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Sumant",
          "affiliation": ""
        },
        {
          "name": "Kowshik",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Proc. of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '06) | Ottawa, Canada",
      "type": "research-paper",
      "abstract": "Static analysis of programs in weakly typed languages such as C and C++ is generally not sound because of possible memory errors due to dangling pointer references, uninitialized pointers, and array bounds overflow. We describe a compilation strategy for standard C programs that guarantees that aggressive interprocedural pointer analysis (or less precise ones), a call graph, and type information for a subset of memory, are never invalidated by any possible memory errors. We formalize our approach as a new type system with the necessary run-time checks in operational semantics and prove the correctness of our approach for a subset of C. Our semantics provide the foundation for other sophisticated static analyses to be applied to C programs with a guarantee of soundness. Our work builds on a previously published transformation called Automatic Pool Allocation to ensure that hard-to-detect memory errors (dangling pointer references and certain array bounds errors) cannot invalidate the call graph, points-to information or type information. The key insight behind our approach is that pool allocation can be used to create a run-time partitioning of memory that matches the compile-time memory partitioning in a points-to graph, and efficient checks can be used to isolate the run-time partitions. Furthermore, we show that the sound analysis information enables static checking techniques that eliminate many run-time checks. Our approach requires no source code changes, allows memory to be managedexplicitly, and does not use meta-data on pointers or individual tag bits for memory. Using several benchmark s and system codes, we show experimentally that the run-time overheads are low (less than 10% in nearly all cases and 30% in the worst case we have seen).We also show the effectiveness of static analyses in eliminating run-time checks.",
      "paperUrl": "https://llvm.org/pubs/2006-06-12-PLDI-SAFECode.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-06-12-PLDI-SAFECode.html",
      "tags": [
        "C++",
        "Static Analysis"
      ]
    },
    {
      "id": "pubs-2006-pypy-s-approach-to-virtual-machine-construction",
      "source": "llvm-org-pubs",
      "title": "PyPy's approach to virtual machine construction",
      "authors": [
        {
          "name": "Armin Rigo",
          "affiliation": ""
        },
        {
          "name": "Samuele Pedroni",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Dynamic Languages Symposium (DLS'06)",
      "type": "research-paper",
      "abstract": "The PyPy project seeks to prove both on a research and a practical level the feasibility of constructing a virtual machine (VM) for a dynamic language in a dynamic language - in this case, Python. The aim is to translate (i.e. compile) the VM to arbitrary target environments, ranging in level from C/Posix to Smalltalk/Squeak via Java and CLI/.NET, while still being of reasonable efficiency within these environments.A key tool to achieve this goal is the systematic reuse of the Python language as a system programming language at various levels of our architecture and translation process. For each level, we design a corresponding type system and apply a generic type inference engine - for example, the garbage collector is written in a style that manipulates simulated pointer and address objects, and when translated to C these operations become C-level pointer and address instructions.",
      "paperUrl": "https://llvm.org/pubs/2006-10-DLS-PyPy.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-10-DLS-PyPy.html",
      "tags": []
    },
    {
      "id": "pubs-2006-platform-based-behavior-level-and-system-level-synthesis",
      "source": "llvm-org-pubs",
      "title": "Platform-Based Behavior-Level and System-Level Synthesis",
      "authors": [
        {
          "name": "J. Cong",
          "affiliation": ""
        },
        {
          "name": "Y. Fan",
          "affiliation": ""
        },
        {
          "name": "G. Han",
          "affiliation": ""
        },
        {
          "name": "W. Jiang",
          "affiliation": ""
        },
        {
          "name": "Z. Zhang",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Proc. of IEEE International SOC Conference | pp. 199-202, Austin, Texas",
      "type": "thesis",
      "abstract": "With the rapid increase of complexity in System-on-a-Chip (SoC) design, the electronic design automation (EDA) community is moving from RTL (Register Transfer Level) synthesis to behavioral-level and system-level synthesis. The needs of system-level verification and software/hardware co- design also prefer behavior-level executable specifications, such as C or SystemC. In this paper we present the platform-based synthesis system, named xPilot, being developed at UCLA. The first objective of xPilot is to provide novel behavioral synthesis capability for automatically generating efficient RTL code from a C or SystemC description for a given system platform and optimizing the logic, interconnects, performance, and power simultaneously. The second objective of xPilot is to provide a platform-based system-level synthesis capability, including both synthesis for application-specific configurable processors and heterogeneous multi-core systems. Preliminary experiments on FPGAs demonstrate the efficacy of our approach on a wide range of applications and its value in exploring various design tradeoffs.",
      "paperUrl": "https://llvm.org/pubs/2006-09-SOC-Synthesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-09-SOC-Synthesis.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2006-introduction-to-the-llvm-compiler-infrastructure",
      "source": "llvm-org-pubs",
      "title": "Introduction to the LLVM Compiler Infrastructure",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "2006 Itanium Conference and Expo | San Jose, California",
      "type": "research-paper",
      "abstract": "This invited talk gives a high-level overview of the LLVM Project, its capabilities, features, progress, and the direction it is taking. It is aimed at a GCC-centric audience, specifically to follow up a presentation on the GCC Link-Time-Optimization proposal at the 2006 Gelato Itanium Conference and Expo (ICE).",
      "paperUrl": "https://llvm.org/pubs/2006-04-25-GelatoLLVMIntro.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-04-25-GelatoLLVMIntro.html",
      "tags": [
        "Infrastructure"
      ]
    },
    {
      "id": "pubs-2006-efficiently-detecting-all-dangling-pointer-uses-in-production-servers",
      "source": "llvm-org-pubs",
      "title": "Efficiently Detecting All Dangling Pointer Uses in Production Servers",
      "authors": [
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Proc. of the International Conference on Dependable Systems and Networks (DSN '06) | Philadelphia, Pennsylvania",
      "type": "research-paper",
      "abstract": "In this paper, we propose a novel technique to detect all dangling pointer uses at run-time that is efficient enough for production use in server codes. One idea (previously used by Electric Fence, PageHeap) is to use a new virtual page for each allocation of the program and rely on page protection mechanisms to check dangling pointer accesses. This naive approach has two limitations that makes it im- practical to use in production software: increased physical memory usage and increased address space usage. We pro- pose two key improvements that alleviate both these prob- lems. First, we use a new virtual page for each allocation of the program but map it to the same physical page as the original allocator. This allows using nearly identical physi- cal memory as the original program while still retaining the dangling pointer detection capability. We also show how to implement this idea without requiring any changes to the underlying memory allocator. Our second idea alleviates the problem of virtual address space exhaustion by using a previously developed compiler transformation called Au- tomatic Pool Allocation to reuse many virtual pages. The transformation partitions the memory of the program based on their lifetimes and allows us to reuse virtual pages when portions of memory become inaccessible. Experimentally we find that the run-time overhead for five unix servers is less than 4%, for other unix utilities less than 15%. How- ever, in case of allocation intensive benchmarks, we find our overheads are much worse (up to 11x slowdown).",
      "paperUrl": "https://llvm.org/pubs/2006-DSN-DanglingPointers.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-DSN-DanglingPointers.html",
      "tags": []
    },
    {
      "id": "pubs-2006-checker-a-static-program-checker",
      "source": "llvm-org-pubs",
      "title": "Checker: a Static Program Checker",
      "authors": [
        {
          "name": "Nicholas Lewycky",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "B.Sc. Thesis | Computer Science Dept., Ryerson University",
      "type": "thesis",
      "abstract": "Automated software analysis is the process of testing program source code against a set of conditions. These may be as simple as verifying the coding standards, or as complicated as new languages which are formally verifiable by a theorem solver. Checker is able to find two small classes of errors, one is memory faults, the other, non-deterministic behaviour. Lacking interprocedural analysis, checker can not be applied to real-world software.",
      "paperUrl": "https://llvm.org/pubs/2006-06-07-LewyckyChecker.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-06-07-LewyckyChecker.html",
      "tags": [
        "Testing"
      ]
    },
    {
      "id": "pubs-2006-backwards-compatible-array-bounds-checking-for-c-with-very-low-overhead",
      "source": "llvm-org-pubs",
      "title": "Backwards-Compatible Array Bounds Checking for C with Very Low Overhead",
      "authors": [
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Proc. of the 28th International Conference on Software Engineering (ICSE '06) | Shanghai, China",
      "type": "research-paper",
      "abstract": "The problem of enforcing correct usage of array and pointer references in C and C++ programs remains unsolved. The approach proposed by Jones and Kelly (extended by Ruwase and Lam) is the only one we know of that does not require significant manual changes to programs, but it has extremely high overheads of 5x-6x and 11x--12x in the two versions. In this paper, we describe a collection of techniques that dramatically reduce the overhead of this approach, by exploiting a fine-grain partitioning of memory called Automatic Pool Allocation. Together, these techniques bring the average overhead checks down to only 12\\% for a set of benchmarks (but 69\\% for one case). We show that the memory partitioning is key to bringing down this overhead. We also show that our technique successfully detects all buffer overrun violations in a test suite modeling reported violations in some important real-world programs.",
      "paperUrl": "https://llvm.org/pubs/2006-05-24-SAFECode-BoundsCheck.pdf",
      "sourceUrl": "http://llvm.org/pubs/2006-05-24-SAFECode-BoundsCheck.html",
      "tags": [
        "C++"
      ]
    },
    {
      "id": "pubs-2006-automated-compile-time-and-run-time-techniques-to-increase-usable-memory-in-mmu-less-embedded-systems",
      "source": "llvm-org-pubs",
      "title": "Automated Compile-Time and Run-Time Techniques to Increase Usable Memory in MMU-Less Embedded Systems",
      "authors": [
        {
          "name": "L. Bai",
          "affiliation": ""
        },
        {
          "name": "L. Yang",
          "affiliation": ""
        },
        {
          "name": "R. P. Dick",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Proc. Int. Conf. Compilers, Architecture & Synthesis for Embedded Systems | pp. 125-135",
      "type": "thesis",
      "abstract": "Random access memory (RAM) is tightly-constrained in many embedded systems. This is especially true for the least expensive, lowest-power embedded systems, such as sensor network nodes and portable consumer electronics. The most widely-used sensor network nodes have only 4-10 KB of RAM and do not contain memory management units (MMUs). It is very difficult to implement increasingly complex applications under such tight memory constraints. Nonetheless, price and power consumption constraints make it unlikely that increases in RAM in these systems will keep pace with the requirements of applications. We propose the use of automated compile-time and run-time techniques to increase the amount of usable memory in MMU-less embedded systems. The proposed techniques do not in- crease hardware cost, and are designed to require few or no changes to existing applications. We have developed a fast compression algorithm well suited to this application, as well as run-time library routines and compiler transformations to control and optimize the automatic migration of application data between compressed and uncompressed memory regions. These techniques were experimentally evaluated on Crossbow TelosB sensor network nodes running a number of data collection and signal processing applications. The results indicate that available memory can be increased by up to 50% with less than 10% performance degradation for most benchmarks.",
      "paperUrl": "https://llvm.org/pubs/2006-10-CASES-IncreaseMem.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-10-CASES-IncreaseMem.html",
      "tags": [
        "Embedded",
        "Performance"
      ]
    },
    {
      "id": "pubs-2006-a-virtual-instruction-set-interface-for-operating-system-kernels",
      "source": "llvm-org-pubs",
      "title": "A Virtual Instruction Set Interface for Operating System Kernels",
      "authors": [
        {
          "name": "John Criswell",
          "affiliation": ""
        },
        {
          "name": "Brent Monroe",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2006",
      "venue": "Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA '06) | Boston, Massachusetts",
      "type": "presentation-paper",
      "abstract": "In this paper, we propose and evaluate a virtual instruction set interface between an operating system (OS) kernel and a general purpose processor architecture. This interface is a set of operations added to a previously proposed virtual instruction set architecture called LLVA (Low Level Virtual Architecture) and can be implemented on existing processor hardware. The long-term benefits of such an interface include richer OS-information for hardware, greater flexibility in evolving hardware, and sophisticated analysis and optimization capabilities for kernel code, including across the application-kernel boundary transformations. Our interface design (LLVA-OS) contains several novel features for machine-independence and performance, including efficient saving and restoring of (hidden) native state, mechanisms for error recovery, and several primitive abstractions that expose semantic information to the underlying translator and hardware. We describe the design, a prototype implementation of LLVA-OS on x86, and our experience porting the Linux 2.4.22 kernel to LLVA-OS. We perform a performance evaluation of this kernel, identifying and explaining the root causes of key sources of virtualization overhead.",
      "paperUrl": "https://llvm.org/pubs/2006-06-18-WIOSCA-LLVAOS.pdf",
      "sourceUrl": "https://llvm.org/pubs/2006-06-18-WIOSCA-LLVAOS.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-using-a-low-level-virtual-machine-to-improve-dynamic-aspect-support-in-operating-system-kernels",
      "source": "llvm-org-pubs",
      "title": "Using a Low-Level Virtual Machine to Improve Dynamic Aspect Support in Operating System Kernels",
      "authors": [
        {
          "name": "By Michael Engel",
          "affiliation": ""
        },
        {
          "name": "Bernd Freisleben",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Proc. of the 4th AOSD Workshop on Aspects, Components, and Patterns for Infrastructure Software (ACP4IS'05) | Chicago",
      "type": "presentation-paper",
      "abstract": "Current implementations of software providing dynamic aspect functionality in operating system (OS) kernels are quite restricted in the possible joinpoint types for native code they are able to support. Most of the pro jects implementing advice for native code use basic technologies adopted from instrumentation methods which allow to provide before, after and around joinpoints for functions. More elaborate join-points, however, are not available since support for monitoring native code execution in current CPUs is very restricted without extensive extensions of the compiler toolchain. To realize improved ways of aspect activation in OS kernels, we present an architecture that provides an efficient low-level virtual machine running on top of a microkernel system in cooperation with an aspect deployment service to provide novel ways of aspect activation in kernel environments.",
      "paperUrl": "https://llvm.org/pubs/2005-03-14-ACP4IS-AspectsKernel.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-03-14-ACP4IS-AspectsKernel.html",
      "tags": []
    },
    {
      "id": "pubs-2005-transparent-pointer-compression-for-linked-data-structures",
      "source": "llvm-org-pubs",
      "title": "Transparent Pointer Compression for Linked Data Structures",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Proc. of the ACM Workshop on Memory System Performance (MSP'05) | Chicago, Illinois",
      "type": "presentation-paper",
      "abstract": "64-bit address spaces are increasingly important for modern applications, but they come at a price: pointers use twice as much memory, reducing the effective cache capacity and memory bandwidth of the system (compared to 32-bit address spaces). This paper presents a sophisticated, automatic transformation that shrinks pointers from 64-bits to 32-bits (and potentially less). The approach is macroscopic, i.e., it operates on an entire logical data structure in the program at a time. It allows an individual data structure instance or even a subset thereof to grow up to 2 32 bytes in size. Furthermore, the transformation can choose to compress some data structures in a program but not others (e.g. if only part of the program is type-safe). We also describe (but have not implemented) a dynamic version of the technique that can transparently expand the pointers in an individual data structure if it exceeds the 4GB limit. For a collection of pointer-intensive benchmarks, we show that the transformation improves performance substantially (20% to 2x) for several of these benchmarks, and also reduces peak heap size by a similar factor.",
      "paperUrl": "https://llvm.org/pubs/2005-06-12-MSP-PointerComp.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-06-12-MSP-PointerComp.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-segment-protection-for-embedded-systems-using-run-time-checks",
      "source": "llvm-org-pubs",
      "title": "Segment Protection for Embedded Systems Using Run-time Checks",
      "authors": [
        {
          "name": "By Matthew Simpson",
          "affiliation": ""
        },
        {
          "name": "Bhuvan Middha",
          "affiliation": ""
        },
        {
          "name": "Rajeev Barua",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Proc. of the ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'05) | San Francisco, CA",
      "type": "thesis",
      "abstract": "The lack of virtual memory protection is a serious source of unreliability in many embedded systems. Without the segment-level protection it provides, these systems are subject to memory access violations, stemming from programmer error, whose results can be dangerous and catastrophic in safety-critical systems. The traditional method of testing embedded software before its deployment is an insufficient means of detecting and debugging all software errors, and the reliance on this practice is a severe gamble when the reliable performance of the embedded device is critical. Additionally, the use of safe languages and programming semantic restrictions as prevention mechanisms is often infeasible when considering the adoptability and compatibility of these languages since most embedded applications are written in C and C++. This work improves system reliability by providing a completely automatic software technique for guaranteeing segment protection for embedded systems lacking virtual memory. This is done by inserting optimized run-time checks before memory accesses that detect segmentation violations in cases in which there would otherwise be no error, enabling remedial action before system failure or corruption. This feature is invaluable for safety-critical embedded systems. Other advantages of our method include its low overhead, lack of any programming language or semantic restrictions, and ease of implementation. Our compile-time analysis, known as intended segment analysis, is a uniquely structured analysis that allows for the realization of optimizations used to reduce the number of required run-time checks and foster our technique into a truly viable solution for providing segment protection in embedded systems lacking virtual memory. Our experimental results show that these optimizations are effective at reducing the performance overheads associated with providing software segment protection to low, and in many cases, negligible levels. For the eight evaluated embedded benchmarks, the average increase in run-time is 0.72%, the average increase in energy consumption is 0.44%, and the average increase in code size is 3.60%.",
      "paperUrl": "https://llvm.org/pubs/2005-09-25-CASES05-SegmentProtection.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-09-25-CASES05-SegmentProtection.html",
      "tags": [
        "C++",
        "Embedded",
        "Optimizations",
        "Performance",
        "Testing"
      ]
    },
    {
      "id": "pubs-2005-revisiting-graph-coloring-register-allocation-a-study-of-the-chaitin-briggs-and-callahan-koblenz-algorithms",
      "source": "llvm-org-pubs",
      "title": "Revisiting Graph Coloring Register Allocation: A Study of the Chaitin-Briggs and Callahan-Koblenz Algorithms",
      "authors": [
        {
          "name": "By Keith Cooper",
          "affiliation": ""
        },
        {
          "name": "Anshuman Dasgupta",
          "affiliation": ""
        },
        {
          "name": "Jason Eckhardt",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Proc. of the Workshop on Languages and Compilers for Parallel Computing (LCPC'05) | Hawthorne, NY",
      "type": "presentation-paper",
      "abstract": "Techniques for global register allocation via graph coloring have been extensively studied and widely implemented in compiler frameworks. This paper examines a particular variant - the Callahan Koblenz allocator - and compares it to the Chaitin-Briggs graph coloring register allocator. Both al- gorithms were published in the 1990's, yet the academic literature does not contain an assessment of the Callahan-Koblenz allocator. This paper evaluates and contrasts the allocation decisions made by both algorithms. In particular, we focus on two key differences between the allocators: Spill code : The Callahan-Koblenz allocator attempts to minimize the effect of spill code by using program structure to guide allocation and spill code place- ment. We evaluate the impact of this strategy on allocated code. Copy elimination : Effective register-to-register copy removal is important for producing good code. The allocators use different techniques to eliminate these copies. We compare the mechanisms and provide insights into the relative per- formance of the contrasting techniques. The Callahan-Koblenz allocator may potentially insert extra branches as part of the allocation process. We also measure the performance overhead due to these branches.",
      "paperUrl": "https://llvm.org/pubs/2005-10-20-LCPC-RegAlloc.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-10-20-LCPC-RegAlloc.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-profile-directed-if-conversion-in-superscalar-microprocessors",
      "source": "llvm-org-pubs",
      "title": "Profile-directed If-Conversion in Superscalar Microprocessors",
      "authors": [
        {
          "name": "Eric Zimmerman",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Masters Thesis | Computer Science Dept., University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "No abstract available in llvm-www-pubs metadata.",
      "paperUrl": "https://llvm.org/pubs/2005-07-ZimmermanMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-07-ZimmermanMSThesis.html",
      "tags": []
    },
    {
      "id": "pubs-2005-practical-techniques-for-performance-estimation-of-processors",
      "source": "llvm-org-pubs",
      "title": "Practical Techniques for Performance Estimation of Processors",
      "authors": [
        {
          "name": "Abhijit Ray",
          "affiliation": ""
        },
        {
          "name": "Thambipillai Srikanthan",
          "affiliation": ""
        },
        {
          "name": "Wu Jigang",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Proc. of the 9th International Database Engineering & Application Symposium (IDEAS'05)",
      "type": "research-paper",
      "abstract": "Performance estimation of processor is important to select the right processor for an application. Poorly chosen processors can either under perform very badly or over perform but with high cost. Most previous work on performance estimation are based on generating the development tools, i.e., compilers, assemblers etc from a processor description file and then additionally generating an instruction set simulator to get the performance. In this work we present a simpler strategy for performance estimation. We propose an estimation technique based on the intermediate format of an application. The estimation process does not require the generation of all the development tools as in the prevalent methods. As a result our method is not only cheaper but also faster.",
      "paperUrl": "https://llvm.org/pubs/2005-07-IDEAS-PerfEstimation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-07-IDEAS-PerfEstimation.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-memory-safety-without-garbage-collection-for-embedded-applications",
      "source": "llvm-org-pubs",
      "title": "Memory Safety Without Garbage Collection for Embedded Applications",
      "authors": [
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Sumant Kowshik",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        },
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "ACM Transactions in Embedded Computing Systems (TECS)",
      "type": "research-paper",
      "abstract": "Traditional approaches to enforcing memory safety of programs rely heavily on run-time checks of memory accesses and on garbage collection, both of which are unattractive for embedded applications. The goal of our work is to develop advanced compiler techniques for enforcing memory safety with minimal run-time overheads. In this paper, we describe a set of compiler techniques that, together with minor semantic restrictions on C programs and no new syntax, ensure memory safety and provide most of the error-detection capabilities of type-safe languages, without using garbage collection, and with no run-time software checks, (on systems with standard hardware support for memory management). The language permits arbitrary pointer-based data structures, explicit deallocation of dynamically allocated memory, and restricted array operations. One of the key results of this paper is a compiler technique that ensures that dereferencing dangling pointers to freed memory does not violate memory safety, without annotations, run-time checks, or garbage collection, and works for arbitrary type-safe C programs. Furthermore, we present a new interprocedural analysis for static array bounds checking under certain assumptions. For a diverse set of embedded C programs, we show that we are able to ensure memory safety of pointer and dynamic memory usage in all these programs with no run-time software checks (on systems with standard hardware memory protection), requiring only minor restructuring to conform to simple type restrictions. Static array bounds checking fails for roughly half the programs we study due to complex array references, and these are the only cases where explicit run-time software checks would be needed under our language and system assumptions.",
      "paperUrl": "https://llvm.org/pubs/2005-02-TECS-SAFECode.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-02-TECS-SAFECode.html",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2005-macroscopic-data-structure-analysis-and-optimization",
      "source": "llvm-org-pubs",
      "title": "Macroscopic Data Structure Analysis and Optimization",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Ph.D. Thesis | Computer Science Dept., University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "Providing high performance for pointer-intensive programs on modern architectures is an increasingly difficult problem for compilers. Pointer-intensive programs are often bound by memory latency and cache performance, but traditional approaches to these problems usually fail: Pointer-intensive programs are often highly-irregular and the compiler has little control over the layout of heap allocated objects. This thesis presents a new class of techniques named ``Macroscopic Data Structure Analyses and Optimizations'', which is a new approach to the problem of analyzing and optimizing pointer-intensive programs. Instead of analyzing individual load/store operations or structure definitions, this approach identifies, analyzes, and transforms entire memory structures as a unit. The foundation of the approach is an analysis named Data Structure Analysis and a transformation named Automatic Pool Allocation. Data Structure Analysis is a context-sensitive pointer analysis which identifies data structures on the heap and their important properties (such as type safety). Automatic Pool Allocation uses the results of Data Structure Analysis to segregate dynamically allocated objects on the heap, giving control over the layout of the data structure in memory to the compiler. Based on these two foundation techniques, this thesis describes several performance improving optimizations for pointer-intensive programs. First, Automatic Pool Allocation itself provides important locality improvements for the program. Once the program is pool allocated, several pool-specific optimizations can be performed to reduce inter-object padding and pool overhead. Second, we describe an aggressive technique, Automatic Pointer Compression, which reduces the size of pointers on 64-bit targets to 32-bits or less, increasing effective cache capacity and memory bandwidth for pointer-intensive programs. This thesis describes the approach, analysis, and transformation of programs with macroscopic techniques, and evaluates the net performance impact of the transformations. Finally, it describes a large class of potential applications for the work in fields such as heap safety and reliability, program understanding, distributed computing, and static garbage collection.",
      "paperUrl": "https://llvm.org/pubs/2005-05-04-LattnerPHDThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-05-04-LattnerPHDThesis.html",
      "tags": [
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-how-successful-is-data-structure-analysis-in-isolating-and-analyzing-linked-data-structures",
      "source": "llvm-org-pubs",
      "title": "How Successful is Data Structure Analysis in Isolating and Analyzing Linked Data Structures?",
      "authors": [
        {
          "name": "Patrick Meredith",
          "affiliation": ""
        },
        {
          "name": "Balpreet Pankaj",
          "affiliation": ""
        },
        {
          "name": "Swarup Sahoo",
          "affiliation": ""
        },
        {
          "name": "Chris Lattner",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Technical Report #UIUCDCS-R-2005-2658, Computer Science Dept., Univ. of Illinois",
      "type": "research-paper",
      "abstract": "This report describes a set of experiments to evaluate qualitatively the effectiveness of Data Structure Analysis (DSA) in identifying properties of a program's data structures. We manually inspected several benchmarks to identify linked data structures and their properties, and compared these against the results produced by DSA. The properties we considered are those that were the primary goals of DSA: distinguishing different kinds of data structures, distinct instances of a particular kind, type information for objects within an LDS, and information about the lifetime of such objects (particularly, those local to a function rather than global). We define a set of metrics for the DS graphs computed by DSA that we use to summarize our results concisely for each benchmark. The results of the study are summarized in the last section.",
      "paperUrl": "https://llvm.org/pubs/2005-TR-DSAEvaluation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-TR-DSAEvaluation.html",
      "tags": []
    },
    {
      "id": "pubs-2005-enforcing-alias-analysis-for-weakly-typed-languages",
      "source": "llvm-org-pubs",
      "title": "Enforcing Alias Analysis for Weakly Typed Languages",
      "authors": [
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Sumant Kowshik",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Technical Report #UIUCDCS-R-2005-2657, Computer Science Dept., Univ. of Illinois",
      "type": "research-paper",
      "abstract": "Static analysis of programs in weakly typed languages such as C and C++ is generally not sound because of possible memory errors due to dangling pointer references, uninitialized pointers, and array bounds overflow. Optimizing compilers can produce unpredictable results when such errors occur, but this is quite undesirable for many tools that aim to analyze security and reliability properties with guarantees of soundness. We describe a relatively simple compilation strategy for standard C programs that guarantees sound semantics for an aggressive interprocedural pointer analysis (or simpler ones), a call graph, and type information for a subset of memory. These provide the foundation for sophisticated static analyses to be applied to such programs with a guarantee of soundness. Our work builds on a previously published transformation called Automatic Pool Allocation to ensure that hard-to-detect memory errors (dangling pointer references and certain array bounds errors) cannot invalidate the call graph, points-to information or type information. The key insights behind our approach is that pool allocation can be used to create a run-time partitioning of memory that matches the compile-time memory partitioning in a points-to graph, and efficient checks can be used to isolate the run-time partitions. Furthermore, we show that the sound analysis information enables static checking techniques that reliably eliminate many run-time checks. We formalize our approach as a new type system with the necessary run-time checks in operational semantics and prove the correctness of our approach for a subset of C. Our approach requires no source code changes, allows memory to be managed explicitly, and does not use meta-data on pointers or individual tag bits for memory. Using several benchmarks and system codes, we show experimentally that the run-time overheads are low (less than 10% in nearly all cases and 30% in the worst case we have seen). We also show the effectiveness of reliable static analyses for eliminating run-time checks.",
      "paperUrl": "https://llvm.org/pubs/2005-11-SAFECodeTR.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-11-SAFECodeTR.html",
      "tags": [
        "C++",
        "Security",
        "Static Analysis"
      ]
    },
    {
      "id": "pubs-2005-deciding-where-to-call-performance-libraries",
      "source": "llvm-org-pubs",
      "title": "Deciding Where to Call Performance Libraries",
      "authors": [
        {
          "name": "By C. Alias",
          "affiliation": ""
        },
        {
          "name": "D. Barthou",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Proc. of the International IEEE Euro-Par Conference",
      "type": "research-paper",
      "abstract": "As both programs and machines are becoming more complex, writing high performance codes is an increasingly difficult task. In order to bridge the gap between the compiled-code and peak performance, resorting to domain or architecture-specific libraries has become compulsory. However, deciding when and where to use a library function must be specified by the programmer. This partition between library and user code is not questioned by the compiler although it has great impact on performance. We propose in this paper a new method that helps the user find in its application all code fragments that can be replaced with library calls. The same technique can be used to change or fusion multiple calls into more efficient ones. The results of the alternative detection of BLAS 1 and 2 in SPEC are presented.",
      "paperUrl": "https://llvm.org/pubs/2005-08-EUROPAR-PerformanceLibs.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-08-EUROPAR-PerformanceLibs.html",
      "tags": [
        "Libraries",
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-automatic-pool-allocation-improving-performance-by-controlling-data-structure-layout-in-the-heap",
      "source": "llvm-org-pubs",
      "title": "Automatic Pool Allocation: Improving Performance by Controlling Data Structure Layout in the Heap",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'05) | Chicago, Illinois | Received PLDI 2005 Best Paper Award",
      "type": "research-paper",
      "abstract": "This paper describes Automatic Pool Allocation , a transformation framework that segregates distinct instances of heap-based data structures into seperate memory pools and allows heuristics to be used to partially control the internal layout of those data structures. The primary goal of this work is performance improvement, not automatic memory management, and the paper makes several new contributions. The key contribution is a new compiler algorithm for partitioning heap objects in imperative programs based on a context-sensitive pointer analysis, including a novel strategy for correct handling of indirect (and potentially unsafe) function calls. The transformation does not require type safe programs and works for the full generality of C and C++. Second, the paper describes several optimizations that exploit data structure partitioning to further improve program performance. Third, the paper evaluates how memory hierarchy behavior and overall program performance are impacted by the new transformations. Using a number of benchmarks and a few applications, we find that compilation times are extremely low, and overall running times for heap intensive programs speed up by 10-25% in many cases, about 2x in two cases, and more than 10x in two small benchmarks. Overall, we believe this work provides a new framework for optimizing pointer intensive programs by segregating and controlling the layout of heap-based data structures.",
      "paperUrl": "https://llvm.org/pubs/2005-05-21-PLDI-PoolAlloc.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-05-21-PLDI-PoolAlloc.html",
      "tags": [
        "C++",
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-an-implementation-of-swing-modulo-scheduling-with-extensions-for-superblocks",
      "source": "llvm-org-pubs",
      "title": "An Implementation of Swing Modulo Scheduling with Extensions for Superblocks",
      "authors": [
        {
          "name": "Tanya M. Lattner",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "M.S. Thesis | Computer Science Dept., University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "This thesis details the implementation of Swing Modulo Scheduling, a Software Pipelining technique, that is both effective and efficient in terms of compile time and generated code. Software Pipelining aims to expose Instruction Level Parallelism in loops which tend to help scientific and graphical applications. Modulo Scheduling is a category of algorithms that attempt to overlap iterations of single basic block loops and schedule instructions based upon a priority (derived from a set of heuristics). The approach used by Swing Modulo Scheduling is designed to achieve a highly optimized schedule, keeping register pressure low, and does both in a reasonable amount of compile time. One drawback of Swing Modulo Scheduling, (and all Modulo Scheduling algorithms) is that they are missing opportunities for further Instruction Level Parallelism by only handling single basic block loops. This thesis details extensions to the Swing Modulo Scheduling algorithm to handle multiple basic block loops in the form of a superblock. A superblock is group of basic blocks that have a single entry and multiple exits. Extending Swing Modulo Scheduling to support these types of loops increases the number of loops Swing Modulo Scheduling can be applied to. In addition, it allows Modulo Scheduling to be performed on hot paths (also single entry, multiple exit), found with profile information to be optimized later offline or at runtime. Our implementation of Swing Modulo Scheduling and extensions to the algorithm for superblock loops were evaluated and found to be both effective and efficient. For the original algorithm, benchmarks were transformed to have performance gains of 10-33%, while the extended algorithm increased benchmark performance from 7-22%.",
      "paperUrl": "https://llvm.org/pubs/2005-06-17-LattnerMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-06-17-LattnerMSThesis.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2005-a-concept-analysis-inspired-greedy-algorithm-for-test-suite-minimization",
      "source": "llvm-org-pubs",
      "title": "A Concept Analysis Inspired Greedy Algorithm for Test Suite Minimization",
      "authors": [
        {
          "name": "By Sriraman Tallam",
          "affiliation": ""
        },
        {
          "name": "Neelam Gupta",
          "affiliation": ""
        }
      ],
      "year": "2005",
      "venue": "ACM SIGPLAN-SIGSOFT Workshop on Program Analysis for Software Tools and Engineering (PASTE 2005) | Lisbon, Portugal",
      "type": "presentation-paper",
      "abstract": "Software testing and retesting occurs continuously during the software development lifecycle to detect errors as early as possible and to ensure that changes to existing software do not break the software. Test suites once developed are reused and updated frequently as the software evolves. As a result, some test cases in the test suite may become redundant as the software is modified over time since the requirements covered by them are also covered by other test cases. Due to the resource and time constraints for re-executing large test suites, it is important to develop techniques to minimize available test suites by removing redundant test cases. In general, the test suite minimization problem is NP complete. In this paper, we present a new greedy heuristic algorithm for selecting a minimal subset of a test suite T that covers all the requirements covered by T. We show how our algorithm was inspired by the concept analysis framework. We conducted experiments to measure the extent of test suite reduction obtained by our algorithm and prior heuristics for test suite minimization. In our experiments, our algorithm always selected same size or smaller size test suite than that selected by prior heuristics and had comparable time performance.",
      "paperUrl": "https://llvm.org/pubs/2005-09-PASTE-GreedySuiteMinimization.pdf",
      "sourceUrl": "https://llvm.org/pubs/2005-09-PASTE-GreedySuiteMinimization.html",
      "tags": [
        "Performance",
        "Testing"
      ]
    },
    {
      "id": "pubs-2004-the-llvm-compiler-framework-and-infrastructure-tutorial",
      "source": "llvm-org-pubs",
      "title": "The LLVM Compiler Framework and Infrastructure Tutorial",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2004",
      "venue": "LCPC'04 Mini Workshop on Compiler Research Infrastructures | West Lafayette, Indiana",
      "type": "presentation-paper",
      "abstract": "The Low-Level Virtual Machine (LLVM) is a collection of libraries and tools that make it easy to build compilers, optimizers, Just-In-Time code generators, and many other compiler-related programs. LLVM uses a single, language-independent virtual instruction set both as an offline code representation (to communicate code between compiler phases and to run-time systems) and as the compiler internal representation (to analyze and transform programs). This persistent code representation allows a common set of sophisticated compiler techniques to be applied at compile-time, link-time, install-time, run-time, or \"idle-time\" (between program runs). The strengths of the LLVM infrastructure are its extremely simple design (which makes it easy to understand and use), source-language independence, powerful mid-level optimizer, automated compiler debugging support, extensibility, and its stability and reliability. LLVM is currently being used to host a wide variety of academic research projects and commercial projects. LLVM includes C and C++ front-ends (based on GCC 3.4), a front-end for a Forth-like language (Stacker), a young scheme front-end, and Java support is in development. LLVM can generate code for X86, SparcV9, PowerPC, or it can emit C code. This tutorial describes the LLVM virtual instruction set and the high-level design of the LLVM compiler system. To illustrate the ideas in the LLVM IR, we use a running example (by-reference to by-value argument promotion) to illustrate several important API's in the LLVM system. Next, we describe some of the key tools provided by LLVM, and mention several projects that are natural targets for the LLVM system.",
      "paperUrl": "https://llvm.org/pubs/2004-09-22-LCPCLLVMTutorial.pdf",
      "sourceUrl": "https://llvm.org/pubs/2004-09-22-LCPCLLVMTutorial.html",
      "tags": [
        "C++",
        "Infrastructure",
        "IR",
        "Libraries"
      ]
    },
    {
      "id": "pubs-2004-rubycomp-a-ruby-to-llvm-compiler-prototype",
      "source": "llvm-org-pubs",
      "title": "RubyComp - A Ruby-to-LLVM Compiler Prototype",
      "authors": [
        {
          "name": "Anders Alexandersson",
          "affiliation": ""
        }
      ],
      "year": "2004",
      "venue": "Masters Thesis | Division of Computer Science at the Department of Informatics and Mathematics, University of Trollhättan/Uddevalla, Sweden",
      "type": "thesis",
      "abstract": "Dynamic programming languages are not generally precompiled, but are interpreted at run-time. This approach has some serious drawbacks, e.g. complex deployment, human readable source code not preserving the intellectual properties of the developers and no ability to do optimizations at compile-time or run-time. In this paper we study the possibility to precompile the Ruby language, a dynamic object-oriented language, into Low Level Virtual Machine (LLVM) code for execution by the LLVM run-time, a compiler framework for lifelong optimization of an application. The result of the project is a Ruby compiler prototype, describing the infrastructure and overall design principles to map the highly dynamic properties of the Ruby language into low-level static constructs of the LLVM language. The LLVM framework supports different hardware platforms, and by using LLVM as the target of compilation the benefits of that portability are gained.",
      "paperUrl": "https://llvm.org/pubs/2004-Spring-AlexanderssonMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2004-Spring-AlexanderssonMSThesis.html",
      "tags": [
        "Infrastructure",
        "Optimizations",
        "Programming Languages"
      ]
    },
    {
      "id": "pubs-2004-llvm-a-compilation-framework-for-lifelong-program-analysis-transformation",
      "source": "llvm-org-pubs",
      "title": "LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2004",
      "venue": "Proc. of the 2004 International Symposium on Code Generation and Optimization (CGO'04) | Palo Alto, California",
      "type": "research-paper",
      "abstract": "This paper describes LLVM (Low Level Virtual Machine), a compiler framework designed to support transparent, lifelong program analysis and transformation for arbitrary programs, by providing high-level information to compiler transformations at compile-time, link-time, run-time, and in idle time between runs. LLVM defines a common, low-level code representation in Static Single Assignment (SSA) form, with several novel features: a simple, language-independent type-system that exposes the primitives commonly used to implement high-level language features; an instruction for typed address arithmetic; and a simple mechanism that can be used to implement the exception handling features of high-level languages (and setjmp / longjmp in C) uniformly and efficiently. The LLVM compiler framework and code representation together provide a combination of key capabilities that are important for practical, lifelong analysis and transformation of programs. To our knowledge, no existing compilation approach provides all these capabilities. We describe the design of the LLVM representation and compiler framework, and evaluate the design in three ways: (a) the size and effectiveness of the representation, including the type information it provides; (b) compiler performance for several interprocedural problems; and (c) illustrative examples of the benefits LLVM provides for several challenging compiler problems.",
      "paperUrl": "https://llvm.org/pubs/2004-01-30-CGO-LLVM.pdf",
      "sourceUrl": "https://llvm.org/pubs/2004-01-30-CGO-LLVM.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2004-coordinating-adaptations-in-distributed-systems",
      "source": "llvm-org-pubs",
      "title": "Coordinating Adaptations in Distributed Systems",
      "authors": [
        {
          "name": "Brian Ensink",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2004",
      "venue": "Proc. of the 24th International Conference on Distributed Computing Systems (ICDCS 2004) | Tokyo, Japan",
      "type": "research-paper",
      "abstract": "Distributed applications may use sophisticated run-time adaptation strategies to meet their performance or quality-of-service goals. Coordinating an adaptation that involves multiple processes can require complex communication or synchronization, in addition to communication in the base application. We propose conceptually simple high-level directives and a sophisticated runtime algorithm for coordinating adaptation automatically and transparently in distributed applications. The coordination directives specify when to adapt, in terms of the relative computational progress of each relevant process. The coordination algorithm relies on simple compiler transformations to track the progress of the processes, and performs the adaptive changes locally and asynchronously at each process. Measurements of the runtime overhead of the automatic coordination algorithm for two adaptive applications (a parallel PDE solver and a distributed video tracking code) show that the overhead is less than 1% of execution time for both these codes, even with relatively frequent adaptations, and does not grow significantly with the number of coordinating processes.",
      "paperUrl": "https://llvm.org/pubs/2004-03-ICDCS-Adaptions.pdf",
      "sourceUrl": "https://llvm.org/pubs/2004-03-ICDCS-Adaptions.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2004-a-task-optimization-framework-for-mssp",
      "source": "llvm-org-pubs",
      "title": "A Task Optimization Framework for MSSP",
      "authors": [
        {
          "name": "Rahul Ulhas Joshi",
          "affiliation": ""
        }
      ],
      "year": "2004",
      "venue": "Masters Thesis | Computer Science Dept., University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "The Master/Slave Speculative Parallelization paradigm relies on the use of a highly optimized and mostly correct version of a sequential program, called distilled code, for breaking inter-task dependences. We describe the design and implementation of an optimization framework that can create such distilled code within the context of an MSSP simulator. Our optimizer processes pieces of Alpha machine code called traces and is designed to optimize code while adhering to certain restrictions and requirements imposed by the MSSP paradigm. We describe the specific places where our optimizer is different from that in a compiler and explain how the optimized traces are deployed in the simulator.",
      "paperUrl": "https://llvm.org/pubs/2004-05-JoshiMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2004-05-JoshiMSThesis.html",
      "tags": []
    },
    {
      "id": "pubs-2003-memory-safety-without-runtime-checks-or-garbage-collection",
      "source": "llvm-org-pubs",
      "title": "Memory Safety Without Runtime Checks or Garbage Collection",
      "authors": [
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Sumant Kowshik",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        },
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2003",
      "venue": "Proc. of Languages Compilers and Tools for Embedded Systems 2003 (LCTES 03) | San Diego, CA",
      "type": "research-paper",
      "abstract": "Traditional approaches to enforcing memory safety of programs rely heavily on runtime checks of memory accesses and on garbage collection, both of which are unattractive for embedded applications. The long-term goal of our work is to enable 100% static enforcement of memory safety for embedded programs through advanced compiler techniques and minimal semantic restrictions on programs. The key result of this paper is a compiler technique that ensures memory safety of dynamically allocated memory without programmer annotations, runtime checks, or garbage collection , and works for a large subclass of type-safe C programs. The technique is based on a fully automatic pool allocation (i.e., region-inference) algorithm for C programs we developed previously, and it ensures safety of dynamically allocated memory while retaining explicit deallocation of individual objects within regions (to avoid garbage collection). For a diverse set of embedded C programs (and using a previous technique to avoid null pointer checks), we show that we are able to statically ensure the safety of pointer and dynamic memory usage in all these programs . We also describe some improvements over our previous work in static checking of array accesses. Overall, we achieve 100% static enforcement of memory safety without new language syntax for a significant subclass of embedded C programs, and the subclass is much broader if array bounds checks are ignored.",
      "paperUrl": "https://llvm.org/pubs/2003-05-05-LCTES03-CodeSafety.pdf",
      "sourceUrl": "https://llvm.org/pubs/2003-05-05-LCTES03-CodeSafety.html",
      "tags": [
        "Embedded"
      ]
    },
    {
      "id": "pubs-2003-lightweight-cross-procedure-tracing-for-runtime-optimization",
      "source": "llvm-org-pubs",
      "title": "Lightweight, Cross-Procedure Tracing for Runtime Optimization",
      "authors": [
        {
          "name": "Anand Shukla",
          "affiliation": ""
        }
      ],
      "year": "2003",
      "venue": "Masters Thesis | Computer Science Dept., University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "Cross-procedure tracing implies finding frequently executing paths in a program that span one or more procedures. A runtime optimizer detects such paths and optimizes them to improve overall program performance. Even though several instrumentation techniques exist for tracing programs offline, most have high overheads which makes them unsuitable for runtime optimization. In this work we present a lightweight technique to detect cross- procedure traces at runtime.",
      "paperUrl": "https://llvm.org/pubs/2003-07-18-ShuklaMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2003-07-18-ShuklaMSThesis.html",
      "tags": [
        "Performance"
      ]
    },
    {
      "id": "pubs-2003-language-extensions-for-performance-oriented-programming",
      "source": "llvm-org-pubs",
      "title": "Language Extensions for Performance-Oriented Programming",
      "authors": [
        {
          "name": "Joel Stanley",
          "affiliation": ""
        }
      ],
      "year": "2003",
      "venue": "Masters Thesis | Computer Science Dept., University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "Modern software development practices lack portable, precise and powerful mechanisms for describing performance properties of application code. Traditional approaches rely almost solely on performance instrumentation libraries, which have significant drawbacks in certain types (e.g., adaptive) of applications, present the end user with integration challenges and complex APIs, and often pose portability problems of their own. This thesis proposes a small set of C-like language extensions that facilitate the treatment of performance properties as intrinsic properties of application code. The proposed language extensions allow the application developer to encode performance expectations, gather and aggregate various types of performance information, and more, all at the language level. Furthermore, this thesis demonstrates many novel compiler implementation techniques that make the the presented approach possible with an arbitrary (third-party) compiler, and that minimize performance perturbation by enabling compiler optimizations that are commonly inhibited by traditional approaches. This thesis describes the fundamental contribution of language-level performance properties, the language extensions themselves, the implementation of the compilation and runtime system, together with a standard library of widely-used metrics, and demonstrates the role that the extensions and compilation system can play in describing the performance-oriented aspects of both a production-quality raytracing application and a long-running adaptive server code.",
      "paperUrl": "https://llvm.org/pubs/2003-07-18-StanleyMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2003-07-18-StanleyMSThesis.html",
      "tags": [
        "Libraries",
        "Optimizations",
        "Performance"
      ]
    },
    {
      "id": "pubs-2003-llva-a-low-level-virtual-instruction-set-architecture",
      "source": "llvm-org-pubs",
      "title": "LLVA: A Low-level Virtual Instruction Set Architecture",
      "authors": [
        {
          "name": "Vikram Adve",
          "affiliation": ""
        },
        {
          "name": "Chris Lattner",
          "affiliation": ""
        },
        {
          "name": "Michael Brukman",
          "affiliation": ""
        },
        {
          "name": "Anand Shukla",
          "affiliation": ""
        },
        {
          "name": "Brian Gaeke",
          "affiliation": ""
        }
      ],
      "year": "2003",
      "venue": "Proc. of the 36th annual ACM/IEEE International Symposium on Microarchitecture (MICRO-36) | San Diego, CA",
      "type": "research-paper",
      "abstract": "A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examples such as Crusoe and DAISY, however, have used existing hardware instruction sets as virtual ISAs, which complicates translation and optimization. In fact, there has been little research on specific designs for a virtual ISA for processors. This paper proposes a novel virtual ISA (LLVA) and a translation strategy for implementing it on arbitrary hardware. The instruction set is typed, uses an infinite virtual register set in Static Single Assignment form, and provides explicit control-flow and dataflow information, and yet uses low-level operations closely matched to traditional hardware. It includes novel mechanisms to allow more flexible optimization of native code, including a flexible exception model and minor constraints on self-modifying code. We propose a translation strategy that enables offline translation and transparent offline caching of native code and profile information, while remaining completely OS-independent. It also supports optimizations directly on the representation at install-time, runtime, and offline between executions. We show experimentally that the virtual ISA is compact, it is closely matched to ordinary hardware instruction sets, and permits very fast code generation, yet has enough high-level information to permit sophisticated program analyses and optimizations.",
      "paperUrl": "https://llvm.org/pubs/2003-10-01-LLVA.pdf",
      "sourceUrl": "https://llvm.org/pubs/2003-10-01-LLVA.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2003-data-structure-analysis-an-efficient-context-sensitive-heap-analysis",
      "source": "llvm-org-pubs",
      "title": "Data Structure Analysis: An Efficient Context-Sensitive Heap Analysis",
      "authors": [
        {
          "name": "Chris Lattner &",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2003",
      "venue": "Technical Report #UIUCDCS-R-2003-2340 | Computer Science Dept., Univ. of Illinois",
      "type": "research-paper",
      "abstract": "This paper presents an efficient context-sensitive heap analysis algorithm called Data Structure Analysis designed to enable analyses and transformations on entire disjoint recursive data structures. The analysis has several challenging properties needed to enable such transformations: context-sensitivity with cloning (essential for proving disjointness), field-sensitivity , and the use of an explicit heap model rather than just alias information. It is also applicable to arbitrary C programs. To our knowledge no prior work provides all these properties and is efficient and scalable enough for large programs. Measurements for 29 programs show that the algorithm is extremely fast, space-efficient, and scales almost linearly across 3 orders-of-magnitude of code size.",
      "paperUrl": "https://llvm.org/pubs/2003-04-29-DataStructureAnalysisTR.pdf",
      "sourceUrl": "https://llvm.org/pubs/2003-04-29-DataStructureAnalysisTR.html",
      "tags": []
    },
    {
      "id": "pubs-2003-architecture-for-a-next-generation-gcc",
      "source": "llvm-org-pubs",
      "title": "Architecture For a Next-Generation GCC",
      "authors": [
        {
          "name": "Chris Lattner &",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2003",
      "venue": "First Annual GCC Developers' Summit | Ottawa, Canada",
      "type": "research-paper",
      "abstract": "This paper presents a design and implementation of a whole-program interprocedural optimizer built in the GCC framework. Through the introduction of a new language-independent intermediate representation, we extend the current GCC architecture to include a powerful mid-level optimizer and add link-time interprocedural analysis and optimization capabilities. This intermediate representation is an SSA-based, low-level, strongly-typed, representation which is designed to support both efficient global optimizations and high-level analyses. Because most of the program is available at link-time, aggressive ``whole-program'' optimizations and analyses are possible, improving the time and space requirements of compiled programs. The final proposed organization of GCC retains the important features which make it successful today, requires almost no modification to either the front- or back-ends of GCC, and is completely compatible with user makefiles.",
      "paperUrl": "https://llvm.org/pubs/2003-05-01-GCCSummit2003.pdf",
      "sourceUrl": "https://llvm.org/pubs/2003-05-01-GCCSummit2003.html",
      "tags": [
        "Optimizations"
      ]
    },
    {
      "id": "pubs-2002-llvm-an-infrastructure-for-multi-stage-optimization",
      "source": "llvm-org-pubs",
      "title": "LLVM: An Infrastructure for Multi-Stage Optimization",
      "authors": [
        {
          "name": "Chris Lattner",
          "affiliation": ""
        }
      ],
      "year": "2002",
      "venue": "Masters Thesis | Computer Science Dept., University of Illinois at Urbana-Champaign",
      "type": "thesis",
      "abstract": "Modern programming languages and software engineering principles are causing increasing problems for compiler systems. Traditional approaches, which use a simple compile-link-execute model, are unable to provide adequate application performance under the demands of the new conditions. Traditional approaches to interprocedural and profile-driven compilation can provide the application performance needed, but require infeasible amounts of compilation time to build the application. This thesis presents LLVM, a design and implementation of a compiler infrastructure which supports a unique multi-stage optimization system. This system is designed to support extensive interprocedural and profile-driven optimizations, while being efficient enough for use in commercial compiler systems. The LLVM virtual instruction set is the glue that holds the system together. It is a low-level representation, but with high-level type information . This provides the benefits of a low-level representation (compact representation, wide variety of available transformations, etc.) as well as providing high-level information to support aggressive interprocedural optimizations at link- and post-link time. In particular, this system is designed to support optimization in the field, both at run-time and during otherwise unused idle time on the machine. This thesis also describes an implementation of this compiler design, the LLVM compiler infrastructure, proving that the design is feasible. The LLVM compiler infrastructure is a maturing and efficient system, which we show is a good host for a variety of research. More information about LLVM can be found on its web site at: http://llvm.cs.uiuc.edu/",
      "paperUrl": "https://llvm.org/pubs/2002-12-LattnerMSThesis.pdf",
      "sourceUrl": "https://llvm.org/pubs/2002-12-LattnerMSThesis.html",
      "tags": [
        "Infrastructure",
        "Optimizations",
        "Performance",
        "Programming Languages"
      ]
    },
    {
      "id": "pubs-2002-ensuring-code-safety-without-runtime-checks-for-real-time-control-systems",
      "source": "llvm-org-pubs",
      "title": "Ensuring Code Safety Without Runtime Checks for Real-Time Control Systems",
      "authors": [
        {
          "name": "Sumant Kowshik",
          "affiliation": ""
        },
        {
          "name": "Dinakar Dhurjati",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2002",
      "venue": "Proc. Int'l Conf. on Compilers, Architecture and Synthesis for Embedded Systems (CASES02) | Grenoble, France",
      "type": "thesis",
      "abstract": "This paper considers the problem of providing safe programming support and enabling secure online software upgrades for control software in real-time control systems. In such systems, offline techniques for ensuring code safety are greatly preferable to online techniques. We propose a language called Control-C that is essentially a subset of C, but with key restrictions designed to ensure that memory safety of code can be verified entirely by static checking, under certain system assumptions. The language permits pointer-based data structures, restricted dynamic memory allocation, and restricted array operations, without requiring any runtime checks on memory operations and without garbage collection. The language restrictions have been chosen based on an understanding of both compiler technology and the needs of real-time control systems. The paper describes the language design and a compiler implementation for Control-C. We use control codes from three different experimental control systems to evaluate the suitability of the language for these codes, the effort required to port them to Control-C, and the effectiveness of the compiler in detecting a wide range of potential security violations for one of the systems.",
      "paperUrl": "https://llvm.org/pubs/2002-08-08-CASES02-ControlC.pdf",
      "sourceUrl": "https://llvm.org/pubs/2002-08-08-CASES02-ControlC.html",
      "tags": [
        "Security"
      ]
    },
    {
      "id": "pubs-2002-automatic-pool-allocation-for-disjoint-data-structures",
      "source": "llvm-org-pubs",
      "title": "Automatic Pool Allocation for Disjoint Data Structures",
      "authors": [
        {
          "name": "Chris Lattner &",
          "affiliation": ""
        },
        {
          "name": "Vikram Adve",
          "affiliation": ""
        }
      ],
      "year": "2002",
      "venue": "ACM SIGPLAN Workshop on Memory System Performance (MSP) | Berlin, Germany",
      "type": "presentation-paper",
      "abstract": "This paper presents an analysis technique and a novel program transformation that can enable powerful optimizations for entire linked data structures. The fully automatic transformation converts ordinary programs to use pool (aka region) allocation for heap-based data structures. The transformation relies on an efficient link-time interprocedural analysis to identify disjoint data structures in the program, to check whether these data structures are accessed in a type-safe manner, and to construct a Disjoint Data Structure Graph that describes the connectivity pattern within such structures. We present preliminary experimental results showing that the data structure analysis and pool allocation are effective for a set of pointer intensive programs in the Olden benchmark suite. To illustrate the optimizations that can be enabled by these techniques, we describe a novel pointer compression transformation and briefly discuss several other optimization possibilities for linked data structures.",
      "paperUrl": "https://llvm.org/pubs/2002-06-AutomaticPoolAllocation.pdf",
      "sourceUrl": "https://llvm.org/pubs/2002-06-AutomaticPoolAllocation.html",
      "tags": [
        "Optimizations"
      ]
    }
  ]
}
