{
    "integer/integer_outside/no_arch": {
        "test_name": "integer/integer_outside/no_arch",
        "blif": "integer_outside.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "integer/integer_port/no_arch": {
        "test_name": "integer/integer_port/no_arch",
        "blif": "integer_port.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
