//
//Written by GowinSynthesis
//Tool Version "V1.9.9.03 (64-bit)"
//Wed Nov 13 23:09:13 2024

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/debugger/vram_image_rom.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/gowin_pll/gowin_pll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/msxbus/ip_msxbus.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/tang20cart_msx.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/modules/sdram/ip_sdram_tangnano20k.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_color_bus.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_color_decoder.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_command.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_double_buffer.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_graphic123m.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_graphic4567.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_inst.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_interrupt.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_lcd.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ram_256byte.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ram_line_buffer.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ram_palette.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_register.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_spinforam.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_sprite.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ssg.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_text12.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_wait_control.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  clk27m_d,
  O_sdram_clk_d
)
;
input clk27m_d;
output O_sdram_clk_d;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk27m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW2AR-18";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="true";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=15;
defparam pll_inst.FCLKIN="27";
defparam pll_inst.IDIV_SEL=4;
defparam pll_inst.ODIV_SEL=8;
defparam pll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module ip_sdram (
  O_sdram_clk_d,
  n203_5,
  w_dl_clk,
  w_dh_clk,
  w_sdram_write_n,
  ff_reset,
  IO_sdram_dq_in,
  w_sdram_address,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n687_3,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n203_5;
input w_dl_clk;
input w_dh_clk;
input w_sdram_write_n;
input [6:6] ff_reset;
input [31:0] IO_sdram_dq_in;
input [16:0] w_sdram_address;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n687_3;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [15:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n128_5;
wire n79_3;
wire n217_3;
wire n164_3;
wire n82_3;
wire n476_3;
wire n477_4;
wire n481_4;
wire n684_4;
wire n1357_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire n1049_3;
wire n1050_3;
wire n1051_3;
wire n1052_3;
wire n230_4;
wire ff_main_timer_12_6;
wire ff_sdr_address_12_6;
wire n131_12;
wire n133_13;
wire n136_13;
wire n139_13;
wire n141_12;
wire n252_11;
wire n347_10;
wire n350_10;
wire n353_10;
wire n356_10;
wire n359_10;
wire n362_10;
wire n17_6;
wire n14_6;
wire n12_6;
wire n11_6;
wire n10_6;
wire n9_6;
wire n8_6;
wire n345_5;
wire n180_10;
wire n177_10;
wire n175_10;
wire n173_10;
wire n213_5;
wire n209_5;
wire n207_5;
wire n205_5;
wire n203_5_0;
wire n128_6;
wire n79_4;
wire n132_4;
wire n164_4;
wire n476_4;
wire n476_5;
wire n476_6;
wire n481_5;
wire n686_4;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_do_main_state_10;
wire ff_sdr_address_12_7;
wire n131_13;
wire n131_14;
wire n133_14;
wire n139_14;
wire n141_13;
wire n466_18;
wire n350_11;
wire n350_12;
wire n350_13;
wire n353_11;
wire n356_11;
wire n359_11;
wire n362_11;
wire n467_18;
wire n469_18;
wire n470_18;
wire n471_18;
wire n472_18;
wire n473_18;
wire n16_7;
wire n14_7;
wire n13_7;
wire n9_7;
wire n345_7;
wire n345_8;
wire n177_11;
wire n214_6;
wire n205_6;
wire n203_6;
wire n79_5;
wire n476_7;
wire n481_6;
wire n347_13;
wire n350_14;
wire n350_15;
wire n350_16;
wire n353_12;
wire n353_13;
wire n356_12;
wire n359_12;
wire n362_12;
wire n11_8;
wire n79_6;
wire n214_8;
wire n345_10;
wire n179_13;
wire n217_6;
wire n249_5;
wire n15_8;
wire n16_9;
wire ff_do_main_state_12;
wire n132_6;
wire n11_12;
wire n13_9;
wire n243_6;
wire n473_20;
wire n472_20;
wire n471_20;
wire n470_20;
wire n469_20;
wire n467_20;
wire n466_20;
wire n347_15;
wire n141_16;
wire n143_15;
wire ff_sdr_address_12_12;
wire n686_8;
wire n347_17;
wire n18_10;
wire ff_refresh_timer_9_10;
wire n212_8;
wire ff_main_timer_13_14;
wire n215_8;
wire n179_15;
wire n243_8;
wire ff_do_refresh;
wire ff_do_main_state;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire [10:0] ff_refresh_timer;
wire VCC;
wire GND;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n128_6) 
);
defparam n128_s2.INIT=16'h4000;
  LUT2 n79_s0 (
    .F(n79_3),
    .I0(w_dl_clk),
    .I1(n79_4) 
);
defparam n79_s0.INIT=4'h8;
  LUT2 n217_s0 (
    .F(n217_3),
    .I0(ff_main_state[4]),
    .I1(n217_6) 
);
defparam n217_s0.INIT=4'h4;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_timer_12_6),
    .I2(n164_4) 
);
defparam n164_s0.INIT=8'h10;
  LUT2 n1347_s2 (
    .F(n82_3),
    .I0(ff_reset[6]),
    .I1(ff_sdr_ready) 
);
defparam n1347_s2.INIT=4'h7;
  LUT4 n476_s0 (
    .F(n476_3),
    .I0(n476_4),
    .I1(n476_5),
    .I2(O_sdram_addr_d_10),
    .I3(n476_6) 
);
defparam n476_s0.INIT=16'hF011;
  LUT3 n477_s1 (
    .F(n477_4),
    .I0(O_sdram_addr_d_9),
    .I1(n476_6),
    .I2(n476_5) 
);
defparam n477_s1.INIT=8'hF8;
  LUT4 n481_s1 (
    .F(n481_4),
    .I0(n476_6),
    .I1(O_sdram_addr_d_5),
    .I2(n476_5),
    .I3(n481_5) 
);
defparam n481_s1.INIT=16'hFFF8;
  LUT2 n684_s1 (
    .F(n684_4),
    .I0(w_dl_clk),
    .I1(n686_8) 
);
defparam n684_s1.INIT=4'hB;
  LUT3 n1357_s0 (
    .F(n1357_3),
    .I0(w_dl_clk),
    .I1(ff_main_state[4]),
    .I2(n217_6) 
);
defparam n1357_s0.INIT=8'h80;
  LUT3 n1037_s0 (
    .F(n1037_3),
    .I0(IO_sdram_dq_in[31]),
    .I1(IO_sdram_dq_in[15]),
    .I2(w_sdram_address[0]) 
);
defparam n1037_s0.INIT=8'hAC;
  LUT3 n1038_s0 (
    .F(n1038_3),
    .I0(IO_sdram_dq_in[14]),
    .I1(IO_sdram_dq_in[30]),
    .I2(w_sdram_address[0]) 
);
defparam n1038_s0.INIT=8'hCA;
  LUT3 n1039_s0 (
    .F(n1039_3),
    .I0(IO_sdram_dq_in[13]),
    .I1(IO_sdram_dq_in[29]),
    .I2(w_sdram_address[0]) 
);
defparam n1039_s0.INIT=8'hCA;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(IO_sdram_dq_in[12]),
    .I1(IO_sdram_dq_in[28]),
    .I2(w_sdram_address[0]) 
);
defparam n1040_s0.INIT=8'hCA;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(IO_sdram_dq_in[11]),
    .I1(IO_sdram_dq_in[27]),
    .I2(w_sdram_address[0]) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(IO_sdram_dq_in[10]),
    .I1(IO_sdram_dq_in[26]),
    .I2(w_sdram_address[0]) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(IO_sdram_dq_in[9]),
    .I1(IO_sdram_dq_in[25]),
    .I2(w_sdram_address[0]) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(IO_sdram_dq_in[8]),
    .I1(IO_sdram_dq_in[24]),
    .I2(w_sdram_address[0]) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(IO_sdram_dq_in[7]),
    .I1(IO_sdram_dq_in[23]),
    .I2(w_sdram_address[0]) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(IO_sdram_dq_in[6]),
    .I1(IO_sdram_dq_in[22]),
    .I2(w_sdram_address[0]) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(IO_sdram_dq_in[5]),
    .I1(IO_sdram_dq_in[21]),
    .I2(w_sdram_address[0]) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(IO_sdram_dq_in[4]),
    .I1(IO_sdram_dq_in[20]),
    .I2(w_sdram_address[0]) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(IO_sdram_dq_in[3]),
    .I1(IO_sdram_dq_in[19]),
    .I2(w_sdram_address[0]) 
);
defparam n1049_s0.INIT=8'hCA;
  LUT3 n1050_s0 (
    .F(n1050_3),
    .I0(IO_sdram_dq_in[2]),
    .I1(IO_sdram_dq_in[18]),
    .I2(w_sdram_address[0]) 
);
defparam n1050_s0.INIT=8'hCA;
  LUT3 n1051_s0 (
    .F(n1051_3),
    .I0(IO_sdram_dq_in[1]),
    .I1(IO_sdram_dq_in[17]),
    .I2(w_sdram_address[0]) 
);
defparam n1051_s0.INIT=8'hCA;
  LUT3 n1052_s0 (
    .F(n1052_3),
    .I0(IO_sdram_dq_in[0]),
    .I1(IO_sdram_dq_in[16]),
    .I2(w_sdram_address[0]) 
);
defparam n1052_s0.INIT=8'hCA;
  LUT4 n230_s1 (
    .F(n230_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n132_4) 
);
defparam n230_s1.INIT=16'h1F00;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=16'h7FFF;
  LUT3 ff_sdr_address_12_s3 (
    .F(ff_sdr_address_12_6),
    .I0(ff_sdr_address_12_7),
    .I1(ff_sdr_ready),
    .I2(ff_sdr_address_12_12) 
);
defparam ff_sdr_address_12_s3.INIT=8'h07;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(ff_do_main_state_10),
    .I1(n131_13),
    .I2(n131_14),
    .I3(ff_main_state[4]) 
);
defparam n131_s8.INIT=16'h15C0;
  LUT4 n133_s9 (
    .F(n133_13),
    .I0(n131_13),
    .I1(n133_14),
    .I2(ff_do_main_state_10),
    .I3(ff_main_state[3]) 
);
defparam n133_s9.INIT=16'h77F8;
  LUT4 n136_s9 (
    .F(n136_13),
    .I0(n131_13),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n136_s9.INIT=16'h7F80;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(n139_14),
    .I1(ff_main_state[1]),
    .I2(ff_do_main_state_10),
    .I3(n128_5) 
);
defparam n139_s9.INIT=16'hF4F6;
  LUT4 n141_s8 (
    .F(n141_12),
    .I0(n141_13),
    .I1(w_dh_clk),
    .I2(n230_4),
    .I3(n141_16) 
);
defparam n141_s8.INIT=16'hFAFC;
  LUT3 n252_s6 (
    .F(n252_11),
    .I0(ff_main_timer[0]),
    .I1(n230_4),
    .I2(ff_main_timer_12_6) 
);
defparam n252_s6.INIT=8'h10;
  LUT3 n347_s5 (
    .F(n347_10),
    .I0(n347_17),
    .I1(n347_15),
    .I2(n249_5) 
);
defparam n347_s5.INIT=8'h0B;
  LUT3 n350_s5 (
    .F(n350_10),
    .I0(n350_11),
    .I1(n350_12),
    .I2(n350_13) 
);
defparam n350_s5.INIT=8'h07;
  LUT3 n353_s5 (
    .F(n353_10),
    .I0(n353_11),
    .I1(n350_12),
    .I2(n243_8) 
);
defparam n353_s5.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_10),
    .I0(n356_11),
    .I1(n350_12),
    .I2(n243_8) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_10),
    .I0(n359_11),
    .I1(n350_12),
    .I2(n243_8) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_10),
    .I0(n362_11),
    .I1(n350_12),
    .I2(n243_8) 
);
defparam n362_s5.INIT=8'h07;
  LUT2 n17_s2 (
    .F(n17_6),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]) 
);
defparam n17_s2.INIT=4'h6;
  LUT3 n14_s2 (
    .F(n14_6),
    .I0(n79_4),
    .I1(ff_refresh_timer[4]),
    .I2(n14_7) 
);
defparam n14_s2.INIT=8'h14;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(ff_refresh_timer[5]),
    .I1(n13_7),
    .I2(n79_4),
    .I3(ff_refresh_timer[6]) 
);
defparam n12_s2.INIT=16'h0708;
  LUT2 n11_s2 (
    .F(n11_6),
    .I0(ff_refresh_timer[7]),
    .I1(n11_12) 
);
defparam n11_s2.INIT=4'h6;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_refresh_timer[7]),
    .I1(n11_12),
    .I2(n79_4),
    .I3(ff_refresh_timer[8]) 
);
defparam n10_s2.INIT=16'h0708;
  LUT2 n9_s2 (
    .F(n9_6),
    .I0(ff_refresh_timer[9]),
    .I1(n9_7) 
);
defparam n9_s2.INIT=4'h6;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(ff_refresh_timer[9]),
    .I1(n9_7),
    .I2(n79_4),
    .I3(ff_refresh_timer[10]) 
);
defparam n8_s2.INIT=16'h0708;
  LUT4 n345_s1 (
    .F(n345_5),
    .I0(n345_10),
    .I1(n345_7),
    .I2(n347_15),
    .I3(n345_8) 
);
defparam n345_s1.INIT=16'h00BF;
  LUT3 n180_s4 (
    .F(n180_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[5]) 
);
defparam n180_s4.INIT=8'hB4;
  LUT2 n177_s4 (
    .F(n177_10),
    .I0(ff_main_timer[8]),
    .I1(n177_11) 
);
defparam n177_s4.INIT=4'h6;
  LUT4 n175_s4 (
    .F(n175_10),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(n177_11),
    .I3(ff_main_timer[10]) 
);
defparam n175_s4.INIT=16'hEF10;
  LUT3 n173_s4 (
    .F(n173_10),
    .I0(ff_main_timer_12_9),
    .I1(n177_11),
    .I2(ff_main_timer[12]) 
);
defparam n173_s4.INIT=8'h78;
  LUT4 n213_s1 (
    .F(n213_5),
    .I0(ff_main_timer[2]),
    .I1(n214_6),
    .I2(n230_4),
    .I3(ff_main_timer[3]) 
);
defparam n213_s1.INIT=16'h0B04;
  LUT4 n209_s1 (
    .F(n209_5),
    .I0(ff_main_timer[6]),
    .I1(n179_13),
    .I2(n230_4),
    .I3(ff_main_timer[7]) 
);
defparam n209_s1.INIT=16'h0B04;
  LUT4 n207_s1 (
    .F(n207_5),
    .I0(ff_main_timer[8]),
    .I1(n177_11),
    .I2(n230_4),
    .I3(ff_main_timer[9]) 
);
defparam n207_s1.INIT=16'h0B04;
  LUT4 n205_s1 (
    .F(n205_5),
    .I0(n177_11),
    .I1(n205_6),
    .I2(n230_4),
    .I3(ff_main_timer[11]) 
);
defparam n205_s1.INIT=16'h0708;
  LUT4 n203_s1 (
    .F(n203_5_0),
    .I0(n177_11),
    .I1(n203_6),
    .I2(n230_4),
    .I3(ff_main_timer[13]) 
);
defparam n203_s1.INIT=16'h0708;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]) 
);
defparam n128_s3.INIT=4'h1;
  LUT4 n79_s1 (
    .F(n79_4),
    .I0(ff_refresh_timer[9]),
    .I1(ff_refresh_timer[8]),
    .I2(ff_refresh_timer[10]),
    .I3(n79_5) 
);
defparam n79_s1.INIT=16'h4000;
  LUT2 n132_s1 (
    .F(n132_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n132_s1.INIT=4'h1;
  LUT4 n164_s1 (
    .F(n164_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[0]) 
);
defparam n164_s1.INIT=16'h1000;
  LUT2 n476_s1 (
    .F(n476_4),
    .I0(ff_main_state[3]),
    .I1(n476_7) 
);
defparam n476_s1.INIT=4'h8;
  LUT3 n476_s2 (
    .F(n476_5),
    .I0(n476_7),
    .I1(ff_main_state[3]),
    .I2(ff_sdr_ready) 
);
defparam n476_s2.INIT=8'h0D;
  LUT4 n476_s3 (
    .F(n476_6),
    .I0(n476_4),
    .I1(n686_4),
    .I2(ff_sdr_address_12_7),
    .I3(ff_sdr_ready) 
);
defparam n476_s3.INIT=16'hF100;
  LUT4 n481_s2 (
    .F(n481_5),
    .I0(n686_4),
    .I1(w_sdram_address[6]),
    .I2(n481_6),
    .I3(n466_18) 
);
defparam n481_s2.INIT=16'hF800;
  LUT2 n686_s1 (
    .F(n686_4),
    .I0(ff_main_state[2]),
    .I1(n164_4) 
);
defparam n686_s1.INIT=4'h8;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]) 
);
defparam ff_main_timer_12_s4.INIT=4'h1;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(ff_main_timer[10]),
    .I3(ff_main_timer[11]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[6]),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer[12]),
    .I3(ff_main_timer[13]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT2 ff_do_main_state_s5 (
    .F(ff_do_main_state_10),
    .I0(w_dh_clk),
    .I1(n128_5) 
);
defparam ff_do_main_state_s5.INIT=4'h4;
  LUT3 ff_sdr_address_12_s4 (
    .F(ff_sdr_address_12_7),
    .I0(n164_4),
    .I1(ff_do_refresh),
    .I2(w_dl_clk) 
);
defparam ff_sdr_address_12_s4.INIT=8'h07;
  LUT3 n131_s9 (
    .F(n131_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n131_s9.INIT=8'hC5;
  LUT4 n131_s10 (
    .F(n131_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n131_s10.INIT=16'h8000;
  LUT3 n133_s10 (
    .F(n133_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n133_s10.INIT=8'h80;
  LUT4 n139_s10 (
    .F(n139_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n139_s10.INIT=16'hC500;
  LUT4 n141_s9 (
    .F(n141_13),
    .I0(ff_do_main_state),
    .I1(ff_main_timer_12_6),
    .I2(ff_main_state[0]),
    .I3(ff_sdr_ready) 
);
defparam n141_s9.INIT=16'h5AC3;
  LUT2 n466_s13 (
    .F(n466_18),
    .I0(w_dl_clk),
    .I1(ff_sdr_ready) 
);
defparam n466_s13.INIT=4'h8;
  LUT4 n350_s6 (
    .F(n350_11),
    .I0(n350_14),
    .I1(n686_4),
    .I2(O_sdram_wen_n_d),
    .I3(n350_15) 
);
defparam n350_s6.INIT=16'h0BBB;
  LUT4 n350_s7 (
    .F(n350_12),
    .I0(n686_4),
    .I1(n476_4),
    .I2(n350_16),
    .I3(ff_sdr_ready) 
);
defparam n350_s7.INIT=16'h0E00;
  LUT4 n350_s8 (
    .F(n350_13),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n132_4) 
);
defparam n350_s8.INIT=16'h1400;
  LUT4 n353_s6 (
    .F(n353_11),
    .I0(n353_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[3]),
    .I3(n350_15) 
);
defparam n353_s6.INIT=16'h0BBB;
  LUT4 n356_s6 (
    .F(n356_11),
    .I0(n356_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[2]),
    .I3(n350_15) 
);
defparam n356_s6.INIT=16'h0BBB;
  LUT4 n359_s6 (
    .F(n359_11),
    .I0(n359_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[1]),
    .I3(n350_15) 
);
defparam n359_s6.INIT=16'h0BBB;
  LUT4 n362_s6 (
    .F(n362_11),
    .I0(n362_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[0]),
    .I3(n350_15) 
);
defparam n362_s6.INIT=16'h0BBB;
  LUT4 n467_s13 (
    .F(n467_18),
    .I0(w_sdram_address[7]),
    .I1(n686_4),
    .I2(w_sdram_address[15]),
    .I3(n476_4) 
);
defparam n467_s13.INIT=16'h0777;
  LUT4 n469_s13 (
    .F(n469_18),
    .I0(w_sdram_address[5]),
    .I1(n686_4),
    .I2(w_sdram_address[13]),
    .I3(n476_4) 
);
defparam n469_s13.INIT=16'h0777;
  LUT4 n470_s13 (
    .F(n470_18),
    .I0(w_sdram_address[4]),
    .I1(n686_4),
    .I2(w_sdram_address[12]),
    .I3(n476_4) 
);
defparam n470_s13.INIT=16'h0777;
  LUT4 n471_s13 (
    .F(n471_18),
    .I0(w_sdram_address[3]),
    .I1(n686_4),
    .I2(w_sdram_address[11]),
    .I3(n476_4) 
);
defparam n471_s13.INIT=16'h0777;
  LUT4 n472_s13 (
    .F(n472_18),
    .I0(w_sdram_address[2]),
    .I1(n686_4),
    .I2(w_sdram_address[10]),
    .I3(n476_4) 
);
defparam n472_s13.INIT=16'h0777;
  LUT4 n473_s13 (
    .F(n473_18),
    .I0(w_sdram_address[1]),
    .I1(n686_4),
    .I2(w_sdram_address[9]),
    .I3(n476_4) 
);
defparam n473_s13.INIT=16'h0777;
  LUT2 n16_s3 (
    .F(n16_7),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]) 
);
defparam n16_s3.INIT=4'h8;
  LUT4 n14_s3 (
    .F(n14_7),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]),
    .I2(ff_refresh_timer[2]),
    .I3(ff_refresh_timer[3]) 
);
defparam n14_s3.INIT=16'h8000;
  LUT2 n13_s3 (
    .F(n13_7),
    .I0(ff_refresh_timer[4]),
    .I1(n14_7) 
);
defparam n13_s3.INIT=4'h8;
  LUT4 n9_s3 (
    .F(n9_7),
    .I0(ff_refresh_timer[7]),
    .I1(ff_refresh_timer[8]),
    .I2(n13_7),
    .I3(n11_8) 
);
defparam n9_s3.INIT=16'h8000;
  LUT4 n345_s3 (
    .F(n345_7),
    .I0(O_sdram_ras_n_d),
    .I1(n350_15),
    .I2(ff_do_refresh),
    .I3(n686_4) 
);
defparam n345_s3.INIT=16'h7077;
  LUT4 n345_s4 (
    .F(n345_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n132_4) 
);
defparam n345_s4.INIT=16'h1E00;
  LUT4 n177_s5 (
    .F(n177_11),
    .I0(ff_main_timer[6]),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_8) 
);
defparam n177_s5.INIT=16'h1000;
  LUT2 n214_s2 (
    .F(n214_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n214_s2.INIT=4'h1;
  LUT3 n205_s2 (
    .F(n205_6),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(ff_main_timer[10]) 
);
defparam n205_s2.INIT=8'h01;
  LUT2 n203_s2 (
    .F(n203_6),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer_12_9) 
);
defparam n203_s2.INIT=4'h4;
  LUT4 n79_s2 (
    .F(n79_5),
    .I0(ff_refresh_timer[4]),
    .I1(ff_refresh_timer[6]),
    .I2(n79_6),
    .I3(n16_7) 
);
defparam n79_s2.INIT=16'h8000;
  LUT4 n476_s4 (
    .F(n476_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[1]) 
);
defparam n476_s4.INIT=16'h0100;
  LUT3 n481_s3 (
    .F(n481_6),
    .I0(ff_main_state[3]),
    .I1(w_sdram_address[14]),
    .I2(n476_7) 
);
defparam n481_s3.INIT=8'h80;
  LUT3 n347_s8 (
    .F(n347_13),
    .I0(w_dh_clk),
    .I1(O_sdram_cas_n_d),
    .I2(n476_7) 
);
defparam n347_s8.INIT=8'h10;
  LUT3 n350_s9 (
    .F(n350_14),
    .I0(ff_do_refresh),
    .I1(w_sdram_write_n),
    .I2(w_dl_clk) 
);
defparam n350_s9.INIT=8'h10;
  LUT2 n350_s10 (
    .F(n350_15),
    .I0(w_dh_clk),
    .I1(ff_main_state[1]) 
);
defparam n350_s10.INIT=4'h4;
  LUT3 n350_s11 (
    .F(n350_16),
    .I0(ff_do_refresh),
    .I1(w_dh_clk),
    .I2(n476_7) 
);
defparam n350_s11.INIT=8'h40;
  LUT4 n353_s7 (
    .F(n353_12),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n353_s7.INIT=16'hF800;
  LUT2 n353_s8 (
    .F(n353_13),
    .I0(ff_do_refresh),
    .I1(n164_4) 
);
defparam n353_s8.INIT=4'h4;
  LUT4 n356_s7 (
    .F(n356_12),
    .I0(w_sdram_address[16]),
    .I1(w_sdram_address[0]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n356_s7.INIT=16'hF400;
  LUT4 n359_s7 (
    .F(n359_12),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n359_s7.INIT=16'hF400;
  LUT4 n362_s7 (
    .F(n362_12),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n362_s7.INIT=16'hF100;
  LUT2 n11_s4 (
    .F(n11_8),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[6]) 
);
defparam n11_s4.INIT=4'h8;
  LUT4 n79_s3 (
    .F(n79_6),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[3]),
    .I2(ff_refresh_timer[5]),
    .I3(ff_refresh_timer[7]) 
);
defparam n79_s3.INIT=16'h0001;
  LUT4 n214_s3 (
    .F(n214_8),
    .I0(n230_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n214_s3.INIT=16'h4441;
  LUT4 n345_s5 (
    .F(n345_10),
    .I0(w_dl_clk),
    .I1(ff_do_refresh),
    .I2(w_dh_clk),
    .I3(n476_7) 
);
defparam n345_s5.INIT=16'h1000;
  LUT3 n179_s6 (
    .F(n179_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]) 
);
defparam n179_s6.INIT=8'h02;
  LUT4 n217_s2 (
    .F(n217_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n217_s2.INIT=16'h0001;
  LUT3 n249_s1 (
    .F(n249_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(n230_4) 
);
defparam n249_s1.INIT=8'hE0;
  LUT4 n15_s3 (
    .F(n15_8),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[0]),
    .I2(ff_refresh_timer[1]),
    .I3(ff_refresh_timer[3]) 
);
defparam n15_s3.INIT=16'h7F80;
  LUT4 n16_s4 (
    .F(n16_9),
    .I0(n79_4),
    .I1(ff_refresh_timer[2]),
    .I2(ff_refresh_timer[0]),
    .I3(ff_refresh_timer[1]) 
);
defparam n16_s4.INIT=16'h1444;
  LUT3 ff_do_main_state_s6 (
    .F(ff_do_main_state_12),
    .I0(w_dh_clk),
    .I1(n128_5),
    .I2(n143_15) 
);
defparam ff_do_main_state_s6.INIT=8'hF4;
  LUT3 n132_s2 (
    .F(n132_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]) 
);
defparam n132_s2.INIT=8'h01;
  LUT4 n11_s6 (
    .F(n11_12),
    .I0(ff_refresh_timer[4]),
    .I1(n14_7),
    .I2(ff_refresh_timer[5]),
    .I3(ff_refresh_timer[6]) 
);
defparam n11_s6.INIT=16'h8000;
  LUT3 n13_s4 (
    .F(n13_9),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[4]),
    .I2(n14_7) 
);
defparam n13_s4.INIT=8'h6A;
  LUT3 n243_s2 (
    .F(n243_6),
    .I0(ff_main_state[4]),
    .I1(n217_6),
    .I2(n243_8) 
);
defparam n243_s2.INIT=8'hF4;
  LUT3 n473_s14 (
    .F(n473_20),
    .I0(n473_18),
    .I1(w_dl_clk),
    .I2(ff_sdr_ready) 
);
defparam n473_s14.INIT=8'h40;
  LUT3 n472_s14 (
    .F(n472_20),
    .I0(n472_18),
    .I1(w_dl_clk),
    .I2(ff_sdr_ready) 
);
defparam n472_s14.INIT=8'h40;
  LUT3 n471_s14 (
    .F(n471_20),
    .I0(n471_18),
    .I1(w_dl_clk),
    .I2(ff_sdr_ready) 
);
defparam n471_s14.INIT=8'h40;
  LUT3 n470_s14 (
    .F(n470_20),
    .I0(n470_18),
    .I1(w_dl_clk),
    .I2(ff_sdr_ready) 
);
defparam n470_s14.INIT=8'h40;
  LUT3 n469_s14 (
    .F(n469_20),
    .I0(n469_18),
    .I1(w_dl_clk),
    .I2(ff_sdr_ready) 
);
defparam n469_s14.INIT=8'h40;
  LUT3 n467_s14 (
    .F(n467_20),
    .I0(n467_18),
    .I1(w_dl_clk),
    .I2(ff_sdr_ready) 
);
defparam n467_s14.INIT=8'h40;
  LUT4 n466_s14 (
    .F(n466_20),
    .I0(w_sdram_address[8]),
    .I1(n686_4),
    .I2(w_dl_clk),
    .I3(ff_sdr_ready) 
);
defparam n466_s14.INIT=16'h8000;
  LUT4 n347_s9 (
    .F(n347_15),
    .I0(n686_4),
    .I1(ff_main_state[3]),
    .I2(n476_7),
    .I3(ff_sdr_ready) 
);
defparam n347_s9.INIT=16'hEA00;
  LUT3 n141_s11 (
    .F(n141_16),
    .I0(n128_5),
    .I1(ff_main_state[3]),
    .I2(n476_7) 
);
defparam n141_s11.INIT=8'h15;
  LUT3 n143_s10 (
    .F(n143_15),
    .I0(w_dh_clk),
    .I1(ff_main_state[3]),
    .I2(n476_7) 
);
defparam n143_s10.INIT=8'h80;
  LUT4 ff_sdr_address_12_s7 (
    .F(ff_sdr_address_12_12),
    .I0(ff_main_state[3]),
    .I1(n476_7),
    .I2(ff_main_state[2]),
    .I3(n164_4) 
);
defparam ff_sdr_address_12_s7.INIT=16'h0777;
  LUT4 n686_s3 (
    .F(n686_8),
    .I0(ff_reset[6]),
    .I1(ff_sdr_ready),
    .I2(ff_main_state[2]),
    .I3(n164_4) 
);
defparam n686_s3.INIT=16'h8000;
  LUT4 n347_s10 (
    .F(n347_17),
    .I0(ff_sdr_address_12_7),
    .I1(ff_main_state[2]),
    .I2(n164_4),
    .I3(n347_13) 
);
defparam n347_s10.INIT=16'h00BF;
  LUT4 n18_s5 (
    .F(n18_10),
    .I0(ff_refresh_timer[0]),
    .I1(w_dl_clk),
    .I2(ff_do_refresh),
    .I3(n79_4) 
);
defparam n18_s5.INIT=16'h9A55;
  LUT3 ff_refresh_timer_9_s4 (
    .F(ff_refresh_timer_9_10),
    .I0(w_dl_clk),
    .I1(ff_do_refresh),
    .I2(n79_4) 
);
defparam ff_refresh_timer_9_s4.INIT=8'h4F;
  LUT4 n212_s3 (
    .F(n212_8),
    .I0(ff_main_timer[4]),
    .I1(n230_4),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_6) 
);
defparam n212_s3.INIT=16'h1222;
  LUT2 ff_main_timer_13_s6 (
    .F(ff_main_timer_13_14),
    .I0(n230_4),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_13_s6.INIT=4'hE;
  LUT4 n215_s3 (
    .F(n215_8),
    .I0(n230_4),
    .I1(ff_main_timer_12_6),
    .I2(ff_main_timer[1]),
    .I3(ff_main_timer[0]) 
);
defparam n215_s3.INIT=16'h5014;
  LUT4 n179_s7 (
    .F(n179_15),
    .I0(ff_main_timer[6]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[4]),
    .I3(ff_main_timer[5]) 
);
defparam n179_s7.INIT=16'hAAA6;
  LUT4 n243_s3 (
    .F(n243_8),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n243_s3.INIT=16'h0002;
  DFFRE ff_do_refresh_s0 (
    .Q(ff_do_refresh),
    .D(n79_3),
    .CLK(O_sdram_clk_d),
    .CE(n128_5),
    .RESET(n82_3) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n131_12),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n133_13),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n136_13),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n139_13),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n141_12),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n164_3),
    .RESET(n203_5) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n173_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n175_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n177_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n179_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n180_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n345_5),
    .CLK(O_sdram_clk_d),
    .SET(n203_5) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n347_10),
    .CLK(O_sdram_clk_d),
    .SET(n203_5) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n350_10),
    .CLK(O_sdram_clk_d),
    .SET(n203_5) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_10_s0 (
    .Q(O_sdram_addr_d_10),
    .D(n476_3),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_sdr_address_10_s0.INIT=1'b0;
  DFFR ff_sdr_address_9_s0 (
    .Q(O_sdram_addr_d_9),
    .D(n477_4),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_sdr_address_9_s0.INIT=1'b0;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n481_4),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFE n687_s0 (
    .Q(n687_3),
    .D(n686_8),
    .CLK(O_sdram_clk_d),
    .CE(n684_4) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(n1037_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_15_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(n1038_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_14_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(n1039_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_13_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(n1040_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_12_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(n1041_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_11_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(n1042_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_10_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(n1043_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_9_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(n1044_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_8_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(n1045_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_7_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(n1046_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_6_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(n1047_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_5_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(n1048_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_4_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(n1049_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_3_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(n1050_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_2_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(n1051_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_1_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(n1052_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n203_5) 
);
defparam ff_sdr_read_data_0_s0.INIT=1'b0;
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n362_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n359_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n356_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n353_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_refresh_timer_9_s1 (
    .Q(ff_refresh_timer[9]),
    .D(n9_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_9_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_8_s1 (
    .Q(ff_refresh_timer[8]),
    .D(n10_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_8_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_7_s1 (
    .Q(ff_refresh_timer[7]),
    .D(n11_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_7_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_6_s1 (
    .Q(ff_refresh_timer[6]),
    .D(n12_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_6_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_5_s1 (
    .Q(ff_refresh_timer[5]),
    .D(n13_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_5_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_4_s1 (
    .Q(ff_refresh_timer[4]),
    .D(n14_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_4_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_3_s1 (
    .Q(ff_refresh_timer[3]),
    .D(n15_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_3_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_2_s1 (
    .Q(ff_refresh_timer[2]),
    .D(n16_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_2_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_1_s1 (
    .Q(ff_refresh_timer[1]),
    .D(n17_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_1_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_10_s1 (
    .Q(ff_refresh_timer[10]),
    .D(n8_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_10_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n143_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_do_main_state_12),
    .RESET(n203_5) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n466_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n467_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n469_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n470_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n471_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n472_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n473_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n252_11),
    .CLK(O_sdram_clk_d),
    .SET(n132_6) 
);
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n203_5_0),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_14),
    .SET(n217_3) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n205_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_14),
    .SET(n217_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n207_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_14),
    .SET(n217_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n209_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_14),
    .SET(n217_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n213_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_14),
    .SET(n243_6) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n214_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_14),
    .SET(n132_6) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_refresh_timer_0_s3 (
    .Q(ff_refresh_timer[0]),
    .D(n18_10),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_refresh_timer_0_s3.INIT=1'b0;
  DFFS ff_main_timer_4_s5 (
    .Q(ff_main_timer[4]),
    .D(n212_8),
    .CLK(O_sdram_clk_d),
    .SET(n217_3) 
);
defparam ff_main_timer_4_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n215_8),
    .CLK(O_sdram_clk_d),
    .SET(n249_5) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module vdp_color_bus (
  O_sdram_clk_d,
  n203_5,
  ff_enable,
  n251_18,
  ff_prewindow_x,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_vdpcmd_vram_read_req,
  n1017_4,
  w_sdram_rdata,
  w_vdpcmd_vram_address,
  w_vram_address_graphic123m,
  ff_preread_address,
  w_dot_state,
  w_eight_dot_state,
  ff_wait_cnt,
  ff_y_test_address,
  ff_main_state,
  w_sdram_write_n,
  w_vdp_command_drive,
  ff_dram_address_16_8,
  w_vdpcmd_vram_read_ack,
  n939_14,
  w_vdpcmd_vram_rdata,
  w_sdram_address,
  w_vram_data_Z
)
;
input O_sdram_clk_d;
input n203_5;
input ff_enable;
input n251_18;
input ff_prewindow_x;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_vdpcmd_vram_read_req;
input n1017_4;
input [15:0] w_sdram_rdata;
input [16:0] w_vdpcmd_vram_address;
input [10:0] w_vram_address_graphic123m;
input [10:0] ff_preread_address;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [15:15] ff_wait_cnt;
input [6:2] ff_y_test_address;
input [1:0] ff_main_state;
output w_sdram_write_n;
output w_vdp_command_drive;
output ff_dram_address_16_8;
output w_vdpcmd_vram_read_ack;
output n939_14;
output [7:0] w_vdpcmd_vram_rdata;
output [16:0] w_sdram_address;
output [7:0] w_vram_data_Z;
wire n774_6;
wire n775_4;
wire n776_4;
wire n777_4;
wire n778_4;
wire n779_4;
wire n780_4;
wire n781_4;
wire n783_4;
wire n784_4;
wire n785_4;
wire n786_4;
wire n787_4;
wire n802_4;
wire n803_4;
wire n804_4;
wire n805_4;
wire n806_4;
wire n807_4;
wire n812_4;
wire n813_4;
wire n814_4;
wire n815_4;
wire n816_4;
wire n818_4;
wire n819_3;
wire n820_3;
wire ff_vram_access_address_13_6;
wire ff_vram_address_set_ack_6;
wire n753_8;
wire n845_6;
wire n699_8;
wire n700_8;
wire n701_8;
wire n702_8;
wire n703_8;
wire n293_5;
wire n774_7;
wire n774_8;
wire n775_5;
wire n775_6;
wire n778_5;
wire n780_5;
wire n783_5;
wire n784_5;
wire n787_5;
wire n802_5;
wire n808_5;
wire n808_6;
wire n808_7;
wire n809_5;
wire n809_6;
wire n810_5;
wire n810_6;
wire n811_5;
wire n811_6;
wire n812_5;
wire n817_5;
wire n817_6;
wire n818_5;
wire n818_6;
wire n819_4;
wire n819_5;
wire ff_dram_address_16_6;
wire n699_11;
wire n699_12;
wire n774_9;
wire n774_10;
wire n802_6;
wire n802_7;
wire n293_7;
wire n779_7;
wire n821_5;
wire n293_9;
wire n703_11;
wire n817_8;
wire n811_8;
wire n810_8;
wire n809_8;
wire n808_9;
wire n776_7;
wire n782_6;
wire ff_vram_access_address_16_8;
wire n939_8;
wire n939_12;
wire n1210_5;
wire n936_7;
wire n1431_5;
wire n917_11;
wire w_vram_addr_set_ack;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_write_ack;
wire n699_6;
wire n700_6;
wire n701_6;
wire n702_6;
wire n703_6;
wire [6:2] w_vram_address;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(w_sdram_rdata[15]),
    .I1(w_sdram_rdata[7]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_7_s.INIT=8'hAC;
  LUT3 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_6_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_5_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_4_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_3_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_2_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_1_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_0_s.INIT=8'hCA;
  LUT3 n774_s3 (
    .F(n774_6),
    .I0(ff_vram_access_address[13]),
    .I1(n774_7),
    .I2(n774_8) 
);
defparam n774_s3.INIT=8'h60;
  LUT4 n775_s1 (
    .F(n775_4),
    .I0(n775_5),
    .I1(n775_6),
    .I2(ff_vram_access_address[12]),
    .I3(n774_8) 
);
defparam n775_s1.INIT=16'h7800;
  LUT4 n776_s1 (
    .F(n776_4),
    .I0(ff_vram_access_address[10]),
    .I1(n776_7),
    .I2(ff_vram_access_address[11]),
    .I3(n774_8) 
);
defparam n776_s1.INIT=16'h7800;
  LUT3 n777_s1 (
    .F(n777_4),
    .I0(ff_vram_access_address[10]),
    .I1(n776_7),
    .I2(n774_8) 
);
defparam n777_s1.INIT=8'h60;
  LUT4 n778_s1 (
    .F(n778_4),
    .I0(n778_5),
    .I1(n775_5),
    .I2(ff_vram_access_address[9]),
    .I3(n774_8) 
);
defparam n778_s1.INIT=16'h7800;
  LUT4 n779_s1 (
    .F(n779_4),
    .I0(n775_5),
    .I1(n779_7),
    .I2(ff_vram_access_address[8]),
    .I3(n774_8) 
);
defparam n779_s1.INIT=16'h7800;
  LUT4 n780_s1 (
    .F(n780_4),
    .I0(n780_5),
    .I1(n775_5),
    .I2(ff_vram_access_address[7]),
    .I3(n774_8) 
);
defparam n780_s1.INIT=16'h7800;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(ff_vram_access_address[5]),
    .I1(n775_5),
    .I2(ff_vram_access_address[6]),
    .I3(n774_8) 
);
defparam n781_s1.INIT=16'h7800;
  LUT3 n783_s1 (
    .F(n783_4),
    .I0(ff_vram_access_address[4]),
    .I1(n783_5),
    .I2(n774_8) 
);
defparam n783_s1.INIT=8'h60;
  LUT4 n784_s1 (
    .F(n784_4),
    .I0(ff_vram_access_address[0]),
    .I1(n784_5),
    .I2(ff_vram_access_address[3]),
    .I3(n774_8) 
);
defparam n784_s1.INIT=16'h7800;
  LUT4 n785_s1 (
    .F(n785_4),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]),
    .I3(n774_8) 
);
defparam n785_s1.INIT=16'h7800;
  LUT3 n786_s1 (
    .F(n786_4),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(n774_8) 
);
defparam n786_s1.INIT=8'h60;
  LUT2 n787_s1 (
    .F(n787_4),
    .I0(n293_9),
    .I1(n787_5) 
);
defparam n787_s1.INIT=4'h8;
  LUT4 n802_s1 (
    .F(n802_4),
    .I0(w_vdpcmd_vram_address[16]),
    .I1(n802_5),
    .I2(ff_vram_access_address[16]),
    .I3(n774_8) 
);
defparam n802_s1.INIT=16'hF888;
  LUT4 n803_s1 (
    .F(n803_4),
    .I0(w_vdpcmd_vram_address[15]),
    .I1(n802_5),
    .I2(ff_vram_access_address[15]),
    .I3(n774_8) 
);
defparam n803_s1.INIT=16'hF888;
  LUT4 n804_s1 (
    .F(n804_4),
    .I0(w_vdpcmd_vram_address[14]),
    .I1(n802_5),
    .I2(ff_vram_access_address[14]),
    .I3(n774_8) 
);
defparam n804_s1.INIT=16'hF888;
  LUT4 n805_s1 (
    .F(n805_4),
    .I0(w_vdpcmd_vram_address[13]),
    .I1(n802_5),
    .I2(ff_vram_access_address[13]),
    .I3(n774_8) 
);
defparam n805_s1.INIT=16'hF888;
  LUT4 n806_s1 (
    .F(n806_4),
    .I0(w_vdpcmd_vram_address[12]),
    .I1(n802_5),
    .I2(ff_vram_access_address[12]),
    .I3(n774_8) 
);
defparam n806_s1.INIT=16'hF888;
  LUT4 n807_s1 (
    .F(n807_4),
    .I0(w_vdpcmd_vram_address[11]),
    .I1(n802_5),
    .I2(ff_vram_access_address[11]),
    .I3(n774_8) 
);
defparam n807_s1.INIT=16'hF888;
  LUT4 n812_s1 (
    .F(n812_4),
    .I0(n774_8),
    .I1(ff_vram_access_address[6]),
    .I2(n812_5),
    .I3(n699_6) 
);
defparam n812_s1.INIT=16'h8F88;
  LUT4 n813_s1 (
    .F(n813_4),
    .I0(n774_8),
    .I1(ff_vram_access_address[5]),
    .I2(n812_5),
    .I3(n700_6) 
);
defparam n813_s1.INIT=16'h8F88;
  LUT4 n814_s1 (
    .F(n814_4),
    .I0(n774_8),
    .I1(ff_vram_access_address[4]),
    .I2(n812_5),
    .I3(n701_6) 
);
defparam n814_s1.INIT=16'h8F88;
  LUT4 n815_s1 (
    .F(n815_4),
    .I0(n774_8),
    .I1(ff_vram_access_address[3]),
    .I2(n812_5),
    .I3(n702_6) 
);
defparam n815_s1.INIT=16'h8F88;
  LUT4 n816_s1 (
    .F(n816_4),
    .I0(n774_8),
    .I1(ff_vram_access_address[2]),
    .I2(n812_5),
    .I3(n703_6) 
);
defparam n816_s1.INIT=16'h8F88;
  LUT4 n818_s1 (
    .F(n818_4),
    .I0(n818_5),
    .I1(n808_6),
    .I2(n787_4),
    .I3(n818_6) 
);
defparam n818_s1.INIT=16'h0007;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(n819_4),
    .I1(n819_5),
    .I2(ff_vram_access_address[16]),
    .I3(n774_8) 
);
defparam n819_s0.INIT=16'h7800;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(ff_vram_access_address[14]),
    .I1(n819_4),
    .I2(ff_vram_access_address[15]),
    .I3(n774_8) 
);
defparam n820_s0.INIT=16'h7800;
  LUT3 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n812_5),
    .I1(ff_enable),
    .I2(ff_vram_access_address_16_8) 
);
defparam ff_vram_access_address_13_s2.INIT=8'hF8;
  LUT2 ff_vram_address_set_ack_s3 (
    .F(ff_vram_address_set_ack_6),
    .I0(n1431_5),
    .I1(ff_vram_access_address_16_8) 
);
defparam ff_vram_address_set_ack_s3.INIT=4'hE;
  LUT4 n753_s4 (
    .F(n753_8),
    .I0(w_vram_write_ack),
    .I1(w_vram_rd_ack),
    .I2(n293_9),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s4.INIT=16'h00BF;
  LUT2 n845_s2 (
    .F(n845_6),
    .I0(w_vram_write_ack),
    .I1(n293_9) 
);
defparam n845_s2.INIT=4'h7;
  LUT3 n699_s9 (
    .F(n699_8),
    .I0(w_vdpcmd_vram_address[6]),
    .I1(w_vram_address_graphic123m[6]),
    .I2(n802_5) 
);
defparam n699_s9.INIT=8'hAC;
  LUT3 n700_s6 (
    .F(n700_8),
    .I0(w_vdpcmd_vram_address[5]),
    .I1(w_vram_address_graphic123m[5]),
    .I2(n802_5) 
);
defparam n700_s6.INIT=8'hAC;
  LUT3 n701_s6 (
    .F(n701_8),
    .I0(w_vdpcmd_vram_address[4]),
    .I1(w_vram_address_graphic123m[4]),
    .I2(n802_5) 
);
defparam n701_s6.INIT=8'hAC;
  LUT3 n702_s6 (
    .F(n702_8),
    .I0(w_vdpcmd_vram_address[3]),
    .I1(w_vram_address_graphic123m[3]),
    .I2(n802_5) 
);
defparam n702_s6.INIT=8'hAC;
  LUT3 n703_s7 (
    .F(n703_8),
    .I0(w_vdpcmd_vram_address[2]),
    .I1(w_vram_address_graphic123m[2]),
    .I2(n802_5) 
);
defparam n703_s7.INIT=8'hAC;
  LUT2 n293_s2 (
    .F(n293_5),
    .I0(w_vram_rd_ack),
    .I1(w_vram_write_ack) 
);
defparam n293_s2.INIT=4'h1;
  LUT4 n774_s4 (
    .F(n774_7),
    .I0(ff_vram_access_address[4]),
    .I1(n783_5),
    .I2(n778_5),
    .I3(n774_9) 
);
defparam n774_s4.INIT=16'h8000;
  LUT4 n774_s5 (
    .F(n774_8),
    .I0(n699_11),
    .I1(n699_12),
    .I2(n774_10),
    .I3(ff_dram_address_16_6) 
);
defparam n774_s5.INIT=16'h0B00;
  LUT2 n775_s2 (
    .F(n775_5),
    .I0(ff_vram_access_address[4]),
    .I1(n783_5) 
);
defparam n775_s2.INIT=4'h8;
  LUT4 n775_s3 (
    .F(n775_6),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(ff_vram_access_address[9]),
    .I3(n778_5) 
);
defparam n775_s3.INIT=16'h8000;
  LUT4 n778_s2 (
    .F(n778_5),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(ff_vram_access_address[6]),
    .I3(ff_vram_access_address[5]) 
);
defparam n778_s2.INIT=16'h8000;
  LUT2 n780_s2 (
    .F(n780_5),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]) 
);
defparam n780_s2.INIT=4'h8;
  LUT4 n783_s2 (
    .F(n783_5),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n783_s2.INIT=16'h8000;
  LUT2 n784_s2 (
    .F(n784_5),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[1]) 
);
defparam n784_s2.INIT=4'h8;
  LUT4 n787_s2 (
    .F(n787_5),
    .I0(w_vram_addr_set_ack),
    .I1(ff_vram_access_address[0]),
    .I2(w_vram_write_ack),
    .I3(w_vram_rd_ack) 
);
defparam n787_s2.INIT=16'h3B30;
  LUT4 n802_s2 (
    .F(n802_5),
    .I0(n699_11),
    .I1(n699_12),
    .I2(n802_6),
    .I3(n802_7) 
);
defparam n802_s2.INIT=16'hB000;
  LUT4 n808_s2 (
    .F(n808_5),
    .I0(n251_18),
    .I1(ff_preread_address[10]),
    .I2(w_vram_address_graphic123m[10]),
    .I3(n703_11) 
);
defparam n808_s2.INIT=16'hBB0F;
  LUT2 n808_s3 (
    .F(n808_6),
    .I0(n802_5),
    .I1(n812_5) 
);
defparam n808_s3.INIT=4'h1;
  LUT4 n808_s4 (
    .F(n808_7),
    .I0(n774_8),
    .I1(ff_vram_access_address[10]),
    .I2(w_vdpcmd_vram_address[10]),
    .I3(n802_5) 
);
defparam n808_s4.INIT=16'h0777;
  LUT4 n809_s2 (
    .F(n809_5),
    .I0(n251_18),
    .I1(ff_preread_address[9]),
    .I2(w_vram_address_graphic123m[9]),
    .I3(n703_11) 
);
defparam n809_s2.INIT=16'hBB0F;
  LUT4 n809_s3 (
    .F(n809_6),
    .I0(n774_8),
    .I1(ff_vram_access_address[9]),
    .I2(w_vdpcmd_vram_address[9]),
    .I3(n802_5) 
);
defparam n809_s3.INIT=16'h0777;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(n251_18),
    .I1(ff_preread_address[8]),
    .I2(w_vram_address_graphic123m[8]),
    .I3(n703_11) 
);
defparam n810_s2.INIT=16'hBB0F;
  LUT4 n810_s3 (
    .F(n810_6),
    .I0(n774_8),
    .I1(ff_vram_access_address[8]),
    .I2(w_vdpcmd_vram_address[8]),
    .I3(n802_5) 
);
defparam n810_s3.INIT=16'h0777;
  LUT4 n811_s2 (
    .F(n811_5),
    .I0(n251_18),
    .I1(ff_preread_address[7]),
    .I2(w_vram_address_graphic123m[7]),
    .I3(n703_11) 
);
defparam n811_s2.INIT=16'hBB0F;
  LUT4 n811_s3 (
    .F(n811_6),
    .I0(n774_8),
    .I1(ff_vram_access_address[7]),
    .I2(w_vdpcmd_vram_address[7]),
    .I3(n802_5) 
);
defparam n811_s3.INIT=16'h0777;
  LUT4 n812_s2 (
    .F(n812_5),
    .I0(n699_11),
    .I1(n699_12),
    .I2(n293_5),
    .I3(ff_dram_address_16_6) 
);
defparam n812_s2.INIT=16'h0B00;
  LUT4 n817_s2 (
    .F(n817_5),
    .I0(n251_18),
    .I1(ff_preread_address[1]),
    .I2(w_vram_address_graphic123m[1]),
    .I3(n703_11) 
);
defparam n817_s2.INIT=16'hBB0F;
  LUT4 n817_s3 (
    .F(n817_6),
    .I0(n774_8),
    .I1(ff_vram_access_address[1]),
    .I2(w_vdpcmd_vram_address[1]),
    .I3(n802_5) 
);
defparam n817_s3.INIT=16'h0777;
  LUT4 n818_s2 (
    .F(n818_5),
    .I0(n251_18),
    .I1(ff_preread_address[0]),
    .I2(w_vram_address_graphic123m[0]),
    .I3(n703_11) 
);
defparam n818_s2.INIT=16'hBB0F;
  LUT2 n818_s3 (
    .F(n818_6),
    .I0(w_vdpcmd_vram_address[0]),
    .I1(n802_5) 
);
defparam n818_s3.INIT=4'h4;
  LUT2 n819_s1 (
    .F(n819_4),
    .I0(ff_vram_access_address[13]),
    .I1(n774_7) 
);
defparam n819_s1.INIT=4'h8;
  LUT2 n819_s2 (
    .F(n819_5),
    .I0(ff_vram_access_address[15]),
    .I1(ff_vram_access_address[14]) 
);
defparam n819_s2.INIT=4'h8;
  LUT2 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam ff_dram_address_16_s3.INIT=4'h4;
  LUT3 n699_s7 (
    .F(n699_11),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prewindow_x) 
);
defparam n699_s7.INIT=8'h70;
  LUT4 n699_s8 (
    .F(n699_12),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_prewindow_y_sp),
    .I3(w_sp_vram_accessing) 
);
defparam n699_s8.INIT=16'h7000;
  LUT4 n774_s6 (
    .F(n774_9),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[11]),
    .I2(ff_vram_access_address[10]),
    .I3(ff_vram_access_address[9]) 
);
defparam n774_s6.INIT=16'h8000;
  LUT3 n774_s7 (
    .F(n774_10),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_rd_ack),
    .I2(w_vram_write_ack) 
);
defparam n774_s7.INIT=8'h0B;
  LUT4 n802_s3 (
    .F(n802_6),
    .I0(w_vram_rd_ack),
    .I1(w_vram_write_ack),
    .I2(w_vdpcmd_vram_read_ack),
    .I3(w_vdpcmd_vram_read_req) 
);
defparam n802_s3.INIT=16'h0110;
  LUT3 n802_s4 (
    .F(n802_7),
    .I0(w_dot_state[0]),
    .I1(ff_wait_cnt[15]),
    .I2(w_dot_state[1]) 
);
defparam n802_s4.INIT=8'h40;
  LUT3 n293_s3 (
    .F(n293_7),
    .I0(n293_9),
    .I1(w_vram_rd_ack),
    .I2(w_vram_write_ack) 
);
defparam n293_s3.INIT=8'h02;
  LUT3 n779_s3 (
    .F(n779_7),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(ff_vram_access_address[5]) 
);
defparam n779_s3.INIT=8'h80;
  LUT4 n821_s1 (
    .F(n821_5),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]),
    .I2(n774_7),
    .I3(n774_8) 
);
defparam n821_s1.INIT=16'h6A00;
  LUT4 n293_s4 (
    .F(n293_9),
    .I0(n699_11),
    .I1(n699_12),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n293_s4.INIT=16'h0B00;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(n699_11),
    .I1(n699_12),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n703_s6.INIT=16'h0400;
  LUT3 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(ff_enable),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam ff_dram_address_16_s4.INIT=8'h20;
  LUT4 n817_s4 (
    .F(n817_8),
    .I0(n817_5),
    .I1(n802_5),
    .I2(n812_5),
    .I3(n817_6) 
);
defparam n817_s4.INIT=16'h01FF;
  LUT4 n811_s4 (
    .F(n811_8),
    .I0(n811_5),
    .I1(n802_5),
    .I2(n812_5),
    .I3(n811_6) 
);
defparam n811_s4.INIT=16'h01FF;
  LUT4 n810_s4 (
    .F(n810_8),
    .I0(n810_5),
    .I1(n802_5),
    .I2(n812_5),
    .I3(n810_6) 
);
defparam n810_s4.INIT=16'h01FF;
  LUT4 n809_s4 (
    .F(n809_8),
    .I0(n809_5),
    .I1(n802_5),
    .I2(n812_5),
    .I3(n809_6) 
);
defparam n809_s4.INIT=16'h01FF;
  LUT4 n808_s5 (
    .F(n808_9),
    .I0(n808_5),
    .I1(n802_5),
    .I2(n812_5),
    .I3(n808_7) 
);
defparam n808_s5.INIT=16'h01FF;
  LUT4 n776_s3 (
    .F(n776_7),
    .I0(ff_vram_access_address[9]),
    .I1(n778_5),
    .I2(ff_vram_access_address[4]),
    .I3(n783_5) 
);
defparam n776_s3.INIT=16'h8000;
  LUT4 n782_s2 (
    .F(n782_6),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n783_5),
    .I3(n774_8) 
);
defparam n782_s2.INIT=16'h6A00;
  LUT4 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_8),
    .I0(w_vram_addr_set_ack),
    .I1(ff_enable),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam ff_vram_access_address_16_s3.INIT=16'h8000;
  LUT4 n703_s8 (
    .F(w_vram_address[2]),
    .I0(ff_preread_address[2]),
    .I1(ff_y_test_address[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n703_s8.INIT=16'hACAA;
  LUT4 n702_s7 (
    .F(w_vram_address[3]),
    .I0(ff_preread_address[3]),
    .I1(ff_y_test_address[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n702_s7.INIT=16'hACAA;
  LUT4 n701_s7 (
    .F(w_vram_address[4]),
    .I0(ff_preread_address[4]),
    .I1(ff_y_test_address[4]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n701_s7.INIT=16'hACAA;
  LUT4 n700_s7 (
    .F(w_vram_address[5]),
    .I0(ff_preread_address[5]),
    .I1(ff_y_test_address[5]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n700_s7.INIT=16'hACAA;
  LUT4 n699_s10 (
    .F(w_vram_address[6]),
    .I0(ff_preread_address[6]),
    .I1(ff_y_test_address[6]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n699_s10.INIT=16'hACAA;
  LUT4 n939_s4 (
    .F(n939_8),
    .I0(ff_vdpcmd_vram_reading_req),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_enable),
    .I3(n802_5) 
);
defparam n939_s4.INIT=16'h3AAA;
  LUT3 n939_s6 (
    .F(n939_12),
    .I0(ff_vdpcmd_vram_reading_req),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(n1017_4) 
);
defparam n939_s6.INIT=8'hAC;
  LUT3 n1210_s1 (
    .F(n1210_5),
    .I0(ff_vdpcmd_vram_reading_req),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(n1017_4) 
);
defparam n1210_s1.INIT=8'h60;
  LUT4 n936_s3 (
    .F(n936_7),
    .I0(ff_enable),
    .I1(w_vram_rd_ack),
    .I2(w_vram_write_ack),
    .I3(n293_9) 
);
defparam n936_s3.INIT=16'hC4CC;
  LUT4 n1431_s1 (
    .F(n1431_5),
    .I0(ff_enable),
    .I1(w_vram_rd_ack),
    .I2(w_vram_write_ack),
    .I3(n293_9) 
);
defparam n1431_s1.INIT=16'h0800;
  LUT4 n917_s5 (
    .F(n917_11),
    .I0(ff_enable),
    .I1(w_vram_write_ack),
    .I2(w_vram_write_ack),
    .I3(n293_9) 
);
defparam n917_s5.INIT=16'h6CCC;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n203_5) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n802_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n803_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n804_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n805_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n806_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n807_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n808_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n809_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n810_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n811_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n812_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n813_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n814_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n815_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n816_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n817_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n818_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_8),
    .SET(n203_5) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_sdram_write_n),
    .D(n845_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n203_5) 
);
  DFFRE ff_vram_address_set_ack_s0 (
    .Q(w_vram_addr_set_ack),
    .D(n753_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_set_ack_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n819_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_8),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n820_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_8),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n821_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_8),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n774_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n775_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n776_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n777_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n778_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n779_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n780_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n781_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n782_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n783_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n784_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n785_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n786_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n787_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n203_5) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n293_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFR ff_vdpcmd_vram_reading_req_s1 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n939_8),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_vdpcmd_vram_reading_req_s1.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n939_12),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n936_7),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n917_11),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  MUX2_LUT5 n699_s4 (
    .O(n699_6),
    .I0(n699_8),
    .I1(w_vram_address[6]),
    .S0(n703_11) 
);
  MUX2_LUT5 n700_s4 (
    .O(n700_6),
    .I0(n700_8),
    .I1(w_vram_address[5]),
    .S0(n703_11) 
);
  MUX2_LUT5 n701_s4 (
    .O(n701_6),
    .I0(n701_8),
    .I1(w_vram_address[4]),
    .S0(n703_11) 
);
  MUX2_LUT5 n702_s4 (
    .O(n702_6),
    .I0(n702_8),
    .I1(w_vram_address[3]),
    .S0(n703_11) 
);
  MUX2_LUT5 n703_s4 (
    .O(n703_6),
    .I0(n703_8),
    .I1(w_vram_address[2]),
    .S0(n703_11) 
);
  INV n939_s7 (
    .O(n939_14),
    .I(w_vdpcmd_vram_read_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  O_sdram_clk_d,
  ff_enable,
  n203_5,
  n263_13,
  n263_12,
  \vdp_command_processor.maxxmask_1_6 ,
  n2910_4,
  ff_prewindow_x_8,
  n263_14,
  ff_reset,
  w_dh_clk,
  w_dl_clk,
  w_prewindow_y_sp,
  n962_8,
  n959_8,
  n958_8,
  n956_8,
  n554_4,
  n37_7,
  ff_pre_x_cnt_8_7,
  n960_10,
  n961_10,
  n957_10,
  n963_12,
  w_h_count,
  w_v_count,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_y
)
;
input O_sdram_clk_d;
input ff_enable;
input n203_5;
input n263_13;
input n263_12;
input \vdp_command_processor.maxxmask_1_6 ;
input n2910_4;
input ff_prewindow_x_8;
input n263_14;
input [6:6] ff_reset;
output w_dh_clk;
output w_dl_clk;
output w_prewindow_y_sp;
output n962_8;
output n959_8;
output n958_8;
output n956_8;
output n554_4;
output n37_7;
output ff_pre_x_cnt_8_7;
output n960_10;
output n961_10;
output n957_10;
output n963_12;
output [10:1] w_h_count;
output [10:0] w_v_count;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output [7:0] w_pre_dot_counter_y;
wire n1481_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n964_3;
wire n965_3;
wire n966_3;
wire n967_3;
wire n968_3;
wire n969_3;
wire n971_3;
wire n1607_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_pre_window_y_sp_5;
wire n1046_6;
wire n1049_6;
wire n405_7;
wire n404_6;
wire n378_7;
wire n377_6;
wire n192_6;
wire n190_6;
wire n189_6;
wire n188_6;
wire n187_6;
wire n186_6;
wire n184_6;
wire n183_6;
wire n125_6;
wire n123_6;
wire n122_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n44_6;
wire n43_6;
wire n42_6;
wire n41_6;
wire n40_6;
wire n39_6;
wire n38_6;
wire n37_6;
wire n36_6;
wire n35_6;
wire n558_7;
wire n557_6;
wire n556_6;
wire n1041_5;
wire n1044_5;
wire n1047_5;
wire n379_5;
wire n1470_4;
wire n551_4;
wire n553_4;
wire n555_4;
wire n964_4;
wire n967_4;
wire n969_4;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire \window_y.pre_dot_counter_yp_v_8_7 ;
wire ff_pre_window_y_sp_6;
wire n378_8;
wire n193_7;
wire n191_7;
wire n189_7;
wire n187_7;
wire n185_7;
wire n183_7;
wire n124_7;
wire n122_7;
wire n121_7;
wire n118_7;
wire n42_8;
wire n39_7;
wire n1470_5;
wire n964_6;
wire n964_7;
wire n964_8;
wire w_v_blanking_end_7;
wire ff_pre_window_y_sp_7;
wire ff_pre_window_y_sp_8;
wire ff_pre_window_y_sp_9;
wire n378_9;
wire n378_10;
wire n550_6;
wire n1470_7;
wire n186_9;
wire n191_9;
wire n380_8;
wire n42_10;
wire n1042_7;
wire n1045_8;
wire n1048_7;
wire n552_6;
wire n403_8;
wire n1670_7;
wire n124_9;
wire n185_9;
wire n966_6;
wire n964_10;
wire n1670_9;
wire w_v_blanking_end;
wire n120_8;
wire n121_9;
wire n36_9;
wire n970_5;
wire n972_5;
wire n193_9;
wire n336_7;
wire n1123_8;
wire n1124_8;
wire n1125_8;
wire n1126_8;
wire n1127_8;
wire n1128_8;
wire n1129_8;
wire n1130_8;
wire n1043_7;
wire w_field;
wire n126_8;
wire n45_8;
wire [0:0] w_h_count_0;
wire [9:0] ff_v_cnt_in_field;
wire [8:0] w_pre_dot_counter_yp;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT3 n1481_s0 (
    .F(n1481_3),
    .I0(w_h_count_0[0]),
    .I1(w_h_count[1]),
    .I2(ff_enable) 
);
defparam n1481_s0.INIT=8'h80;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n263_13),
    .I3(n550_6) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT3 n551_s0 (
    .F(n551_3),
    .I0(n551_4),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(n550_6) 
);
defparam n551_s0.INIT=8'hC5;
  LUT3 n552_s0 (
    .F(n552_3),
    .I0(n552_6),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(n550_6) 
);
defparam n552_s0.INIT=8'hC5;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n553_4),
    .I3(n550_6) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n554_4),
    .I3(n550_6) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT3 n555_s0 (
    .F(n555_3),
    .I0(n555_4),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(n550_6) 
);
defparam n555_s0.INIT=8'hC5;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(n964_10),
    .I3(w_pre_dot_counter_yp[8]) 
);
defparam n964_s0.INIT=16'hBF40;
  LUT3 n965_s0 (
    .F(n965_3),
    .I0(n964_4),
    .I1(n964_10),
    .I2(w_pre_dot_counter_yp[7]) 
);
defparam n965_s0.INIT=8'hB4;
  LUT3 n966_s0 (
    .F(n966_3),
    .I0(n964_4),
    .I1(n966_6),
    .I2(w_pre_dot_counter_yp[6]) 
);
defparam n966_s0.INIT=8'hB4;
  LUT4 n967_s0 (
    .F(n967_3),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(n967_4),
    .I3(w_pre_dot_counter_yp[5]) 
);
defparam n967_s0.INIT=16'hBF40;
  LUT3 n968_s0 (
    .F(n968_3),
    .I0(n964_4),
    .I1(n967_4),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam n968_s0.INIT=8'hB4;
  LUT4 n969_s0 (
    .F(n969_3),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(n969_4),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n969_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT3 n1607_s0 (
    .F(n1607_3),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n263_13),
    .I2(ff_pre_x_cnt_8_7) 
);
defparam n1607_s0.INIT=8'h80;
  LUT4 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(\window_y.pre_dot_counter_yp_v_8_7 ),
    .I2(n263_12),
    .I3(\vdp_command_processor.maxxmask_1_6 ) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=16'h4000;
  LUT4 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(n964_3),
    .I1(ff_pre_window_y_sp_6),
    .I2(w_v_blanking_end),
    .I3(n1607_3) 
);
defparam ff_pre_window_y_sp_s2.INIT=16'hF100;
  LUT2 n962_s3 (
    .F(n962_8),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam n962_s3.INIT=4'h6;
  LUT2 n959_s3 (
    .F(n959_8),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n967_4) 
);
defparam n959_s3.INIT=4'h6;
  LUT3 n958_s3 (
    .F(n958_8),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n967_4),
    .I2(w_pre_dot_counter_yp[5]) 
);
defparam n958_s3.INIT=8'h78;
  LUT2 n956_s3 (
    .F(n956_8),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(n964_10) 
);
defparam n956_s3.INIT=4'h6;
  LUT2 n1046_s2 (
    .F(n1046_6),
    .I0(w_v_blanking_end),
    .I1(n969_3) 
);
defparam n1046_s2.INIT=4'h4;
  LUT2 n1049_s2 (
    .F(n1049_6),
    .I0(w_v_blanking_end),
    .I1(n972_5) 
);
defparam n1049_s2.INIT=4'h4;
  LUT2 n405_s3 (
    .F(n405_7),
    .I0(w_eight_dot_state[0]),
    .I1(n2910_4) 
);
defparam n405_s3.INIT=4'h1;
  LUT3 n404_s2 (
    .F(n404_6),
    .I0(n2910_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT2 n378_s3 (
    .F(n378_7),
    .I0(w_dot_state[1]),
    .I1(n378_8) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_6),
    .I0(n378_8),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT3 n192_s2 (
    .F(n192_6),
    .I0(n193_7),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n192_s2.INIT=8'h14;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(w_v_count[2]),
    .I1(n191_7),
    .I2(n193_7),
    .I3(w_v_count[3]) 
);
defparam n190_s2.INIT=16'h0708;
  LUT3 n189_s2 (
    .F(n189_6),
    .I0(n193_7),
    .I1(w_v_count[4]),
    .I2(n189_7) 
);
defparam n189_s2.INIT=8'h14;
  LUT4 n188_s2 (
    .F(n188_6),
    .I0(w_v_count[4]),
    .I1(n189_7),
    .I2(n193_7),
    .I3(w_v_count[5]) 
);
defparam n188_s2.INIT=16'h0708;
  LUT4 n187_s2 (
    .F(n187_6),
    .I0(n189_7),
    .I1(n187_7),
    .I2(n193_7),
    .I3(w_v_count[6]) 
);
defparam n187_s2.INIT=16'h0708;
  LUT3 n186_s2 (
    .F(n186_6),
    .I0(n193_7),
    .I1(w_v_count[7]),
    .I2(n186_9) 
);
defparam n186_s2.INIT=8'h14;
  LUT4 n184_s2 (
    .F(n184_6),
    .I0(w_v_count[8]),
    .I1(n185_7),
    .I2(n193_7),
    .I3(w_v_count[9]) 
);
defparam n184_s2.INIT=16'h0708;
  LUT4 n183_s2 (
    .F(n183_6),
    .I0(n185_7),
    .I1(n183_7),
    .I2(n193_7),
    .I3(w_v_count[10]) 
);
defparam n183_s2.INIT=16'h0708;
  LUT2 n125_s2 (
    .F(n125_6),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]) 
);
defparam n125_s2.INIT=4'h6;
  LUT4 n123_s2 (
    .F(n123_6),
    .I0(ff_v_cnt_in_field[2]),
    .I1(n124_7),
    .I2(n1670_9),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=16'h0708;
  LUT2 n122_s2 (
    .F(n122_6),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_7) 
);
defparam n122_s2.INIT=4'h6;
  LUT4 n119_s2 (
    .F(n119_6),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(n121_7),
    .I3(ff_v_cnt_in_field[7]) 
);
defparam n119_s2.INIT=16'h7F80;
  LUT2 n118_s2 (
    .F(n118_6),
    .I0(ff_v_cnt_in_field[8]),
    .I1(n118_7) 
);
defparam n118_s2.INIT=4'h6;
  LUT4 n117_s2 (
    .F(n117_6),
    .I0(ff_v_cnt_in_field[8]),
    .I1(n118_7),
    .I2(n1670_9),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=16'h0708;
  LUT2 n44_s2 (
    .F(n44_6),
    .I0(w_h_count_0[0]),
    .I1(w_h_count[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n43_s2 (
    .F(n43_6),
    .I0(w_h_count_0[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n43_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_6),
    .I0(n42_10),
    .I1(w_h_count[3]),
    .I2(n42_8) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_6),
    .I0(n42_10),
    .I1(n42_8),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n41_s2.INIT=16'h37C0;
  LUT4 n40_s2 (
    .F(n40_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n42_8),
    .I3(w_h_count[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_6),
    .I0(n378_8),
    .I1(w_h_count[6]),
    .I2(n39_7) 
);
defparam n39_s2.INIT=8'h14;
  LUT3 n38_s2 (
    .F(n38_6),
    .I0(w_h_count[6]),
    .I1(n39_7),
    .I2(w_h_count[7]) 
);
defparam n38_s2.INIT=8'h78;
  LUT4 n37_s2 (
    .F(n37_6),
    .I0(n37_7),
    .I1(n39_7),
    .I2(n378_8),
    .I3(w_h_count[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT2 n36_s2 (
    .F(n36_6),
    .I0(w_h_count[9]),
    .I1(n36_9) 
);
defparam n36_s2.INIT=4'h6;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(w_h_count[9]),
    .I1(n36_9),
    .I2(n378_8),
    .I3(w_h_count[10]) 
);
defparam n35_s2.INIT=16'h0708;
  LUT2 n558_s3 (
    .F(n558_7),
    .I0(w_pre_dot_counter_x[0]),
    .I1(n550_6) 
);
defparam n558_s3.INIT=4'h1;
  LUT3 n557_s2 (
    .F(n557_6),
    .I0(n550_6),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n557_s2.INIT=8'h14;
  LUT4 n556_s2 (
    .F(n556_6),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(n550_6),
    .I3(w_pre_dot_counter_x[2]) 
);
defparam n556_s2.INIT=16'h0708;
  LUT2 n1041_s1 (
    .F(n1041_5),
    .I0(n964_3),
    .I1(w_v_blanking_end) 
);
defparam n1041_s1.INIT=4'hE;
  LUT2 n1044_s1 (
    .F(n1044_5),
    .I0(n967_3),
    .I1(w_v_blanking_end) 
);
defparam n1044_s1.INIT=4'hE;
  LUT2 n1047_s1 (
    .F(n1047_5),
    .I0(n970_5),
    .I1(w_v_blanking_end) 
);
defparam n1047_s1.INIT=4'hE;
  LUT3 n379_s1 (
    .F(n379_5),
    .I0(n378_8),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n379_s1.INIT=8'hBE;
  LUT3 n1470_s1 (
    .F(n1470_4),
    .I0(n1470_5),
    .I1(ff_prewindow_x_8),
    .I2(n378_8) 
);
defparam n1470_s1.INIT=8'h07;
  LUT4 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[6]),
    .I1(n554_4),
    .I2(n263_14),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n551_s1.INIT=16'h807F;
  LUT2 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n554_4) 
);
defparam n553_s1.INIT=4'h8;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n554_s1.INIT=16'h8000;
  LUT4 n555_s1 (
    .F(n555_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n555_s1.INIT=16'h807F;
  LUT3 n964_s1 (
    .F(n964_4),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(n964_6),
    .I2(n964_7) 
);
defparam n964_s1.INIT=8'h80;
  LUT4 n967_s1 (
    .F(n967_4),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n967_s1.INIT=16'h8000;
  LUT2 n969_s1 (
    .F(n969_4),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam n969_s1.INIT=4'h8;
  LUT3 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(w_v_blanking_end_7) 
);
defparam w_v_blanking_end_s1.INIT=8'h40;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s2.INIT=16'h0100;
  LUT2 \window_y.pre_dot_counter_yp_v_8_s3  (
    .F(\window_y.pre_dot_counter_yp_v_8_7 ),
    .I0(w_h_count_0[0]),
    .I1(w_h_count[1]) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s3 .INIT=4'h4;
  LUT4 ff_pre_window_y_sp_s3 (
    .F(ff_pre_window_y_sp_6),
    .I0(ff_pre_window_y_sp_7),
    .I1(ff_pre_window_y_sp_8),
    .I2(ff_pre_window_y_sp_9),
    .I3(n964_4) 
);
defparam ff_pre_window_y_sp_s3.INIT=16'h770F;
  LUT4 n378_s4 (
    .F(n378_8),
    .I0(w_h_count[3]),
    .I1(n378_9),
    .I2(n378_10),
    .I3(n42_8) 
);
defparam n378_s4.INIT=16'h4000;
  LUT3 n193_s3 (
    .F(n193_7),
    .I0(w_field),
    .I1(w_v_blanking_end_5),
    .I2(n1670_7) 
);
defparam n193_s3.INIT=8'h80;
  LUT2 n191_s3 (
    .F(n191_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n191_s3.INIT=4'h8;
  LUT4 n189_s3 (
    .F(n189_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n189_s3.INIT=16'h8000;
  LUT2 n187_s3 (
    .F(n187_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]) 
);
defparam n187_s3.INIT=4'h8;
  LUT2 n185_s3 (
    .F(n185_7),
    .I0(w_v_count[7]),
    .I1(n186_9) 
);
defparam n185_s3.INIT=4'h8;
  LUT2 n183_s3 (
    .F(n183_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam n183_s3.INIT=4'h8;
  LUT2 n124_s3 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]) 
);
defparam n124_s3.INIT=4'h8;
  LUT4 n122_s3 (
    .F(n122_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT2 n121_s3 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_7) 
);
defparam n121_s3.INIT=4'h8;
  LUT4 n118_s3 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[7]),
    .I3(n121_7) 
);
defparam n118_s3.INIT=16'h8000;
  LUT3 n42_s4 (
    .F(n42_8),
    .I0(w_h_count_0[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n42_s4.INIT=8'h80;
  LUT4 n39_s3 (
    .F(n39_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n42_8) 
);
defparam n39_s3.INIT=16'h8000;
  LUT2 n37_s3 (
    .F(n37_7),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam n37_s3.INIT=4'h8;
  LUT4 n1470_s2 (
    .F(n1470_5),
    .I0(w_h_count[4]),
    .I1(w_h_count[1]),
    .I2(w_h_count_0[0]),
    .I3(w_h_count[9]) 
);
defparam n1470_s2.INIT=16'h4000;
  LUT4 n964_s3 (
    .F(n964_6),
    .I0(\window_y.pre_dot_counter_yp_v [1]),
    .I1(\window_y.pre_dot_counter_yp_v [2]),
    .I2(\window_y.pre_dot_counter_yp_v [3]),
    .I3(\window_y.pre_dot_counter_yp_v [4]) 
);
defparam n964_s3.INIT=16'h8000;
  LUT4 n964_s4 (
    .F(n964_7),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [6]),
    .I2(\window_y.pre_dot_counter_yp_v [7]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n964_s4.INIT=16'h4000;
  LUT2 n964_s5 (
    .F(n964_8),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]) 
);
defparam n964_s5.INIT=4'h8;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[7]),
    .I3(ff_v_cnt_in_field[8]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0001;
  LUT4 ff_pre_window_y_sp_s4 (
    .F(ff_pre_window_y_sp_7),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[7]),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam ff_pre_window_y_sp_s4.INIT=16'h1000;
  LUT4 ff_pre_window_y_sp_s5 (
    .F(ff_pre_window_y_sp_8),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam ff_pre_window_y_sp_s5.INIT=16'h0001;
  LUT4 ff_pre_window_y_sp_s6 (
    .F(ff_pre_window_y_sp_9),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(n967_4),
    .I3(n964_8) 
);
defparam ff_pre_window_y_sp_s6.INIT=16'h4000;
  LUT3 n378_s5 (
    .F(n378_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[4]),
    .I2(w_h_count[6]) 
);
defparam n378_s5.INIT=8'h40;
  LUT4 n378_s6 (
    .F(n378_10),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[10]) 
);
defparam n378_s6.INIT=16'h1000;
  LUT4 n550_s2 (
    .F(n550_6),
    .I0(ff_prewindow_x_8),
    .I1(\window_y.pre_dot_counter_yp_v_8_7 ),
    .I2(w_h_count[9]),
    .I3(w_h_count[4]) 
);
defparam n550_s2.INIT=16'h0800;
  LUT4 n1470_s3 (
    .F(n1470_7),
    .I0(n1470_5),
    .I1(ff_prewindow_x_8),
    .I2(n378_8),
    .I3(ff_enable) 
);
defparam n1470_s3.INIT=16'hF800;
  LUT4 n186_s4 (
    .F(n186_9),
    .I0(w_v_count[6]),
    .I1(n189_7),
    .I2(w_v_count[4]),
    .I3(w_v_count[5]) 
);
defparam n186_s4.INIT=16'h8000;
  LUT4 n191_s4 (
    .F(n191_9),
    .I0(n193_7),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n191_s4.INIT=16'h1444;
  LUT2 n380_s3 (
    .F(n380_8),
    .I0(n378_8),
    .I1(w_dot_state[0]) 
);
defparam n380_s3.INIT=4'hB;
  LUT4 n42_s5 (
    .F(n42_10),
    .I0(w_h_count[5]),
    .I1(w_h_count[4]),
    .I2(w_h_count[6]),
    .I3(n378_10) 
);
defparam n42_s5.INIT=16'h4000;
  LUT4 n1042_s2 (
    .F(n1042_7),
    .I0(n964_4),
    .I1(n964_10),
    .I2(w_pre_dot_counter_yp[7]),
    .I3(w_v_blanking_end) 
);
defparam n1042_s2.INIT=16'hFFB4;
  LUT4 n1045_s3 (
    .F(n1045_8),
    .I0(w_v_blanking_end),
    .I1(n964_4),
    .I2(n967_4),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n1045_s3.INIT=16'h4510;
  LUT4 n1048_s2 (
    .F(n1048_7),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_v_blanking_end) 
);
defparam n1048_s2.INIT=16'hFFB4;
  LUT4 n552_s2 (
    .F(n552_6),
    .I0(n554_4),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n552_s2.INIT=16'h807F;
  LUT4 n403_s3 (
    .F(n403_8),
    .I0(n2910_4),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n403_s3.INIT=16'h1444;
  LUT4 n1670_s3 (
    .F(n1670_7),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[9]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n1670_s3.INIT=16'h4000;
  LUT4 n124_s4 (
    .F(n124_9),
    .I0(n1670_9),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n124_s4.INIT=16'h1444;
  LUT4 n185_s4 (
    .F(n185_9),
    .I0(n193_7),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]),
    .I3(n186_9) 
);
defparam n185_s4.INIT=16'h1444;
  LUT3 n966_s2 (
    .F(n966_6),
    .I0(n967_4),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam n966_s2.INIT=8'h80;
  LUT4 n964_s6 (
    .F(n964_10),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n967_4),
    .I2(w_pre_dot_counter_yp[5]),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n964_s6.INIT=16'h8000;
  LUT4 n1670_s4 (
    .F(n1670_9),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(w_v_blanking_end_7),
    .I3(n1670_7) 
);
defparam n1670_s4.INIT=16'h4000;
  LUT4 w_v_blanking_end_s4 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(w_v_blanking_end_7),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s4.INIT=16'h4000;
  LUT3 ff_pre_x_cnt_8_s3 (
    .F(ff_pre_x_cnt_8_7),
    .I0(ff_enable),
    .I1(w_h_count_0[0]),
    .I2(w_h_count[1]) 
);
defparam ff_pre_x_cnt_8_s3.INIT=8'h20;
  LUT4 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_7),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n120_s3.INIT=16'h7F80;
  LUT3 n121_s4 (
    .F(n121_9),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_7) 
);
defparam n121_s4.INIT=8'h6A;
  LUT4 n36_s4 (
    .F(n36_9),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n39_7) 
);
defparam n36_s4.INIT=16'h8000;
  LUT4 n960_s4 (
    .F(n960_10),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n960_s4.INIT=16'h7F80;
  LUT3 n961_s4 (
    .F(n961_10),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n961_s4.INIT=8'h6A;
  LUT4 n970_s1 (
    .F(n970_5),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n970_s1.INIT=16'hBF40;
  LUT4 n972_s1 (
    .F(n972_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(n964_6),
    .I3(n964_7) 
);
defparam n972_s1.INIT=16'h9555;
  LUT4 n193_s4 (
    .F(n193_9),
    .I0(w_v_count[0]),
    .I1(w_field),
    .I2(w_v_blanking_end_5),
    .I3(n1670_7) 
);
defparam n193_s4.INIT=16'h1555;
  LUT4 n336_s3 (
    .F(n336_7),
    .I0(ff_enable),
    .I1(w_field),
    .I2(n1470_4),
    .I3(n1670_9) 
);
defparam n336_s3.INIT=16'hC6CC;
  LUT4 n1123_s3 (
    .F(n1123_8),
    .I0(ff_enable),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_pre_dot_counter_yp[7]),
    .I3(ff_reset[6]) 
);
defparam n1123_s3.INIT=16'hE4A0;
  LUT4 n1124_s3 (
    .F(n1124_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[6]),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam n1124_s3.INIT=16'hEA40;
  LUT4 n1125_s3 (
    .F(n1125_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[5]),
    .I3(w_pre_dot_counter_yp[5]) 
);
defparam n1125_s3.INIT=16'hEA40;
  LUT4 n1126_s3 (
    .F(n1126_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[4]),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n1126_s3.INIT=16'hEA40;
  LUT4 n1127_s3 (
    .F(n1127_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n1127_s3.INIT=16'hEA40;
  LUT4 n1128_s3 (
    .F(n1128_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[2]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n1128_s3.INIT=16'hEA40;
  LUT4 n1129_s3 (
    .F(n1129_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[1]),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam n1129_s3.INIT=16'hEA40;
  LUT4 n1130_s3 (
    .F(n1130_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[0]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1130_s3.INIT=16'hEA40;
  LUT4 n1043_s2 (
    .F(n1043_7),
    .I0(n964_4),
    .I1(n966_6),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(w_v_blanking_end) 
);
defparam n1043_s2.INIT=16'hFFB4;
  LUT4 n957_s4 (
    .F(n957_10),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n967_4),
    .I2(w_pre_dot_counter_yp[5]),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n957_s4.INIT=16'h6AAA;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_h_count[9]),
    .D(n36_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_h_count[8]),
    .D(n37_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_h_count[7]),
    .D(n38_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_h_count[6]),
    .D(n39_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_h_count[5]),
    .D(n40_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_h_count[4]),
    .D(n41_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_h_count[3]),
    .D(n42_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_h_count[2]),
    .D(n43_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_h_count[1]),
    .D(n44_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_h_count_0[0]),
    .D(n45_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_8),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_8),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_v_count[10]),
    .D(n183_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_v_count[9]),
    .D(n184_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_v_count[8]),
    .D(n185_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_v_count[7]),
    .D(n186_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_v_count[6]),
    .D(n187_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_v_count[5]),
    .D(n188_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_v_count[4]),
    .D(n189_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_v_count[3]),
    .D(n190_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_v_count[2]),
    .D(n191_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_v_count[1]),
    .D(n192_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_v_count[0]),
    .D(n193_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_7),
    .RESET(n203_5) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFSE ff_video_dh_clk_s0 (
    .Q(w_dh_clk),
    .D(n379_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n203_5) 
);
  DFFSE ff_video_dl_clk_s0 (
    .Q(w_dl_clk),
    .D(n380_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n203_5) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_8),
    .CLK(O_sdram_clk_d),
    .CE(n1481_3),
    .RESET(n203_5) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_6),
    .CLK(O_sdram_clk_d),
    .CE(n1481_3),
    .RESET(n203_5) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_7),
    .CLK(O_sdram_clk_d),
    .CE(n1481_3),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n1041_5),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n1042_7),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n1043_7),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n1044_5),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n1045_8),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n1046_6),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n1047_5),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n1048_7),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n1049_6),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n203_5) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n203_5) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_5),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_5),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_h_count[10]),
    .D(n35_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFR ff_field_s2 (
    .Q(w_field),
    .D(n336_7),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_field_s2.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  INV n126_s4 (
    .O(n126_8),
    .I(ff_v_cnt_in_field[0]) 
);
  INV n45_s4 (
    .O(n45_8),
    .I(w_h_count_0[0]) 
);
  INV n963_s7 (
    .O(n963_12),
    .I(w_pre_dot_counter_yp[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_text12 (
  ff_enable,
  w_dot_state,
  n1017_4
)
;
input ff_enable;
input [1:0] w_dot_state;
output n1017_4;
wire VCC;
wire GND;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_enable) 
);
defparam n1017_s1.INIT=8'h40;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  O_sdram_clk_d,
  n1017_4,
  n203_5,
  ff_enable,
  ff_dram_address_16_8,
  w_vram_data_Z,
  w_dot_state,
  w_eight_dot_state,
  w_pre_dot_counter_y,
  w_pre_dot_counter_x,
  n557_4,
  w_vram_address_graphic123m
)
;
input O_sdram_clk_d;
input n1017_4;
input n203_5;
input ff_enable;
input ff_dram_address_16_8;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [7:0] w_pre_dot_counter_y;
input [7:3] w_pre_dot_counter_x;
output n557_4;
output [10:0] w_vram_address_graphic123m;
wire n163_11;
wire n164_11;
wire n165_11;
wire n166_11;
wire n167_11;
wire n158_13;
wire n159_13;
wire n160_13;
wire n161_13;
wire n162_13;
wire n589_4;
wire n163_12;
wire n164_12;
wire n165_12;
wire n166_12;
wire n167_12;
wire ff_vram_address_10_7;
wire n157_13;
wire n589_6;
wire [7:0] ff_ram_dat;
wire [7:0] ff_pre_pattern_num;
wire VCC;
wire GND;
  LUT3 n557_s1 (
    .F(n557_4),
    .I0(ff_enable),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n557_s1.INIT=8'h80;
  LUT4 n163_s7 (
    .F(n163_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n163_12) 
);
defparam n163_s7.INIT=16'h0B00;
  LUT4 n164_s7 (
    .F(n164_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n164_12) 
);
defparam n164_s7.INIT=16'h0B00;
  LUT4 n165_s7 (
    .F(n165_11),
    .I0(ff_pre_pattern_num[5]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n165_12) 
);
defparam n165_s7.INIT=16'h0B00;
  LUT4 n166_s7 (
    .F(n166_11),
    .I0(ff_pre_pattern_num[4]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n166_12) 
);
defparam n166_s7.INIT=16'h0B00;
  LUT4 n167_s7 (
    .F(n167_11),
    .I0(ff_pre_pattern_num[3]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n167_12) 
);
defparam n167_s7.INIT=16'h0B00;
  LUT4 n158_s8 (
    .F(n158_13),
    .I0(w_pre_dot_counter_y[7]),
    .I1(ff_pre_pattern_num[6]),
    .I2(w_eight_dot_state[0]),
    .I3(n589_4) 
);
defparam n158_s8.INIT=16'hCA00;
  LUT4 n159_s8 (
    .F(n159_13),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pre_pattern_num[5]),
    .I2(w_eight_dot_state[0]),
    .I3(n589_4) 
);
defparam n159_s8.INIT=16'hCA00;
  LUT4 n160_s8 (
    .F(n160_13),
    .I0(w_pre_dot_counter_y[5]),
    .I1(ff_pre_pattern_num[4]),
    .I2(w_eight_dot_state[0]),
    .I3(n589_4) 
);
defparam n160_s8.INIT=16'hCA00;
  LUT4 n161_s8 (
    .F(n161_13),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pre_pattern_num[3]),
    .I2(w_eight_dot_state[0]),
    .I3(n589_4) 
);
defparam n161_s8.INIT=16'hCA00;
  LUT4 n162_s8 (
    .F(n162_13),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n589_4) 
);
defparam n162_s8.INIT=16'hCA00;
  LUT2 n589_s1 (
    .F(n589_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]) 
);
defparam n589_s1.INIT=4'h1;
  LUT4 n163_s8 (
    .F(n163_12),
    .I0(w_pre_dot_counter_x[7]),
    .I1(ff_pre_pattern_num[1]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n163_s8.INIT=16'h0CFA;
  LUT4 n164_s8 (
    .F(n164_12),
    .I0(w_pre_dot_counter_x[6]),
    .I1(ff_pre_pattern_num[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n164_s8.INIT=16'h0CFA;
  LUT4 n165_s8 (
    .F(n165_12),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n165_s8.INIT=16'h0CFA;
  LUT4 n166_s8 (
    .F(n166_12),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n166_s8.INIT=16'h0CFA;
  LUT4 n167_s8 (
    .F(n167_12),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n167_s8.INIT=16'h0CFA;
  LUT4 ff_vram_address_10_s3 (
    .F(ff_vram_address_10_7),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n557_4) 
);
defparam ff_vram_address_10_s3.INIT=16'h1500;
  LUT4 n157_s8 (
    .F(n157_13),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pre_pattern_num[7]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n157_s8.INIT=16'h0008;
  LUT4 n589_s2 (
    .F(n589_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_dram_address_16_8),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n589_s2.INIT=16'h0008;
  DFFE ff_ram_dat_6_s0 (
    .Q(ff_ram_dat[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  DFFE ff_ram_dat_5_s0 (
    .Q(ff_ram_dat[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  DFFE ff_ram_dat_4_s0 (
    .Q(ff_ram_dat[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  DFFE ff_ram_dat_3_s0 (
    .Q(ff_ram_dat[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  DFFE ff_ram_dat_2_s0 (
    .Q(ff_ram_dat[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  DFFE ff_ram_dat_1_s0 (
    .Q(ff_ram_dat[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  DFFE ff_ram_dat_0_s0 (
    .Q(ff_ram_dat[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m[10]),
    .D(n157_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m[9]),
    .D(n158_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m[8]),
    .D(n159_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m[7]),
    .D(n160_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m[6]),
    .D(n161_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m[5]),
    .D(n162_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m[4]),
    .D(n163_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m[3]),
    .D(n164_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m[2]),
    .D(n165_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m[1]),
    .D(n166_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m[0]),
    .D(n167_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_10_7),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_ram_dat[7]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_ram_dat[6]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_ram_dat[5]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_ram_dat[4]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_ram_dat[3]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_ram_dat[2]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_ram_dat[1]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_ram_dat[0]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n203_5) 
);
  DFFE ff_ram_dat_7_s0 (
    .Q(ff_ram_dat[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  ff_enable,
  n13_5
)
;
input ff_enable;
output n13_5;
wire VCC;
wire GND;
  INV n13_s2 (
    .O(n13_5),
    .I(ff_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  ff_enable,
  n13_5
)
;
input ff_enable;
output n13_5;
wire VCC;
wire GND;
  vdp_ram_256byte u_fifo_ram (
    .ff_enable(ff_enable),
    .n13_5(n13_5)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_sprite (
  O_sdram_clk_d,
  n203_5,
  n956_8,
  n957_10,
  n958_8,
  n959_8,
  n960_10,
  n961_10,
  n962_8,
  n963_12,
  n557_4,
  ff_bwindow_y,
  ff_dram_address_16_8,
  n1017_4,
  \vdp_command_processor.maxxmask_1_6 ,
  ff_enable,
  w_vram_data_Z,
  w_eight_dot_state,
  w_pre_dot_counter_x,
  w_sdram_address,
  w_sdram_rdata_0,
  w_sdram_rdata_1,
  w_sdram_rdata_2,
  w_sdram_rdata_3,
  w_sdram_rdata_8,
  w_sdram_rdata_9,
  w_sdram_rdata_10,
  w_sdram_rdata_11,
  w_dot_state,
  w_sp_vram_accessing,
  n251_18,
  n2910_4,
  ff_main_state,
  ff_y_test_address,
  ff_preread_address
)
;
input O_sdram_clk_d;
input n203_5;
input n956_8;
input n957_10;
input n958_8;
input n959_8;
input n960_10;
input n961_10;
input n962_8;
input n963_12;
input n557_4;
input ff_bwindow_y;
input ff_dram_address_16_8;
input n1017_4;
input \vdp_command_processor.maxxmask_1_6 ;
input ff_enable;
input [7:0] w_vram_data_Z;
input [2:0] w_eight_dot_state;
input [8:0] w_pre_dot_counter_x;
input [16:16] w_sdram_address;
input w_sdram_rdata_0;
input w_sdram_rdata_1;
input w_sdram_rdata_2;
input w_sdram_rdata_3;
input w_sdram_rdata_8;
input w_sdram_rdata_9;
input w_sdram_rdata_10;
input w_sdram_rdata_11;
input [1:0] w_dot_state;
output w_sp_vram_accessing;
output n251_18;
output n2910_4;
output [1:0] ff_main_state;
output [6:2] ff_y_test_address;
output [10:0] ff_preread_address;
wire n1646_10;
wire n1646_11;
wire n1647_10;
wire n1647_11;
wire n1648_10;
wire n1648_11;
wire n1649_10;
wire n1649_11;
wire n1650_10;
wire n1650_11;
wire n3153_3;
wire n1171_13;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_14;
wire n1176_20;
wire n1177_20;
wire n1581_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_prepare_plane_num_4_5;
wire ff_prepare_end_6;
wire n1644_7;
wire ff_main_state_1_7;
wire n617_6;
wire n615_6;
wire n567_7;
wire n566_6;
wire n564_6;
wire n563_6;
wire n531_5;
wire n442_11;
wire n252_18;
wire n1353_10;
wire n3141_4;
wire n3171_4;
wire n1167_19;
wire n1573_5;
wire sp_vram_accessing_5;
wire sp_vram_accessing_6;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_y_test_sp_num_4_8;
wire ff_preread_address_16_7;
wire ff_prepare_local_plane_num_2_7;
wire n565_7;
wire n563_7;
wire n2910_5;
wire n2910_6;
wire n3141_5;
wire n3141_6;
wire n3141_7;
wire sp_vram_accessing_7;
wire ff_y_test_en_9;
wire n3141_8;
wire n3141_9;
wire n3141_10;
wire ff_y_test_sp_num_4_10;
wire n565_9;
wire ff_y_test_en_11;
wire ff_preread_address_16_9;
wire n1573_8;
wire n616_8;
wire n3171_6;
wire n3161_5;
wire n3141_12;
wire n1350_11;
wire n1170_20;
wire n1169_20;
wire n1168_20;
wire n1167_21;
wire n1351_13;
wire n1352_12;
wire n1655_5;
wire n1654_5;
wire n1653_5;
wire n1652_5;
wire n1651_5;
wire n2910_8;
wire n618_10;
wire ff_y_test_listup_addr_3_9;
wire n1650_25;
wire n1649_25;
wire n1648_25;
wire n1647_25;
wire n1646_27;
wire ff_y_test_en;
wire ff_prepare_end;
wire ff_sp_en;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1646_15;
wire n1647_15;
wire n1648_15;
wire n1649_15;
wire n1650_15;
wire [7:0] ff_cur_y;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [2:0] ff_prepare_local_plane_num;
wire [7:0] ff_prepare_pattern_num;
wire [2:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [7:0] w_listup_y;
wire VCC;
wire GND;
  LUT3 n1646_s17 (
    .F(n1646_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s17.INIT=8'hCA;
  LUT3 n1646_s18 (
    .F(n1646_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s18.INIT=8'hCA;
  LUT3 n1647_s17 (
    .F(n1647_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s17.INIT=8'hCA;
  LUT3 n1647_s18 (
    .F(n1647_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s18.INIT=8'hCA;
  LUT3 n1648_s17 (
    .F(n1648_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s17.INIT=8'hCA;
  LUT3 n1648_s18 (
    .F(n1648_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s18.INIT=8'hCA;
  LUT3 n1649_s17 (
    .F(n1649_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s17.INIT=8'hCA;
  LUT3 n1649_s18 (
    .F(n1649_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s18.INIT=8'hCA;
  LUT3 n1650_s17 (
    .F(n1650_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s17.INIT=8'hCA;
  LUT3 n1650_s18 (
    .F(n1650_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s18.INIT=8'hCA;
  LUT4 n3153_s0 (
    .F(n3153_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n2910_4),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n3141_4) 
);
defparam n3153_s0.INIT=16'h1000;
  LUT3 n1171_s9 (
    .F(n1171_13),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_prepare_pattern_num[3]),
    .I2(n1167_19) 
);
defparam n1171_s9.INIT=8'hAC;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_prepare_pattern_num[2]),
    .I2(n1167_19) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_pattern_num[1]),
    .I2(n1167_19) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_pattern_num[0]),
    .I2(n1167_19) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s10 (
    .F(n1175_14),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1167_19) 
);
defparam n1175_s10.INIT=8'hAC;
  LUT4 n1176_s13 (
    .F(n1176_20),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_line_num[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1176_s13.INIT=16'hFC8A;
  LUT4 n1177_s13 (
    .F(n1177_20),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_prepare_line_num[0]) 
);
defparam n1177_s13.INIT=16'hFCC4;
  LUT3 n1581_s1 (
    .F(n1581_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1573_5) 
);
defparam n1581_s1.INIT=8'h40;
  LUT3 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(sp_vram_accessing_5),
    .I1(sp_vram_accessing_6),
    .I2(ff_dram_address_16_8) 
);
defparam sp_vram_accessing_s2.INIT=8'h10;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n1017_4),
    .I2(ff_y_test_en_11),
    .I3(n2910_8) 
);
defparam ff_y_test_en_s2.INIT=16'hFF40;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(ff_prepare_local_plane_num_2_7),
    .I1(w_eight_dot_state[1]),
    .I2(n1353_10),
    .I3(n1017_4) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_prepare_end_s2 (
    .F(ff_prepare_end_6),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(n1353_10),
    .I3(ff_prepare_plane_num_4_5) 
);
defparam ff_prepare_end_s2.INIT=16'h8F00;
  LUT2 n1644_s3 (
    .F(n1644_7),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]) 
);
defparam n1644_s3.INIT=4'h6;
  LUT4 ff_main_state_1_s3 (
    .F(ff_main_state_1_7),
    .I0(n1353_10),
    .I1(ff_prepare_end),
    .I2(sp_vram_accessing_5),
    .I3(ff_dram_address_16_8) 
);
defparam ff_main_state_1_s3.INIT=16'h0D00;
  LUT3 n617_s2 (
    .F(n617_6),
    .I0(n2910_4),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n617_s2.INIT=8'h14;
  LUT4 n615_s2 (
    .F(n615_6),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3171_4),
    .I2(n2910_4),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam n615_s2.INIT=16'h0708;
  LUT2 n567_s3 (
    .F(n567_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(n2910_4) 
);
defparam n567_s3.INIT=4'h1;
  LUT3 n566_s2 (
    .F(n566_6),
    .I0(n2910_4),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n566_s2.INIT=8'h14;
  LUT4 n564_s2 (
    .F(n564_6),
    .I0(ff_y_test_sp_num[2]),
    .I1(n565_7),
    .I2(n2910_4),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n564_s2.INIT=16'h0708;
  LUT3 n563_s2 (
    .F(n563_6),
    .I0(n2910_4),
    .I1(ff_y_test_sp_num[4]),
    .I2(n563_7) 
);
defparam n563_s2.INIT=8'h14;
  LUT2 n531_s1 (
    .F(n531_5),
    .I0(ff_sp_en),
    .I1(n2910_4) 
);
defparam n531_s1.INIT=4'h8;
  LUT4 n442_s6 (
    .F(n442_11),
    .I0(ff_bwindow_y),
    .I1(ff_sp_en),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n442_s6.INIT=16'h0C0A;
  LUT2 n252_s11 (
    .F(n252_18),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n252_s11.INIT=4'h1;
  LUT2 n251_s11 (
    .F(n251_18),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s11.INIT=4'h4;
  LUT2 n1353_s5 (
    .F(n1353_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1353_s5.INIT=4'h4;
  LUT4 n2910_s1 (
    .F(n2910_4),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n2910_5),
    .I3(n2910_6) 
);
defparam n2910_s1.INIT=16'h1000;
  LUT4 n3141_s1 (
    .F(n3141_4),
    .I0(n3141_5),
    .I1(n3141_6),
    .I2(ff_y_test_sp_num_4_8),
    .I3(n3141_7) 
);
defparam n3141_s1.INIT=16'hD000;
  LUT2 n3171_s1 (
    .F(n3171_4),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]) 
);
defparam n3171_s1.INIT=4'h8;
  LUT3 n1167_s13 (
    .F(n1167_19),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1167_s13.INIT=8'hD3;
  LUT4 n1573_s2 (
    .F(n1573_5),
    .I0(w_eight_dot_state[2]),
    .I1(n1017_4),
    .I2(n1353_10),
    .I3(\vdp_command_processor.maxxmask_1_6 ) 
);
defparam n1573_s2.INIT=16'h4000;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(sp_vram_accessing_7),
    .I1(n2910_6),
    .I2(n2910_5),
    .I3(ff_main_state[1]) 
);
defparam sp_vram_accessing_s3.INIT=16'h00BF;
  LUT3 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(ff_prepare_end),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam sp_vram_accessing_s4.INIT=8'hD0;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n3141_5),
    .I1(n3141_6),
    .I2(ff_y_test_sp_num_4_7),
    .I3(ff_y_test_en_9) 
);
defparam ff_y_test_en_s3.INIT=16'h000D;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n563_7) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT4 ff_y_test_sp_num_4_s4 (
    .F(ff_y_test_sp_num_4_8),
    .I0(w_eight_dot_state[0]),
    .I1(ff_y_test_en),
    .I2(ff_preread_address_16_7),
    .I3(n1017_4) 
);
defparam ff_y_test_sp_num_4_s4.INIT=16'h4000;
  LUT2 ff_preread_address_16_s3 (
    .F(ff_preread_address_16_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]) 
);
defparam ff_preread_address_16_s3.INIT=4'h8;
  LUT2 ff_prepare_local_plane_num_2_s3 (
    .F(ff_prepare_local_plane_num_2_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam ff_prepare_local_plane_num_2_s3.INIT=4'h8;
  LUT2 n565_s3 (
    .F(n565_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n565_s3.INIT=4'h8;
  LUT4 n563_s3 (
    .F(n563_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n563_s3.INIT=16'h8000;
  LUT3 n2910_s2 (
    .F(n2910_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam n2910_s2.INIT=8'h01;
  LUT4 n2910_s3 (
    .F(n2910_6),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[4]) 
);
defparam n2910_s3.INIT=16'h0001;
  LUT4 n3141_s2 (
    .F(n3141_5),
    .I0(w_vram_data_Z[5]),
    .I1(w_vram_data_Z[6]),
    .I2(w_vram_data_Z[7]),
    .I3(w_vram_data_Z[4]) 
);
defparam n3141_s2.INIT=16'h4000;
  LUT3 n3141_s3 (
    .F(n3141_6),
    .I0(n3141_8),
    .I1(n3141_9),
    .I2(w_sdram_address[16]) 
);
defparam n3141_s3.INIT=8'h35;
  LUT4 n3141_s4 (
    .F(n3141_7),
    .I0(w_listup_y[7]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(n3141_10) 
);
defparam n3141_s4.INIT=16'h0100;
  LUT3 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(ff_main_state[0]) 
);
defparam sp_vram_accessing_s5.INIT=8'h7E;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(ff_y_test_listup_addr[3]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(w_listup_y[7]),
    .I3(n3141_10) 
);
defparam ff_y_test_en_s5.INIT=16'h0E00;
  LUT4 n3141_s5 (
    .F(n3141_8),
    .I0(w_sdram_rdata_3),
    .I1(w_sdram_rdata_2),
    .I2(w_sdram_rdata_1),
    .I3(w_sdram_rdata_0) 
);
defparam n3141_s5.INIT=16'h0001;
  LUT4 n3141_s6 (
    .F(n3141_9),
    .I0(w_sdram_rdata_11),
    .I1(w_sdram_rdata_10),
    .I2(w_sdram_rdata_9),
    .I3(w_sdram_rdata_8) 
);
defparam n3141_s6.INIT=16'h0001;
  LUT4 n3141_s7 (
    .F(n3141_10),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(w_listup_y[5]),
    .I3(w_listup_y[6]) 
);
defparam n3141_s7.INIT=16'h0001;
  LUT4 ff_y_test_sp_num_4_s5 (
    .F(ff_y_test_sp_num_4_10),
    .I0(ff_y_test_sp_num[4]),
    .I1(n563_7),
    .I2(ff_y_test_sp_num_4_8),
    .I3(n2910_8) 
);
defparam ff_y_test_sp_num_4_s5.INIT=16'hFF70;
  LUT4 n565_s4 (
    .F(n565_9),
    .I0(n2910_4),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n565_s4.INIT=16'h1444;
  LUT3 ff_y_test_en_s6 (
    .F(ff_y_test_en_11),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_y_test_en_s6.INIT=8'h40;
  LUT3 ff_preread_address_16_s4 (
    .F(ff_preread_address_16_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(n557_4) 
);
defparam ff_preread_address_16_s4.INIT=8'h70;
  LUT3 n1573_s4 (
    .F(n1573_8),
    .I0(n1573_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1573_s4.INIT=8'h80;
  LUT4 n616_s3 (
    .F(n616_8),
    .I0(n2910_4),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam n616_s3.INIT=16'h1444;
  LUT4 n3171_s2 (
    .F(n3171_6),
    .I0(n2910_4),
    .I1(n3141_4),
    .I2(ff_y_test_listup_addr[1]),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam n3171_s2.INIT=16'h4000;
  LUT4 n3161_s1 (
    .F(n3161_5),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n3141_4),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n2910_4) 
);
defparam n3161_s1.INIT=16'h0008;
  LUT4 n3141_s8 (
    .F(n3141_12),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n3141_4),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n2910_4) 
);
defparam n3141_s8.INIT=16'h0004;
  LUT4 n1350_s5 (
    .F(n1350_11),
    .I0(n1353_10),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1350_s5.INIT=16'h2A80;
  LUT4 n1170_s13 (
    .F(n1170_20),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(ff_prepare_pattern_num[4]) 
);
defparam n1170_s13.INIT=16'h2C00;
  LUT4 n1169_s13 (
    .F(n1169_20),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(ff_prepare_pattern_num[5]) 
);
defparam n1169_s13.INIT=16'h2C00;
  LUT4 n1168_s13 (
    .F(n1168_20),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(ff_prepare_pattern_num[6]) 
);
defparam n1168_s13.INIT=16'h2C00;
  LUT4 n1167_s14 (
    .F(n1167_21),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(ff_prepare_pattern_num[7]) 
);
defparam n1167_s14.INIT=16'h2C00;
  LUT4 n1351_s6 (
    .F(n1351_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[1]) 
);
defparam n1351_s6.INIT=16'h0440;
  LUT3 n1352_s6 (
    .F(n1352_12),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1352_s6.INIT=8'h10;
  LUT4 n1655_s1 (
    .F(n1655_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1650_25),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1655_s1.INIT=16'hACAA;
  LUT4 n1654_s1 (
    .F(n1654_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1649_25),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1654_s1.INIT=16'hACAA;
  LUT4 n1653_s1 (
    .F(n1653_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1648_25),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1653_s1.INIT=16'hACAA;
  LUT4 n1652_s1 (
    .F(n1652_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1647_25),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1652_s1.INIT=16'hACAA;
  LUT4 n1651_s1 (
    .F(n1651_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1646_27),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1651_s1.INIT=16'hACAA;
  LUT4 n2910_s4 (
    .F(n2910_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_enable),
    .I3(n2910_4) 
);
defparam n2910_s4.INIT=16'h4000;
  LUT4 n618_s5 (
    .F(n618_10),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n2910_4),
    .I2(n2910_8),
    .I3(n3141_4) 
);
defparam n618_s5.INIT=16'h111A;
  LUT2 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(n2910_8),
    .I1(n3141_4) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=4'hE;
  LUT4 n1650_s16 (
    .F(n1650_25),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[2]),
    .I3(n1650_15) 
);
defparam n1650_s16.INIT=16'h8700;
  LUT4 n1649_s16 (
    .F(n1649_25),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[2]),
    .I3(n1649_15) 
);
defparam n1649_s16.INIT=16'h8700;
  LUT4 n1648_s16 (
    .F(n1648_25),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[2]),
    .I3(n1648_15) 
);
defparam n1648_s16.INIT=16'h8700;
  LUT4 n1647_s16 (
    .F(n1647_25),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[2]),
    .I3(n1647_15) 
);
defparam n1647_s16.INIT=16'h8700;
  LUT4 n1646_s16 (
    .F(n1646_27),
    .I0(n1646_15),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1646_s16.INIT=16'h802A;
  DFFRE ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n251_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_state_1_7),
    .RESET(n203_5) 
);
  DFFRE ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n252_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_state_1_7),
    .RESET(n203_5) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n956_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n957_10),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n958_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n959_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n960_10),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n961_10),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n962_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n963_12),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n442_11),
    .CLK(O_sdram_clk_d),
    .CE(sp_vram_accessing_4),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n531_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_en_6),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n563_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_10),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n564_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_10),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n565_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_10),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n566_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_10),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n567_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_10),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n615_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n616_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n617_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n203_5) 
);
  DFFE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_12) 
);
  DFFE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_12) 
);
  DFFE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_12) 
);
  DFFE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_12) 
);
  DFFE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_12) 
);
  DFFE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_3) 
);
  DFFE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_3) 
);
  DFFE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_3) 
);
  DFFE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_3) 
);
  DFFE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_3) 
);
  DFFE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_5) 
);
  DFFE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_5) 
);
  DFFE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_5) 
);
  DFFE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_5) 
);
  DFFE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_5) 
);
  DFFE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address[6]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n557_4),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address[5]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n557_4),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address[4]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n557_4),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address[3]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n557_4),
    .RESET(n203_5) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address[2]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n557_4),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address[10]),
    .D(n1167_21),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address[9]),
    .D(n1168_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address[8]),
    .D(n1169_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address[7]),
    .D(n1170_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address[6]),
    .D(n1171_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address[5]),
    .D(n1172_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address[4]),
    .D(n1173_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address[3]),
    .D(n1174_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address[2]),
    .D(n1175_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address[1]),
    .D(n1176_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address[0]),
    .D(n1177_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_9),
    .RESET(n203_5) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1350_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n203_5) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1351_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n203_5) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1352_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n203_5) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1353_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_end_6),
    .RESET(n203_5) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_8) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(w_listup_y[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1581_4) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(w_listup_y[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1581_4) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(w_listup_y[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1581_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1651_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1652_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1653_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1654_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1655_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(O_sdram_clk_d),
    .CE(n2910_8),
    .RESET(n203_5) 
);
  DFFR ff_y_test_listup_addr_0_s2 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n618_10),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_y_test_listup_addr_0_s2.INIT=1'b0;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  MUX2_LUT5 n1646_s11 (
    .O(n1646_15),
    .I0(n1646_10),
    .I1(n1646_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1647_s11 (
    .O(n1647_15),
    .I0(n1647_10),
    .I1(n1647_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1648_s11 (
    .O(n1648_15),
    .I0(n1648_10),
    .I1(n1648_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1649_s11 (
    .O(n1649_15),
    .I0(n1649_10),
    .I1(n1649_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1650_s11 (
    .O(n1650_15),
    .I0(n1650_10),
    .I1(n1650_11),
    .S0(n1644_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_command (
  O_sdram_clk_d,
  n203_5,
  n939_14,
  ff_enable,
  w_vdpcmd_vram_read_ack,
  w_vdpcmd_vram_rdata,
  ff_reset,
  ff_pre_x_cnt_start1,
  w_vdpcmd_vram_read_req,
  \vdp_command_processor.maxxmask_1_6 ,
  w_vdpcmd_vram_address
)
;
input O_sdram_clk_d;
input n203_5;
input n939_14;
input ff_enable;
input w_vdpcmd_vram_read_ack;
input [7:0] w_vdpcmd_vram_rdata;
input [6:6] ff_reset;
input [5:5] ff_pre_x_cnt_start1;
output w_vdpcmd_vram_read_req;
output \vdp_command_processor.maxxmask_1_6 ;
output [16:0] w_vdpcmd_vram_address;
wire n1914_4;
wire n1915_4;
wire n1916_4;
wire n1917_4;
wire n1918_4;
wire n1919_4;
wire n1920_4;
wire n1921_4;
wire n1514_49;
wire n1516_49;
wire n1517_53;
wire n1543_34;
wire n1544_29;
wire n1545_29;
wire n1546_29;
wire n1551_29;
wire n1553_36;
wire n1554_36;
wire n1555_31;
wire n1556_31;
wire n1557_31;
wire n1558_31;
wire n1559_31;
wire n1560_31;
wire n1561_31;
wire n1562_31;
wire n1563_32;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire ff_vram_wr_req_6;
wire ff_vram_rd_req_6;
wire n975_7;
wire n974_7;
wire n973_7;
wire n972_7;
wire n971_7;
wire n969_5;
wire \vdp_command_processor.ff_current_y_8_6 ;
wire ff_s8s9_sx_tmp_10_8;
wire ff_nx_tmp_9_8;
wire ff_s8s9_sx_tmp_9_9;
wire ff_state_3_8;
wire n1582_27;
wire n1581_27;
wire n1580_27;
wire n1579_27;
wire n1578_27;
wire n1577_27;
wire n1576_27;
wire n1575_27;
wire n1593_24;
wire n1592_24;
wire n1591_24;
wire n1590_24;
wire n1589_24;
wire n1588_24;
wire n1587_24;
wire n1586_24;
wire n1585_25;
wire n1385_10;
wire n1384_10;
wire n1383_10;
wire n1382_10;
wire n1381_10;
wire n1380_10;
wire n1379_10;
wire n1378_10;
wire n1377_8;
wire ff_state_2_12;
wire ff_r44_clr_7_9;
wire n1515_66;
wire n1904_5;
wire n1514_50;
wire n1514_51;
wire n1516_52;
wire n1516_53;
wire n1543_35;
wire n1543_37;
wire n1544_30;
wire n1544_31;
wire n1545_31;
wire n1546_31;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1553_37;
wire n1554_37;
wire n1555_32;
wire n1555_33;
wire n1556_32;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1560_32;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1563_33;
wire n1563_34;
wire ff_vram_wr_req_7;
wire n972_8;
wire n970_8;
wire ff_r38r39_dy_8_8;
wire ff_s8s9_sx_tmp_10_9;
wire ff_dx_tmp_8_10;
wire ff_s8s9_sx_tmp_9_10;
wire ff_state_0_10;
wire n1581_28;
wire n1578_28;
wire n1575_28;
wire n1382_11;
wire n1379_11;
wire ff_state_2_13;
wire ff_state_2_14;
wire ff_vram_wdata_7_9;
wire n1516_54;
wire n1517_56;
wire n1544_32;
wire n1544_33;
wire n1544_34;
wire n1545_32;
wire n1546_32;
wire n1547_31;
wire n1555_34;
wire n1558_33;
wire ff_state_2_16;
wire ff_vram_wdata_7_10;
wire ff_vram_wdata_7_11;
wire n1516_55;
wire n1517_57;
wire n1543_39;
wire ff_state_0_12;
wire n1543_41;
wire n1559_34;
wire n1577_30;
wire n1580_30;
wire n1904_7;
wire n1905_6;
wire n1906_6;
wire n1907_6;
wire n1908_6;
wire n1909_6;
wire n1910_6;
wire n1911_6;
wire n1912_6;
wire n970_10;
wire ff_dx_tmp_8_12;
wire n1543_43;
wire n1546_34;
wire n1545_34;
wire ff_nx_tmp_9_11;
wire n1517_59;
wire n1516_57;
wire n1517_61;
wire n1552_33;
wire n1550_32;
wire n1549_32;
wire n1548_32;
wire n1547_33;
wire ff_state_2_18;
wire n1515_69;
wire n1516_59;
wire n975_10;
wire n1583_29;
wire n976_9;
wire n977_9;
wire ff_r38r39_dy_8_10;
wire n1249_8;
wire n1248_8;
wire n1247_8;
wire n1246_8;
wire n1245_8;
wire n1244_8;
wire n1243_8;
wire n1242_8;
wire n1386_12;
wire ff_r42r43_ny_9_8;
wire ff_dx_tmp_8_14;
wire ff_state_1_14;
wire ff_vram_wr_req;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire [3:0] ff_state;
wire [8:0] ff_r38r39_dy;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [10:0] ff_s8s9_sx_tmp;
wire [8:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [8:0] \vdp_command_processor.ff_current_y ;
wire [7:0] \vdp_command_processor.ff_current_x ;
wire [0:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT3 n1914_s1 (
    .F(n1914_4),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1904_5) 
);
defparam n1914_s1.INIT=8'hAC;
  LUT3 n1915_s1 (
    .F(n1915_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1904_5) 
);
defparam n1915_s1.INIT=8'hAC;
  LUT3 n1916_s1 (
    .F(n1916_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1904_5) 
);
defparam n1916_s1.INIT=8'hAC;
  LUT3 n1917_s1 (
    .F(n1917_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1904_5) 
);
defparam n1917_s1.INIT=8'hAC;
  LUT3 n1918_s1 (
    .F(n1918_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1904_5) 
);
defparam n1918_s1.INIT=8'hAC;
  LUT3 n1919_s1 (
    .F(n1919_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1904_5) 
);
defparam n1919_s1.INIT=8'hAC;
  LUT3 n1920_s1 (
    .F(n1920_4),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1904_5) 
);
defparam n1920_s1.INIT=8'hAC;
  LUT3 n1921_s1 (
    .F(n1921_4),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n1904_5) 
);
defparam n1921_s1.INIT=8'hAC;
  LUT4 n1514_s39 (
    .F(n1514_49),
    .I0(n1514_50),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1514_51) 
);
defparam n1514_s39.INIT=16'h543F;
  LUT4 n1516_s39 (
    .F(n1516_49),
    .I0(n1516_57),
    .I1(n1516_59),
    .I2(n1516_52),
    .I3(n1516_53) 
);
defparam n1516_s39.INIT=16'hE0FF;
  LUT4 n1517_s43 (
    .F(n1517_53),
    .I0(n1516_57),
    .I1(n1517_61),
    .I2(ff_state[1]),
    .I3(n1517_59) 
);
defparam n1517_s43.INIT=16'hFF0E;
  LUT4 n1543_s28 (
    .F(n1543_34),
    .I0(n1543_35),
    .I1(n1543_43),
    .I2(n1543_37),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s28.INIT=16'h010E;
  LUT4 n1544_s24 (
    .F(n1544_29),
    .I0(n1544_30),
    .I1(ff_state[2]),
    .I2(ff_nx_tmp[8]),
    .I3(n1544_31) 
);
defparam n1544_s24.INIT=16'h0CD2;
  LUT4 n1545_s24 (
    .F(n1545_29),
    .I0(n1545_34),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1545_31) 
);
defparam n1545_s24.INIT=16'h14EA;
  LUT4 n1546_s24 (
    .F(n1546_29),
    .I0(n1546_34),
    .I1(ff_state[3]),
    .I2(n1546_31),
    .I3(ff_state[2]) 
);
defparam n1546_s24.INIT=16'hF088;
  LUT4 n1551_s24 (
    .F(n1551_29),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'h6990;
  LUT4 n1553_s29 (
    .F(n1553_36),
    .I0(n944_2),
    .I1(n1553_37),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s29.INIT=16'h0AC0;
  LUT3 n1554_s30 (
    .F(n1554_36),
    .I0(n1554_37),
    .I1(n945_2),
    .I2(ff_state[3]) 
);
defparam n1554_s30.INIT=8'hCA;
  LUT4 n1555_s26 (
    .F(n1555_31),
    .I0(n1555_32),
    .I1(ff_s8s9_sx_tmp[8]),
    .I2(n1555_33),
    .I3(n1514_51) 
);
defparam n1555_s26.INIT=16'hBEAA;
  LUT3 n1556_s26 (
    .F(n1556_31),
    .I0(n1556_32),
    .I1(n947_2),
    .I2(ff_state[3]) 
);
defparam n1556_s26.INIT=8'hCA;
  LUT4 n1557_s26 (
    .F(n1557_31),
    .I0(n1557_32),
    .I1(ff_s8s9_sx_tmp[6]),
    .I2(n1557_33),
    .I3(n1514_51) 
);
defparam n1557_s26.INIT=16'hBEAA;
  LUT4 n1558_s26 (
    .F(n1558_31),
    .I0(n1558_32),
    .I1(ff_state[2]),
    .I2(n949_2),
    .I3(ff_state[3]) 
);
defparam n1558_s26.INIT=16'hF088;
  LUT4 n1559_s26 (
    .F(n1559_31),
    .I0(n1559_34),
    .I1(ff_state[2]),
    .I2(n950_2),
    .I3(ff_state[3]) 
);
defparam n1559_s26.INIT=16'hF088;
  LUT3 n1560_s26 (
    .F(n1560_31),
    .I0(n1560_32),
    .I1(n951_2),
    .I2(ff_state[3]) 
);
defparam n1560_s26.INIT=8'hCA;
  LUT4 n1561_s26 (
    .F(n1561_31),
    .I0(n1561_32),
    .I1(ff_s8s9_sx_tmp[2]),
    .I2(n1561_33),
    .I3(n1514_51) 
);
defparam n1561_s26.INIT=16'hBEAA;
  LUT3 n1562_s26 (
    .F(n1562_31),
    .I0(n1562_32),
    .I1(n953_2),
    .I2(ff_state[3]) 
);
defparam n1562_s26.INIT=8'hCA;
  LUT4 n1563_s27 (
    .F(n1563_32),
    .I0(n1563_33),
    .I1(n1563_34),
    .I2(ff_s8s9_sx_tmp[0]),
    .I3(n1514_51) 
);
defparam n1563_s27.INIT=16'hEBAA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT4 ff_vram_wr_req_s2 (
    .F(ff_vram_wr_req_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wr_req_s2.INIT=16'h4000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(ff_reset[6]),
    .I1(ff_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT4 ff_vram_rd_req_s3 (
    .F(ff_vram_rd_req_6),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_rd_req_s3.INIT=16'h1400;
  LUT2 n975_s3 (
    .F(n975_7),
    .I0(ff_r38r39_dy[2]),
    .I1(n975_10) 
);
defparam n975_s3.INIT=4'h6;
  LUT3 n974_s3 (
    .F(n974_7),
    .I0(ff_r38r39_dy[2]),
    .I1(n975_10),
    .I2(ff_r38r39_dy[3]) 
);
defparam n974_s3.INIT=8'h78;
  LUT4 n973_s3 (
    .F(n973_7),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(n975_10),
    .I3(ff_r38r39_dy[4]) 
);
defparam n973_s3.INIT=16'h7F80;
  LUT2 n972_s3 (
    .F(n972_7),
    .I0(ff_r38r39_dy[5]),
    .I1(n972_8) 
);
defparam n972_s3.INIT=4'h6;
  LUT3 n971_s3 (
    .F(n971_7),
    .I0(ff_r38r39_dy[5]),
    .I1(n972_8),
    .I2(ff_r38r39_dy[6]) 
);
defparam n971_s3.INIT=8'h78;
  LUT4 n969_s2 (
    .F(n969_5),
    .I0(ff_r38r39_dy[7]),
    .I1(n972_8),
    .I2(n970_8),
    .I3(ff_r38r39_dy[8]) 
);
defparam n969_s2.INIT=16'h7F80;
  LUT2 \vdp_command_processor.ff_current_y_8_s2  (
    .F(\vdp_command_processor.ff_current_y_8_6 ),
    .I0(ff_enable),
    .I1(n1904_5) 
);
defparam \vdp_command_processor.ff_current_y_8_s2 .INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_10_s4 (
    .F(ff_s8s9_sx_tmp_10_8),
    .I0(ff_state[1]),
    .I1(ff_vram_wr_req_7),
    .I2(ff_s8s9_sx_tmp_10_9),
    .I3(ff_s8s9_sx_tmp_9_9) 
);
defparam ff_s8s9_sx_tmp_10_s4.INIT=16'hFF40;
  LUT3 ff_nx_tmp_9_s4 (
    .F(ff_nx_tmp_9_8),
    .I0(ff_state[3]),
    .I1(ff_nx_tmp_9_11),
    .I2(ff_dx_tmp_8_12) 
);
defparam ff_nx_tmp_9_s4.INIT=8'hF8;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_9),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_enable),
    .I3(ff_s8s9_sx_tmp_9_10) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h4000;
  LUT4 ff_state_1_s5 (
    .F(ff_state_3_8),
    .I0(n1543_37),
    .I1(n1516_52),
    .I2(ff_state_1_14),
    .I3(ff_enable) 
);
defparam ff_state_1_s5.INIT=16'h0D00;
  LUT4 n1582_s22 (
    .F(n1582_27),
    .I0(n1563_34),
    .I1(ff_dx_tmp[0]),
    .I2(ff_dx_tmp[1]),
    .I3(ff_state[3]) 
);
defparam n1582_s22.INIT=16'hB400;
  LUT4 n1581_s22 (
    .F(n1581_27),
    .I0(n1563_34),
    .I1(n1581_28),
    .I2(ff_dx_tmp[2]),
    .I3(ff_state[3]) 
);
defparam n1581_s22.INIT=16'hB400;
  LUT3 n1580_s22 (
    .F(n1580_27),
    .I0(ff_dx_tmp[3]),
    .I1(n1580_30),
    .I2(ff_state[3]) 
);
defparam n1580_s22.INIT=8'h60;
  LUT4 n1579_s22 (
    .F(n1579_27),
    .I0(ff_dx_tmp[3]),
    .I1(n1580_30),
    .I2(ff_dx_tmp[4]),
    .I3(ff_state[3]) 
);
defparam n1579_s22.INIT=16'h7800;
  LUT4 n1578_s22 (
    .F(n1578_27),
    .I0(n1580_30),
    .I1(n1578_28),
    .I2(ff_dx_tmp[5]),
    .I3(ff_state[3]) 
);
defparam n1578_s22.INIT=16'h7800;
  LUT3 n1577_s22 (
    .F(n1577_27),
    .I0(ff_dx_tmp[6]),
    .I1(n1577_30),
    .I2(ff_state[3]) 
);
defparam n1577_s22.INIT=8'h60;
  LUT4 n1576_s22 (
    .F(n1576_27),
    .I0(ff_dx_tmp[6]),
    .I1(n1577_30),
    .I2(ff_dx_tmp[7]),
    .I3(ff_state[3]) 
);
defparam n1576_s22.INIT=16'h7800;
  LUT4 n1575_s22 (
    .F(n1575_27),
    .I0(n1577_30),
    .I1(n1575_28),
    .I2(ff_dx_tmp[8]),
    .I3(ff_state[3]) 
);
defparam n1575_s22.INIT=16'h7800;
  LUT2 n1593_s19 (
    .F(n1593_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[0]) 
);
defparam n1593_s19.INIT=4'h8;
  LUT2 n1592_s19 (
    .F(n1592_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[1]) 
);
defparam n1592_s19.INIT=4'h8;
  LUT2 n1591_s19 (
    .F(n1591_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[2]) 
);
defparam n1591_s19.INIT=4'h8;
  LUT2 n1590_s19 (
    .F(n1590_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[3]) 
);
defparam n1590_s19.INIT=4'h8;
  LUT2 n1589_s19 (
    .F(n1589_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[4]) 
);
defparam n1589_s19.INIT=4'h8;
  LUT2 n1588_s19 (
    .F(n1588_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[5]) 
);
defparam n1588_s19.INIT=4'h8;
  LUT2 n1587_s19 (
    .F(n1587_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[6]) 
);
defparam n1587_s19.INIT=4'h8;
  LUT2 n1586_s19 (
    .F(n1586_24),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[7]) 
);
defparam n1586_s19.INIT=4'h8;
  LUT2 n1585_s20 (
    .F(n1585_25),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[8]) 
);
defparam n1585_s20.INIT=4'h8;
  LUT2 n1385_s4 (
    .F(n1385_10),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1385_s4.INIT=4'h9;
  LUT3 n1384_s4 (
    .F(n1384_10),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(ff_r42r43_ny[2]) 
);
defparam n1384_s4.INIT=8'hE1;
  LUT4 n1383_s4 (
    .F(n1383_10),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(ff_r42r43_ny[2]),
    .I3(ff_r42r43_ny[3]) 
);
defparam n1383_s4.INIT=16'hFE01;
  LUT2 n1382_s4 (
    .F(n1382_10),
    .I0(ff_r42r43_ny[4]),
    .I1(n1382_11) 
);
defparam n1382_s4.INIT=4'h6;
  LUT3 n1381_s4 (
    .F(n1381_10),
    .I0(ff_r42r43_ny[4]),
    .I1(n1382_11),
    .I2(ff_r42r43_ny[5]) 
);
defparam n1381_s4.INIT=8'hB4;
  LUT4 n1380_s4 (
    .F(n1380_10),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1382_11),
    .I3(ff_r42r43_ny[6]) 
);
defparam n1380_s4.INIT=16'hEF10;
  LUT2 n1379_s4 (
    .F(n1379_10),
    .I0(ff_r42r43_ny[7]),
    .I1(n1379_11) 
);
defparam n1379_s4.INIT=4'h6;
  LUT3 n1378_s4 (
    .F(n1378_10),
    .I0(ff_r42r43_ny[7]),
    .I1(n1379_11),
    .I2(ff_r42r43_ny[8]) 
);
defparam n1378_s4.INIT=8'hB4;
  LUT4 n1377_s3 (
    .F(n1377_8),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1379_11),
    .I3(ff_r42r43_ny[9]) 
);
defparam n1377_s3.INIT=16'hEF10;
  LUT3 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(ff_state_2_13),
    .I1(ff_state_2_14),
    .I2(ff_state_0_10) 
);
defparam ff_state_2_s8.INIT=8'h10;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_9),
    .I0(ff_state[1]),
    .I1(n1514_50),
    .I2(n1514_51),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_r44_clr_7_s5.INIT=16'h2000;
  LUT4 n1515_s53 (
    .F(n1515_66),
    .I0(n1516_52),
    .I1(ff_state[3]),
    .I2(n1515_69),
    .I3(n1517_61) 
);
defparam n1515_s53.INIT=16'hFF01;
  LUT4 n1904_s2 (
    .F(n1904_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1904_s2.INIT=16'h0130;
  LUT2 n1514_s40 (
    .F(n1514_50),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam n1514_s40.INIT=4'h6;
  LUT2 n1514_s41 (
    .F(n1514_51),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1514_s41.INIT=4'h4;
  LUT2 n1516_s42 (
    .F(n1516_52),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1516_s42.INIT=4'h4;
  LUT4 n1516_s43 (
    .F(n1516_53),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n1516_54) 
);
defparam n1516_s43.INIT=16'hBF00;
  LUT4 n1543_s29 (
    .F(n1543_35),
    .I0(ff_nx_tmp[7]),
    .I1(ff_nx_tmp[8]),
    .I2(ff_s8s9_sx_tmp_10_9),
    .I3(n1543_41) 
);
defparam n1543_s29.INIT=16'h8000;
  LUT2 n1543_s31 (
    .F(n1543_37),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s31.INIT=4'h1;
  LUT2 n1544_s25 (
    .F(n1544_30),
    .I0(n1544_32),
    .I1(n1544_33) 
);
defparam n1544_s25.INIT=4'h8;
  LUT4 n1544_s26 (
    .F(n1544_31),
    .I0(n1544_30),
    .I1(ff_state[2]),
    .I2(n1544_34),
    .I3(ff_state[3]) 
);
defparam n1544_s26.INIT=16'hF0BB;
  LUT4 n1545_s26 (
    .F(n1545_31),
    .I0(n1543_41),
    .I1(ff_state[2]),
    .I2(ff_nx_tmp[7]),
    .I3(ff_state[3]) 
);
defparam n1545_s26.INIT=16'hB4F3;
  LUT4 n1546_s26 (
    .F(n1546_31),
    .I0(n1546_32),
    .I1(n1545_32),
    .I2(ff_nx_tmp[6]),
    .I3(ff_state[3]) 
);
defparam n1546_s26.INIT=16'h5A3C;
  LUT4 n1547_s25 (
    .F(n1547_30),
    .I0(n1544_33),
    .I1(n1547_31),
    .I2(ff_s8s9_sx_tmp_10_9),
    .I3(ff_nx_tmp[4]) 
);
defparam n1547_s25.INIT=16'h3FF5;
  LUT4 n1548_s25 (
    .F(n1548_30),
    .I0(n1547_31),
    .I1(n1544_33),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1548_s25.INIT=16'hACCF;
  LUT4 n1549_s25 (
    .F(n1549_30),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_s8s9_sx_tmp_10_9) 
);
defparam n1549_s25.INIT=16'h7FFE;
  LUT4 n1550_s25 (
    .F(n1550_30),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_s8s9_sx_tmp_10_9),
    .I3(ff_nx_tmp[2]) 
);
defparam n1550_s25.INIT=16'h7E81;
  LUT4 n1553_s30 (
    .F(n1553_37),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_s8s9_sx_tmp[9]),
    .I2(n1555_33),
    .I3(ff_s8s9_sx_tmp[10]) 
);
defparam n1553_s30.INIT=16'h7F80;
  LUT4 n1554_s31 (
    .F(n1554_37),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n1555_33),
    .I2(ff_s8s9_sx_tmp[9]),
    .I3(ff_state[2]) 
);
defparam n1554_s31.INIT=16'h7800;
  LUT2 n1555_s27 (
    .F(n1555_32),
    .I0(ff_state[3]),
    .I1(n946_2) 
);
defparam n1555_s27.INIT=4'h8;
  LUT4 n1555_s28 (
    .F(n1555_33),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_s8s9_sx_tmp[6]),
    .I2(n1561_33),
    .I3(n1555_34) 
);
defparam n1555_s28.INIT=16'h8000;
  LUT4 n1556_s27 (
    .F(n1556_32),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n1557_33),
    .I2(ff_s8s9_sx_tmp[7]),
    .I3(ff_state[2]) 
);
defparam n1556_s27.INIT=16'h7800;
  LUT2 n1557_s27 (
    .F(n1557_32),
    .I0(ff_state[3]),
    .I1(n948_2) 
);
defparam n1557_s27.INIT=4'h8;
  LUT2 n1557_s28 (
    .F(n1557_33),
    .I0(n1561_33),
    .I1(n1555_34) 
);
defparam n1557_s28.INIT=4'h8;
  LUT4 n1558_s27 (
    .F(n1558_32),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n1561_33),
    .I2(n1558_33),
    .I3(ff_s8s9_sx_tmp[5]) 
);
defparam n1558_s27.INIT=16'h7F80;
  LUT4 n1560_s27 (
    .F(n1560_32),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n1561_33),
    .I2(ff_s8s9_sx_tmp[3]),
    .I3(ff_state[2]) 
);
defparam n1560_s27.INIT=16'h7800;
  LUT2 n1561_s27 (
    .F(n1561_32),
    .I0(ff_state[3]),
    .I1(n952_2) 
);
defparam n1561_s27.INIT=4'h8;
  LUT4 n1561_s28 (
    .F(n1561_33),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(ff_enable),
    .I2(ff_s8s9_sx_tmp[1]),
    .I3(ff_s8s9_sx_tmp[0]) 
);
defparam n1561_s28.INIT=16'hE000;
  LUT4 n1562_s27 (
    .F(n1562_32),
    .I0(n1563_34),
    .I1(ff_s8s9_sx_tmp[0]),
    .I2(ff_s8s9_sx_tmp[1]),
    .I3(ff_state[2]) 
);
defparam n1562_s27.INIT=16'hB400;
  LUT2 n1563_s28 (
    .F(n1563_33),
    .I0(ff_state[3]),
    .I1(n954_2) 
);
defparam n1563_s28.INIT=4'h8;
  LUT2 n1563_s29 (
    .F(n1563_34),
    .I0(ff_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n1563_s29.INIT=4'h1;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(ff_state[0]),
    .I1(ff_enable) 
);
defparam ff_vram_wr_req_s3.INIT=4'h4;
  LUT4 n972_s4 (
    .F(n972_8),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(n975_10) 
);
defparam n972_s4.INIT=16'h8000;
  LUT2 n970_s4 (
    .F(n970_8),
    .I0(ff_r38r39_dy[5]),
    .I1(ff_r38r39_dy[6]) 
);
defparam n970_s4.INIT=4'h8;
  LUT4 ff_r38r39_dy_8_s4 (
    .F(ff_r38r39_dy_8_8),
    .I0(ff_state[1]),
    .I1(ff_s8s9_sx_tmp[10]),
    .I2(ff_s8s9_sx_tmp_10_9),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_r38r39_dy_8_s4.INIT=16'h4000;
  LUT2 ff_s8s9_sx_tmp_10_s5 (
    .F(ff_s8s9_sx_tmp_10_9),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s5.INIT=4'h8;
  LUT2 ff_dx_tmp_8_s6 (
    .F(ff_dx_tmp_8_10),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam ff_dx_tmp_8_s6.INIT=4'h4;
  LUT4 ff_s8s9_sx_tmp_9_s6 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(n709_3),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1514_50) 
);
defparam ff_s8s9_sx_tmp_9_s6.INIT=16'h03B3;
  LUT3 ff_state_0_s6 (
    .F(ff_state_0_10),
    .I0(n1515_69),
    .I1(ff_state[3]),
    .I2(ff_enable) 
);
defparam ff_state_0_s6.INIT=8'hD0;
  LUT2 n1581_s23 (
    .F(n1581_28),
    .I0(ff_dx_tmp[1]),
    .I1(ff_dx_tmp[0]) 
);
defparam n1581_s23.INIT=4'h8;
  LUT2 n1578_s23 (
    .F(n1578_28),
    .I0(ff_dx_tmp[4]),
    .I1(ff_dx_tmp[3]) 
);
defparam n1578_s23.INIT=4'h8;
  LUT2 n1575_s23 (
    .F(n1575_28),
    .I0(ff_dx_tmp[7]),
    .I1(ff_dx_tmp[6]) 
);
defparam n1575_s23.INIT=4'h8;
  LUT4 n1382_s5 (
    .F(n1382_11),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(ff_r42r43_ny[2]),
    .I3(ff_r42r43_ny[3]) 
);
defparam n1382_s5.INIT=16'h0001;
  LUT4 n1379_s5 (
    .F(n1379_11),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(ff_r42r43_ny[6]),
    .I3(n1382_11) 
);
defparam n1379_s5.INIT=16'h0100;
  LUT4 ff_state_2_s9 (
    .F(ff_state_2_13),
    .I0(ff_state[0]),
    .I1(ff_state_2_18),
    .I2(ff_state[3]),
    .I3(ff_state_1_14) 
);
defparam ff_state_2_s9.INIT=16'hF353;
  LUT4 ff_state_2_s10 (
    .F(ff_state_2_14),
    .I0(n1514_50),
    .I1(ff_state[2]),
    .I2(ff_vram_wdata_7_9),
    .I3(ff_state_2_16) 
);
defparam ff_state_2_s10.INIT=16'h2F00;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(n1544_33),
    .I1(ff_vram_wdata_7_10),
    .I2(n1544_32),
    .I3(ff_vram_wdata_7_11) 
);
defparam ff_vram_wdata_7_s6.INIT=16'h7F00;
  LUT4 n1516_s44 (
    .F(n1516_54),
    .I0(ff_state[1]),
    .I1(n1514_50),
    .I2(ff_dx_tmp_8_10),
    .I3(n1516_55) 
);
defparam n1516_s44.INIT=16'h00EF;
  LUT4 n1517_s46 (
    .F(n1517_56),
    .I0(n1517_57),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n1517_s46.INIT=16'hC0B3;
  LUT4 n1544_s27 (
    .F(n1544_32),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(ff_nx_tmp[7]) 
);
defparam n1544_s27.INIT=16'h0001;
  LUT4 n1544_s28 (
    .F(n1544_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1544_s28.INIT=16'h0001;
  LUT4 n1544_s29 (
    .F(n1544_34),
    .I0(ff_nx_tmp[7]),
    .I1(ff_state[2]),
    .I2(n1547_31),
    .I3(n1543_39) 
);
defparam n1544_s29.INIT=16'h8000;
  LUT3 n1545_s27 (
    .F(n1545_32),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1544_33) 
);
defparam n1545_s27.INIT=8'h10;
  LUT3 n1546_s27 (
    .F(n1546_32),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_31) 
);
defparam n1546_s27.INIT=8'h80;
  LUT4 n1547_s26 (
    .F(n1547_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s26.INIT=16'h8000;
  LUT4 n1555_s29 (
    .F(n1555_34),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_s8s9_sx_tmp[4]),
    .I2(ff_s8s9_sx_tmp[3]),
    .I3(ff_s8s9_sx_tmp[2]) 
);
defparam n1555_s29.INIT=16'h8000;
  LUT2 n1558_s28 (
    .F(n1558_33),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_s8s9_sx_tmp[2]) 
);
defparam n1558_s28.INIT=4'h8;
  LUT2 ff_state_2_s12 (
    .F(ff_state_2_16),
    .I0(ff_state[1]),
    .I1(ff_state[3]) 
);
defparam ff_state_2_s12.INIT=4'h4;
  LUT2 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_nx_tmp[8]),
    .I1(ff_nx_tmp[9]) 
);
defparam ff_vram_wdata_7_s7.INIT=4'h1;
  LUT3 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(ff_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_vram_wdata_7_s8.INIT=8'h0E;
  LUT3 n1516_s45 (
    .F(n1516_55),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1516_s45.INIT=8'h41;
  LUT2 n1517_s47 (
    .F(n1517_57),
    .I0(ff_state[1]),
    .I1(n709_3) 
);
defparam n1517_s47.INIT=4'h8;
  LUT3 n1543_s33 (
    .F(n1543_39),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]) 
);
defparam n1543_s33.INIT=8'h80;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_1_14),
    .I1(n1515_69),
    .I2(ff_state[3]),
    .I3(ff_enable) 
);
defparam ff_state_0_s7.INIT=16'h5100;
  LUT4 n1543_s34 (
    .F(n1543_41),
    .I0(n1547_31),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]),
    .I3(ff_nx_tmp[6]) 
);
defparam n1543_s34.INIT=16'h8000;
  LUT4 n1559_s28 (
    .F(n1559_34),
    .I0(n1561_33),
    .I1(ff_s8s9_sx_tmp[3]),
    .I2(ff_s8s9_sx_tmp[2]),
    .I3(ff_s8s9_sx_tmp[4]) 
);
defparam n1559_s28.INIT=16'h7F80;
  LUT4 n1577_s24 (
    .F(n1577_30),
    .I0(ff_dx_tmp[5]),
    .I1(n1580_30),
    .I2(ff_dx_tmp[4]),
    .I3(ff_dx_tmp[3]) 
);
defparam n1577_s24.INIT=16'h8000;
  LUT4 n1580_s24 (
    .F(n1580_30),
    .I0(n1563_34),
    .I1(ff_dx_tmp[2]),
    .I2(ff_dx_tmp[1]),
    .I3(ff_dx_tmp[0]) 
);
defparam n1580_s24.INIT=16'h4000;
  LUT4 n1904_s3 (
    .F(n1904_7),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[8]),
    .I2(\vdp_command_processor.ff_current_y [8]),
    .I3(n1904_5) 
);
defparam n1904_s3.INIT=16'h88F0;
  LUT4 n1905_s2 (
    .F(n1905_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[7]),
    .I2(\vdp_command_processor.ff_current_y [7]),
    .I3(n1904_5) 
);
defparam n1905_s2.INIT=16'h88F0;
  LUT4 n1906_s2 (
    .F(n1906_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[6]),
    .I2(\vdp_command_processor.ff_current_y [6]),
    .I3(n1904_5) 
);
defparam n1906_s2.INIT=16'h88F0;
  LUT4 n1907_s2 (
    .F(n1907_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[5]),
    .I2(\vdp_command_processor.ff_current_y [5]),
    .I3(n1904_5) 
);
defparam n1907_s2.INIT=16'h88F0;
  LUT4 n1908_s2 (
    .F(n1908_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[4]),
    .I2(\vdp_command_processor.ff_current_y [4]),
    .I3(n1904_5) 
);
defparam n1908_s2.INIT=16'h88F0;
  LUT4 n1909_s2 (
    .F(n1909_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(\vdp_command_processor.ff_current_y [3]),
    .I3(n1904_5) 
);
defparam n1909_s2.INIT=16'h88F0;
  LUT4 n1910_s2 (
    .F(n1910_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[2]),
    .I2(\vdp_command_processor.ff_current_y [2]),
    .I3(n1904_5) 
);
defparam n1910_s2.INIT=16'h88F0;
  LUT4 n1911_s2 (
    .F(n1911_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[1]),
    .I2(\vdp_command_processor.ff_current_y [1]),
    .I3(n1904_5) 
);
defparam n1911_s2.INIT=16'h88F0;
  LUT4 n1912_s2 (
    .F(n1912_6),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy[0]),
    .I2(\vdp_command_processor.ff_current_y [0]),
    .I3(n1904_5) 
);
defparam n1912_s2.INIT=16'h88F0;
  LUT4 n970_s5 (
    .F(n970_10),
    .I0(n972_8),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_r38r39_dy[6]),
    .I3(ff_r38r39_dy[7]) 
);
defparam n970_s5.INIT=16'h7F80;
  LUT4 ff_dx_tmp_8_s7 (
    .F(ff_dx_tmp_8_12),
    .I0(ff_dx_tmp_8_14),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_enable) 
);
defparam ff_dx_tmp_8_s7.INIT=16'h1000;
  LUT4 n1543_s35 (
    .F(n1543_43),
    .I0(ff_nx_tmp[8]),
    .I1(ff_s8s9_sx_tmp_10_9),
    .I2(n1544_32),
    .I3(n1544_33) 
);
defparam n1543_s35.INIT=16'h1000;
  LUT4 n1546_s28 (
    .F(n1546_34),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]),
    .I3(n1544_33) 
);
defparam n1546_s28.INIT=16'hA9AA;
  LUT4 n1545_s28 (
    .F(n1545_34),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]),
    .I3(n1544_33) 
);
defparam n1545_s28.INIT=16'h0100;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_enable),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_nx_tmp_9_s6.INIT=16'h0800;
  LUT4 n1517_s48 (
    .F(n1517_59),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1514_50),
    .I3(n1517_56) 
);
defparam n1517_s48.INIT=16'h00FB;
  LUT3 n1516_s46 (
    .F(n1516_57),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1516_s46.INIT=8'h40;
  LUT3 n1517_s49 (
    .F(n1517_61),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1517_s49.INIT=8'h02;
  LUT3 n1552_s27 (
    .F(n1552_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1552_s27.INIT=8'h54;
  LUT3 n1550_s26 (
    .F(n1550_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1550_30) 
);
defparam n1550_s26.INIT=8'hE0;
  LUT4 n1549_s26 (
    .F(n1549_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_nx_tmp[3]),
    .I3(n1549_30) 
);
defparam n1549_s26.INIT=16'hE00E;
  LUT4 n1548_s26 (
    .F(n1548_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_nx_tmp[4]),
    .I3(n1548_30) 
);
defparam n1548_s26.INIT=16'h0EE0;
  LUT4 n1547_s27 (
    .F(n1547_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_nx_tmp[5]),
    .I3(n1547_30) 
);
defparam n1547_s27.INIT=16'hE00E;
  LUT4 ff_state_2_s13 (
    .F(ff_state_2_18),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_state_2_s13.INIT=16'h9FF0;
  LUT4 n1515_s55 (
    .F(n1515_69),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1515_s55.INIT=16'h6F00;
  LUT3 n1516_s47 (
    .F(n1516_59),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(w_vdpcmd_vram_read_req) 
);
defparam n1516_s47.INIT=8'h41;
  LUT4 n975_s5 (
    .F(n975_10),
    .I0(ff_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_r38r39_dy[1]),
    .I3(ff_r38r39_dy[0]) 
);
defparam n975_s5.INIT=16'hE000;
  LUT4 n1583_s23 (
    .F(n1583_29),
    .I0(ff_dx_tmp[0]),
    .I1(ff_enable),
    .I2(ff_pre_x_cnt_start1[5]),
    .I3(ff_state[3]) 
);
defparam n1583_s23.INIT=16'h5600;
  LUT4 n976_s4 (
    .F(n976_9),
    .I0(ff_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_r38r39_dy[0]),
    .I3(ff_r38r39_dy[1]) 
);
defparam n976_s4.INIT=16'h1FE0;
  LUT3 n977_s4 (
    .F(n977_9),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n977_s4.INIT=8'h56;
  LUT4 ff_r38r39_dy_8_s5 (
    .F(ff_r38r39_dy_8_10),
    .I0(ff_state[1]),
    .I1(ff_enable),
    .I2(n1517_61),
    .I3(ff_r38r39_dy_8_8) 
);
defparam ff_r38r39_dy_8_s5.INIT=16'hFF40;
  LUT3 n1249_s3 (
    .F(n1249_8),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1249_s3.INIT=8'h20;
  LUT3 n1248_s3 (
    .F(n1248_8),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1248_s3.INIT=8'h20;
  LUT3 n1247_s3 (
    .F(n1247_8),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1247_s3.INIT=8'h20;
  LUT3 n1246_s3 (
    .F(n1246_8),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1246_s3.INIT=8'h20;
  LUT3 n1245_s3 (
    .F(n1245_8),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1245_s3.INIT=8'h20;
  LUT3 n1244_s3 (
    .F(n1244_8),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1244_s3.INIT=8'h20;
  LUT3 n1243_s3 (
    .F(n1243_8),
    .I0(w_vdpcmd_vram_rdata[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1243_s3.INIT=8'h20;
  LUT3 n1242_s3 (
    .F(n1242_8),
    .I0(w_vdpcmd_vram_rdata[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1242_s3.INIT=8'h20;
  LUT4 n1386_s6 (
    .F(n1386_12),
    .I0(ff_enable),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_state[1]),
    .I3(n1517_61) 
);
defparam n1386_s6.INIT=16'hC6CC;
  LUT3 ff_r42r43_ny_9_s3 (
    .F(ff_r42r43_ny_9_8),
    .I0(ff_enable),
    .I1(ff_state[1]),
    .I2(n1517_61) 
);
defparam ff_r42r43_ny_9_s3.INIT=8'h20;
  LUT3 ff_dx_tmp_8_s8 (
    .F(ff_dx_tmp_8_14),
    .I0(ff_state[1]),
    .I1(ff_vram_wr_req),
    .I2(ff_state[3]) 
);
defparam ff_dx_tmp_8_s8.INIT=8'hDA;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_14),
    .I0(ff_state[1]),
    .I1(ff_vram_wr_req),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_state_1_s8.INIT=16'h0800;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1515_66),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_12),
    .RESET(n203_5) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1516_49),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_3_8),
    .RESET(n203_5) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1517_53),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_0_12),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n969_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n970_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n971_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n972_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n973_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n974_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n975_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n976_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n977_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_8_10),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1377_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1378_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1379_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1380_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1381_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1382_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1383_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1384_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1385_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1249_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1248_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1247_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1246_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1245_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1244_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1243_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1242_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_36),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_10_8),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_36),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_32),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_8_12),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_34),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_32),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_32),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_32),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8),
    .RESET(n203_5) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wr_req_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n939_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_rd_req_6),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address[16]),
    .D(n1904_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_15_s0 (
    .Q(w_vdpcmd_vram_address[15]),
    .D(n1905_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address[14]),
    .D(n1906_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address[13]),
    .D(n1907_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address[12]),
    .D(n1908_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address[11]),
    .D(n1909_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address[10]),
    .D(n1910_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address[9]),
    .D(n1911_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address[8]),
    .D(n1912_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address[7]),
    .D(n1914_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address[6]),
    .D(n1915_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address[5]),
    .D(n1916_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address[4]),
    .D(n1917_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address[3]),
    .D(n1918_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address[2]),
    .D(n1919_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address[1]),
    .D(n1920_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address[0]),
    .D(n1921_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_25),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_24),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_8_6 ),
    .RESET(n203_5) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1514_49),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_3_8),
    .RESET(n203_5) 
);
  DFFR ff_r42r43_ny_0_s2 (
    .Q(ff_r42r43_ny[0]),
    .D(n1386_12),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_r42r43_ny_0_s2.INIT=1'b0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(w_vdpcmd_vram_rdata[0]),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(w_vdpcmd_vram_rdata[1]),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  O_sdram_clk_d,
  n203_5,
  ff_enable,
  w_vdp_command_drive,
  ff_wait_cnt
)
;
input O_sdram_clk_d;
input n203_5;
input ff_enable;
input w_vdp_command_drive;
output [15:15] ff_wait_cnt;
wire n430_8;
wire n549_5;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n417_3;
wire [14:2] ff_wait_cnt_0;
wire VCC;
wire GND;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(ff_enable),
    .I1(ff_wait_cnt_0[2]),
    .I2(w_vdp_command_drive) 
);
defparam n430_s3.INIT=8'h6C;
  LUT2 n549_s1 (
    .F(n549_5),
    .I0(ff_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s1.INIT=4'h8;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n418_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n419_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n420_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n421_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n422_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n423_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n424_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n425_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n426_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n427_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n428_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n429_1),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n417_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_5),
    .RESET(n203_5) 
);
  DFFR ff_wait_cnt_2_s1 (
    .Q(ff_wait_cnt_0[2]),
    .D(n430_8),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_wait_cnt_2_s1.INIT=1'b0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(ff_wait_cnt_0[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n417_3),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp_ram_line_buffer (
  O_sdram_clk_d,
  ff_enable,
  we_e,
  n13_5,
  addr_e,
  out_e
)
;
input O_sdram_clk_d;
input ff_enable;
input we_e;
input n13_5;
input [9:0] addr_e;
output [14:0] out_e;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(addr_e[8]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(addr_e[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(addr_e[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(addr_e[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(addr_e[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(addr_e[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(addr_e[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(addr_e[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(addr_e[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(we_e),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(addr_e[9]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_e[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer */
module vdp_ram_line_buffer_0 (
  O_sdram_clk_d,
  ff_enable,
  we_o,
  n13_5,
  addr_o,
  out_o
)
;
input O_sdram_clk_d;
input ff_enable;
input we_o;
input n13_5;
input [9:0] addr_o;
output [14:0] out_o;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(addr_o[8]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(addr_o[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(addr_o[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(addr_o[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(addr_o[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(addr_o[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(addr_o[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(addr_o[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(addr_o[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(we_o),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(addr_o[9]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_o[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer_0 */
module vdp_double_buffer (
  n37_7,
  O_sdram_clk_d,
  ff_enable,
  n13_5,
  ff_h_cnt,
  w_v_count,
  w_h_count,
  addr_e_5_5,
  addr_e_3_5,
  out_e,
  out_o
)
;
input n37_7;
input O_sdram_clk_d;
input ff_enable;
input n13_5;
input [9:0] ff_h_cnt;
input [1:1] w_v_count;
input [10:1] w_h_count;
output addr_e_5_5;
output addr_e_3_5;
output [14:0] out_e;
output [14:0] out_o;
wire we_e;
wire we_o;
wire addr_e_9_5;
wire addr_e_8_4;
wire addr_e_8_5;
wire addr_e_7_4;
wire addr_e_6_4;
wire addr_e_6_5;
wire addr_e_5_4;
wire addr_e_4_4;
wire addr_e_3_4;
wire addr_e_2_4;
wire we_e_7;
wire addr_e_9_6;
wire addr_e_7_6;
wire we_e_8;
wire addr_e_7_8;
wire addr_e_4_7;
wire [9:0] addr_e;
wire [9:0] addr_o;
wire VCC;
wire GND;
  LUT4 addr_e_8_s0 (
    .F(addr_e[8]),
    .I0(addr_e_8_4),
    .I1(ff_h_cnt[8]),
    .I2(addr_e_8_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_8_s0.INIT=16'hC3AA;
  LUT4 addr_e_7_s0 (
    .F(addr_e[7]),
    .I0(addr_e_7_4),
    .I1(w_h_count[8]),
    .I2(addr_e_7_8),
    .I3(w_v_count[1]) 
);
defparam addr_e_7_s0.INIT=16'h55C3;
  LUT4 addr_e_6_s0 (
    .F(addr_e[6]),
    .I0(addr_e_6_4),
    .I1(w_h_count[7]),
    .I2(addr_e_6_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_6_s0.INIT=16'hAA3C;
  LUT4 addr_e_5_s0 (
    .F(addr_e[5]),
    .I0(addr_e_5_4),
    .I1(ff_h_cnt[5]),
    .I2(addr_e_5_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_5_s0.INIT=16'hC355;
  LUT3 addr_e_4_s0 (
    .F(addr_e[4]),
    .I0(addr_e_4_4),
    .I1(addr_e_4_7),
    .I2(w_v_count[1]) 
);
defparam addr_e_4_s0.INIT=8'hCA;
  LUT4 addr_e_3_s0 (
    .F(addr_e[3]),
    .I0(addr_e_3_4),
    .I1(ff_h_cnt[3]),
    .I2(addr_e_3_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_3_s0.INIT=16'h3CAA;
  LUT4 addr_e_2_s0 (
    .F(addr_e[2]),
    .I0(addr_e_2_4),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]),
    .I3(w_v_count[1]) 
);
defparam addr_e_2_s0.INIT=16'h3C55;
  LUT3 addr_e_1_s2 (
    .F(addr_e[1]),
    .I0(w_h_count[2]),
    .I1(ff_h_cnt[1]),
    .I2(w_v_count[1]) 
);
defparam addr_e_1_s2.INIT=8'h35;
  LUT3 addr_e_0_s0 (
    .F(addr_e[0]),
    .I0(w_h_count[1]),
    .I1(ff_h_cnt[0]),
    .I2(w_v_count[1]) 
);
defparam addr_e_0_s0.INIT=8'hCA;
  LUT4 addr_o_8_s0 (
    .F(addr_o[8]),
    .I0(addr_e_8_4),
    .I1(ff_h_cnt[8]),
    .I2(addr_e_8_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_8_s0.INIT=16'hAAC3;
  LUT4 addr_o_7_s0 (
    .F(addr_o[7]),
    .I0(addr_e_7_4),
    .I1(w_h_count[8]),
    .I2(addr_e_7_8),
    .I3(w_v_count[1]) 
);
defparam addr_o_7_s0.INIT=16'hC355;
  LUT4 addr_o_6_s0 (
    .F(addr_o[6]),
    .I0(addr_e_6_4),
    .I1(w_h_count[7]),
    .I2(addr_e_6_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_6_s0.INIT=16'h3CAA;
  LUT4 addr_o_5_s0 (
    .F(addr_o[5]),
    .I0(addr_e_5_4),
    .I1(ff_h_cnt[5]),
    .I2(addr_e_5_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_5_s0.INIT=16'h55C3;
  LUT3 addr_o_4_s0 (
    .F(addr_o[4]),
    .I0(addr_e_4_7),
    .I1(addr_e_4_4),
    .I2(w_v_count[1]) 
);
defparam addr_o_4_s0.INIT=8'hCA;
  LUT4 addr_o_3_s0 (
    .F(addr_o[3]),
    .I0(addr_e_3_4),
    .I1(ff_h_cnt[3]),
    .I2(addr_e_3_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_3_s0.INIT=16'hAA3C;
  LUT4 addr_o_2_s0 (
    .F(addr_o[2]),
    .I0(addr_e_2_4),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]),
    .I3(w_v_count[1]) 
);
defparam addr_o_2_s0.INIT=16'h553C;
  LUT3 addr_o_1_s2 (
    .F(addr_o[1]),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam addr_o_1_s2.INIT=8'h35;
  LUT3 addr_o_0_s0 (
    .F(addr_o[0]),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam addr_o_0_s0.INIT=8'hCA;
  LUT2 we_e_s2 (
    .F(we_e),
    .I0(w_v_count[1]),
    .I1(we_e_7) 
);
defparam we_e_s2.INIT=4'h1;
  LUT2 we_o_s1 (
    .F(we_o),
    .I0(w_v_count[1]),
    .I1(we_e_7) 
);
defparam we_o_s1.INIT=4'h2;
  LUT3 addr_e_9_s2 (
    .F(addr_e_9_5),
    .I0(ff_h_cnt[8]),
    .I1(addr_e_8_5),
    .I2(ff_h_cnt[9]) 
);
defparam addr_e_9_s2.INIT=8'hE1;
  LUT3 addr_e_8_s1 (
    .F(addr_e_8_4),
    .I0(w_h_count[8]),
    .I1(addr_e_7_8),
    .I2(w_h_count[9]) 
);
defparam addr_e_8_s1.INIT=8'hE1;
  LUT4 addr_e_8_s2 (
    .F(addr_e_8_5),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[5]),
    .I2(addr_e_5_5),
    .I3(ff_h_cnt[7]) 
);
defparam addr_e_8_s2.INIT=16'hFE00;
  LUT4 addr_e_7_s1 (
    .F(addr_e_7_4),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(addr_e_5_5),
    .I3(ff_h_cnt[7]) 
);
defparam addr_e_7_s1.INIT=16'hFE01;
  LUT3 addr_e_6_s1 (
    .F(addr_e_6_4),
    .I0(ff_h_cnt[5]),
    .I1(addr_e_5_5),
    .I2(ff_h_cnt[6]) 
);
defparam addr_e_6_s1.INIT=8'hE1;
  LUT2 addr_e_6_s2 (
    .F(addr_e_6_5),
    .I0(addr_e_7_6),
    .I1(w_h_count[6]) 
);
defparam addr_e_6_s2.INIT=4'h4;
  LUT2 addr_e_5_s1 (
    .F(addr_e_5_4),
    .I0(w_h_count[6]),
    .I1(addr_e_7_6) 
);
defparam addr_e_5_s1.INIT=4'h6;
  LUT4 addr_e_5_s2 (
    .F(addr_e_5_5),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam addr_e_5_s2.INIT=16'h8000;
  LUT4 addr_e_4_s1 (
    .F(addr_e_4_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam addr_e_4_s1.INIT=16'hFE01;
  LUT3 addr_e_3_s1 (
    .F(addr_e_3_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]) 
);
defparam addr_e_3_s1.INIT=8'hE1;
  LUT2 addr_e_3_s2 (
    .F(addr_e_3_5),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]) 
);
defparam addr_e_3_s2.INIT=4'h8;
  LUT2 addr_e_2_s1 (
    .F(addr_e_2_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]) 
);
defparam addr_e_2_s1.INIT=4'h6;
  LUT4 we_e_s3 (
    .F(we_e_7),
    .I0(w_h_count[9]),
    .I1(we_e_8),
    .I2(addr_e_9_6),
    .I3(w_h_count[10]) 
);
defparam we_e_s3.INIT=16'hEEF0;
  LUT4 addr_e_9_s3 (
    .F(addr_e_9_6),
    .I0(addr_e_7_6),
    .I1(n37_7),
    .I2(w_h_count[8]),
    .I3(w_h_count[9]) 
);
defparam addr_e_9_s3.INIT=16'h000B;
  LUT4 addr_e_7_s3 (
    .F(addr_e_7_6),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam addr_e_7_s3.INIT=16'h0001;
  LUT4 we_e_s4 (
    .F(we_e_8),
    .I0(addr_e_7_6),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(w_h_count[8]) 
);
defparam we_e_s4.INIT=16'hF400;
  LUT4 addr_o_9_s1 (
    .F(addr_o[9]),
    .I0(addr_e_9_5),
    .I1(w_h_count[10]),
    .I2(addr_e_9_6),
    .I3(w_v_count[1]) 
);
defparam addr_o_9_s1.INIT=16'h3CAA;
  LUT4 addr_e_9_s4 (
    .F(addr_e[9]),
    .I0(w_h_count[10]),
    .I1(addr_e_9_6),
    .I2(addr_e_9_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_9_s4.INIT=16'hF066;
  LUT3 addr_e_7_s4 (
    .F(addr_e_7_8),
    .I0(addr_e_7_6),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]) 
);
defparam addr_e_7_s4.INIT=8'h40;
  LUT4 addr_e_4_s3 (
    .F(addr_e_4_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[1]),
    .I3(ff_h_cnt[2]) 
);
defparam addr_e_4_s3.INIT=16'h6AAA;
  vdp_ram_line_buffer u_buf_even (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .we_e(we_e),
    .n13_5(n13_5),
    .addr_e(addr_e[9:0]),
    .out_e(out_e[14:0])
);
  vdp_ram_line_buffer_0 u_buf_odd (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .we_o(we_o),
    .n13_5(n13_5),
    .addr_o(addr_o[9:0]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_double_buffer */
module vdp_lcd (
  O_sdram_clk_d,
  n203_5,
  n304_2,
  ff_enable,
  n105_6,
  n105_4,
  n105_7,
  n37_7,
  n13_5,
  ff_reset,
  w_v_count,
  w_h_count,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  n559_9,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input O_sdram_clk_d;
input n203_5;
input n304_2;
input ff_enable;
input n105_6;
input n105_4;
input n105_7;
input n37_7;
input n13_5;
input [6:6] ff_reset;
input [10:0] w_v_count;
input [10:1] w_h_count;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output n559_9;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire w_h_vdp_active_start;
wire ff_h_active_8;
wire ff_h_vdp_active_8;
wire ff_v_active_9;
wire ff_vsync_n_8;
wire n114_6;
wire n113_6;
wire n111_6;
wire n107_6;
wire n193_6;
wire n559_8;
wire w_h_vdp_active_start_9;
wire ff_h_sync_8;
wire ff_h_active_9;
wire ff_h_active_10;
wire ff_v_active_10;
wire ff_vsync_n_9;
wire lcd_blue_d_0_4;
wire n111_7;
wire n109_7;
wire n107_7;
wire w_h_vdp_active_start_10;
wire w_h_vdp_active_start_11;
wire ff_h_sync_9;
wire ff_h_sync_10;
wire ff_h_sync_11;
wire ff_v_active_11;
wire ff_v_active_12;
wire ff_vsync_n_10;
wire n559_10;
wire w_h_vdp_active_start_12;
wire ff_v_active_13;
wire ff_v_active_14;
wire ff_vsync_n_13;
wire n110_9;
wire n186_8;
wire ff_h_sync_13;
wire n108_8;
wire n109_9;
wire n113_9;
wire n110_12;
wire n112_9;
wire n115_9;
wire n116_9;
wire n117_10;
wire ff_h_active;
wire ff_h_vdp_active;
wire ff_v_active;
wire ff_h_cnt_10_13;
wire addr_e_5_5;
wire addr_e_3_5;
wire [10:0] ff_h_cnt;
wire [14:0] out_e;
wire [14:0] out_o;
wire VCC;
wire GND;
  LUT3 w_h_vdp_active_start_s5 (
    .F(w_h_vdp_active_start),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[9]),
    .I2(w_h_vdp_active_start_9) 
);
defparam w_h_vdp_active_start_s5.INIT=8'h10;
  LUT2 lcd_de_d_s (
    .F(lcd_de_d),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam lcd_de_d_s.INIT=4'h8;
  LUT3 ff_h_active_s4 (
    .F(ff_h_active_8),
    .I0(lcd_clk_d),
    .I1(ff_h_active_9),
    .I2(ff_h_active_10) 
);
defparam ff_h_active_s4.INIT=8'h10;
  LUT4 ff_h_vdp_active_s4 (
    .F(ff_h_vdp_active_8),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[6]),
    .I3(w_h_vdp_active_start_9) 
);
defparam ff_h_vdp_active_s4.INIT=16'h4100;
  LUT3 ff_v_active_s5 (
    .F(ff_v_active_9),
    .I0(ff_v_active_10),
    .I1(n304_2),
    .I2(ff_enable) 
);
defparam ff_v_active_s5.INIT=8'hE0;
  LUT4 ff_vsync_n_s5 (
    .F(ff_vsync_n_8),
    .I0(ff_vsync_n_9),
    .I1(n105_6),
    .I2(n559_8),
    .I3(ff_enable) 
);
defparam ff_vsync_n_s5.INIT=16'h4F00;
  LUT4 lcd_blue_d_0_s (
    .F(lcd_blue_d[0]),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_0_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_1_s (
    .F(lcd_blue_d[1]),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_1_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_2_s (
    .F(lcd_blue_d[2]),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_2_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_3_s (
    .F(lcd_blue_d[3]),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_3_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_4_s (
    .F(lcd_blue_d[4]),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_4_s.INIT=16'hCA00;
  LUT4 lcd_green_d_1_s (
    .F(lcd_green_d[1]),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_1_s.INIT=16'hCA00;
  LUT4 lcd_green_d_2_s (
    .F(lcd_green_d[2]),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_2_s.INIT=16'hCA00;
  LUT4 lcd_green_d_3_s (
    .F(lcd_green_d[3]),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_3_s.INIT=16'hCA00;
  LUT4 lcd_green_d_4_s (
    .F(lcd_green_d[4]),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_4_s.INIT=16'hCA00;
  LUT4 lcd_green_d_5_s (
    .F(lcd_green_d[5]),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_5_s.INIT=16'hCA00;
  LUT4 lcd_red_d_0_s (
    .F(lcd_red_d[0]),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_0_s.INIT=16'hCA00;
  LUT4 lcd_red_d_1_s (
    .F(lcd_red_d[1]),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_1_s.INIT=16'hCA00;
  LUT4 lcd_red_d_2_s (
    .F(lcd_red_d[2]),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_2_s.INIT=16'hCA00;
  LUT4 lcd_red_d_3_s (
    .F(lcd_red_d[3]),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_3_s.INIT=16'hCA00;
  LUT4 lcd_red_d_4_s (
    .F(lcd_red_d[4]),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_4_s.INIT=16'hCA00;
  LUT4 n114_s2 (
    .F(n114_6),
    .I0(ff_h_sync_8),
    .I1(ff_h_cnt[0]),
    .I2(addr_e_3_5),
    .I3(ff_h_cnt[3]) 
);
defparam n114_s2.INIT=16'h3F40;
  LUT4 n113_s2 (
    .F(n113_6),
    .I0(ff_h_cnt[0]),
    .I1(n113_9),
    .I2(ff_h_cnt[4]),
    .I3(n186_8) 
);
defparam n113_s2.INIT=16'h7800;
  LUT4 n111_s2 (
    .F(n111_6),
    .I0(addr_e_5_5),
    .I1(n111_7),
    .I2(ff_h_cnt[6]),
    .I3(n186_8) 
);
defparam n111_s2.INIT=16'h7800;
  LUT4 n107_s2 (
    .F(n107_6),
    .I0(n186_8),
    .I1(n107_7),
    .I2(ff_h_cnt[10]),
    .I3(n109_7) 
);
defparam n107_s2.INIT=16'h3CA0;
  LUT4 n193_s2 (
    .F(n193_6),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(n107_7),
    .I3(ff_h_active_10) 
);
defparam n193_s2.INIT=16'hBFFF;
  LUT4 n559_s4 (
    .F(n559_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[4]),
    .I3(n559_9) 
);
defparam n559_s4.INIT=16'hBFFF;
  LUT4 w_h_vdp_active_start_s6 (
    .F(w_h_vdp_active_start_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_vdp_active_start_10),
    .I3(w_h_vdp_active_start_11) 
);
defparam w_h_vdp_active_start_s6.INIT=16'h4000;
  LUT3 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_sync_9),
    .I1(ff_h_sync_10),
    .I2(ff_h_sync_11) 
);
defparam ff_h_sync_s5.INIT=8'h40;
  LUT4 ff_h_active_s5 (
    .F(ff_h_active_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]),
    .I3(ff_h_cnt[9]) 
);
defparam ff_h_active_s5.INIT=16'hBFFD;
  LUT3 ff_h_active_s6 (
    .F(ff_h_active_10),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[7]),
    .I2(w_h_vdp_active_start_10) 
);
defparam ff_h_active_s6.INIT=8'h10;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(ff_v_active_11),
    .I3(ff_v_active_12) 
);
defparam ff_v_active_s6.INIT=16'h0100;
  LUT4 ff_vsync_n_s6 (
    .F(ff_vsync_n_9),
    .I0(ff_vsync_n_10),
    .I1(n105_4),
    .I2(ff_vsync_n_13),
    .I3(w_v_count[5]) 
);
defparam ff_vsync_n_s6.INIT=16'h0F77;
  LUT2 lcd_blue_d_0_s0 (
    .F(lcd_blue_d_0_4),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active) 
);
defparam lcd_blue_d_0_s0.INIT=4'h8;
  LUT2 n111_s3 (
    .F(n111_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]) 
);
defparam n111_s3.INIT=4'h8;
  LUT2 n109_s3 (
    .F(n109_7),
    .I0(ff_h_cnt[7]),
    .I1(n110_9) 
);
defparam n109_s3.INIT=4'h8;
  LUT2 n107_s3 (
    .F(n107_7),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[9]) 
);
defparam n107_s3.INIT=4'h8;
  LUT3 n559_s5 (
    .F(n559_9),
    .I0(w_v_count[5]),
    .I1(n105_7),
    .I2(n559_10) 
);
defparam n559_s5.INIT=8'h04;
  LUT4 w_h_vdp_active_start_s7 (
    .F(w_h_vdp_active_start_10),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[2]),
    .I3(w_h_vdp_active_start_12) 
);
defparam w_h_vdp_active_start_s7.INIT=16'h4000;
  LUT2 w_h_vdp_active_start_s8 (
    .F(w_h_vdp_active_start_11),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[7]) 
);
defparam w_h_vdp_active_start_s8.INIT=4'h4;
  LUT4 ff_h_sync_s6 (
    .F(ff_h_sync_9),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]),
    .I3(ff_h_cnt[10]) 
);
defparam ff_h_sync_s6.INIT=16'h7FFE;
  LUT3 ff_h_sync_s7 (
    .F(ff_h_sync_10),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[9]) 
);
defparam ff_h_sync_s7.INIT=8'h01;
  LUT4 ff_h_sync_s8 (
    .F(ff_h_sync_11),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[0]) 
);
defparam ff_h_sync_s8.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_13),
    .I1(n105_4),
    .I2(ff_v_active_14),
    .I3(w_v_count[10]) 
);
defparam ff_v_active_s7.INIT=16'h770F;
  LUT4 ff_v_active_s8 (
    .F(ff_v_active_12),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam ff_v_active_s8.INIT=16'h0001;
  LUT2 ff_vsync_n_s7 (
    .F(ff_vsync_n_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam ff_vsync_n_s7.INIT=4'h4;
  LUT3 n559_s6 (
    .F(n559_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[9]) 
);
defparam n559_s6.INIT=8'h7E;
  LUT2 w_h_vdp_active_start_s9 (
    .F(w_h_vdp_active_start_12),
    .I0(ff_h_cnt[10]),
    .I1(ff_h_cnt[3]) 
);
defparam w_h_vdp_active_start_s9.INIT=4'h4;
  LUT2 ff_v_active_s9 (
    .F(ff_v_active_13),
    .I0(w_v_count[3]),
    .I1(w_v_count[2]) 
);
defparam ff_v_active_s9.INIT=4'h4;
  LUT4 ff_v_active_s10 (
    .F(ff_v_active_14),
    .I0(w_v_count[2]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[9]) 
);
defparam ff_v_active_s10.INIT=16'h1000;
  LUT4 ff_vsync_n_s9 (
    .F(ff_vsync_n_13),
    .I0(w_v_count[4]),
    .I1(w_v_count[9]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vsync_n_s9.INIT=16'h0400;
  LUT4 n110_s4 (
    .F(n110_9),
    .I0(ff_h_cnt[6]),
    .I1(addr_e_5_5),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[5]) 
);
defparam n110_s4.INIT=16'h8000;
  LUT4 n186_s3 (
    .F(n186_8),
    .I0(addr_e_3_5),
    .I1(ff_h_sync_9),
    .I2(ff_h_sync_10),
    .I3(ff_h_sync_11) 
);
defparam n186_s3.INIT=16'hDFFF;
  LUT4 ff_h_sync_s9 (
    .F(ff_h_sync_13),
    .I0(lcd_clk_d),
    .I1(ff_h_sync_9),
    .I2(ff_h_sync_10),
    .I3(ff_h_sync_11) 
);
defparam ff_h_sync_s9.INIT=16'h1000;
  LUT4 n108_s3 (
    .F(n108_8),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[7]),
    .I2(n110_9),
    .I3(ff_h_cnt[9]) 
);
defparam n108_s3.INIT=16'h7F80;
  LUT4 n109_s4 (
    .F(n109_9),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[7]),
    .I2(n110_9),
    .I3(n186_8) 
);
defparam n109_s4.INIT=16'h6A00;
  LUT3 n113_s4 (
    .F(n113_9),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]) 
);
defparam n113_s4.INIT=8'h80;
  LUT3 n110_s6 (
    .F(n110_12),
    .I0(ff_h_cnt[7]),
    .I1(n110_9),
    .I2(lcd_clk_d) 
);
defparam n110_s6.INIT=8'hA6;
  LUT4 n112_s4 (
    .F(n112_9),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[0]),
    .I3(addr_e_5_5) 
);
defparam n112_s4.INIT=16'h9CCC;
  LUT4 n115_s4 (
    .F(n115_9),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[1]) 
);
defparam n115_s4.INIT=16'hB4F0;
  LUT3 n116_s4 (
    .F(n116_9),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[1]) 
);
defparam n116_s4.INIT=8'hB4;
  LUT2 n117_s5 (
    .F(n117_10),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]) 
);
defparam n117_s5.INIT=4'h9;
  DFFRE ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n107_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_13),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n108_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_13),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n109_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_13),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n111_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_13),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n113_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_13),
    .RESET(n203_5) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n114_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_13),
    .RESET(n203_5) 
);
  DFFRE ff_h_sync_s0 (
    .Q(lcd_hsync_d),
    .D(n186_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_sync_13),
    .RESET(n203_5) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(n193_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_active_8),
    .RESET(n203_5) 
);
  DFFRE ff_h_vdp_active_s0 (
    .Q(ff_h_vdp_active),
    .D(w_h_vdp_active_start),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_vdp_active_8),
    .RESET(n203_5) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n304_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_v_active_9),
    .RESET(n203_5) 
);
  DFFSE ff_vsync_n_s0 (
    .Q(lcd_vsync_d),
    .D(n559_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_vsync_n_8),
    .SET(n203_5) 
);
  DFFR ff_lcd_clk_s1 (
    .Q(lcd_clk_d),
    .D(ff_reset[6]),
    .CLK(O_sdram_clk_d),
    .RESET(lcd_clk_d) 
);
  DFFR ff_h_cnt_7_s2 (
    .Q(ff_h_cnt[7]),
    .D(n110_12),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_h_cnt_7_s2.INIT=1'b0;
  DFFR ff_h_cnt_5_s2 (
    .Q(ff_h_cnt[5]),
    .D(n112_9),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_h_cnt_5_s2.INIT=1'b0;
  DFFR ff_h_cnt_2_s2 (
    .Q(ff_h_cnt[2]),
    .D(n115_9),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_h_cnt_2_s2.INIT=1'b0;
  DFFR ff_h_cnt_1_s2 (
    .Q(ff_h_cnt[1]),
    .D(n116_9),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_h_cnt_1_s2.INIT=1'b0;
  DFFR ff_h_cnt_0_s2 (
    .Q(ff_h_cnt[0]),
    .D(n117_10),
    .CLK(O_sdram_clk_d),
    .RESET(n203_5) 
);
defparam ff_h_cnt_0_s2.INIT=1'b0;
  INV ff_h_cnt_10_s4 (
    .O(ff_h_cnt_10_13),
    .I(lcd_clk_d) 
);
  vdp_double_buffer dbuf (
    .n37_7(n37_7),
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .n13_5(n13_5),
    .ff_h_cnt(ff_h_cnt[9:0]),
    .w_v_count(w_v_count[1]),
    .w_h_count(w_h_count[10:1]),
    .addr_e_5_5(addr_e_5_5),
    .addr_e_3_5(addr_e_3_5),
    .out_e(out_e[14:0]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_lcd */
module vdp (
  O_sdram_clk_d,
  n203_5,
  ff_enable,
  w_sdram_rdata,
  ff_reset,
  w_sdram_write_n,
  w_dh_clk,
  w_dl_clk,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  w_sdram_address,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input O_sdram_clk_d;
input n203_5;
input ff_enable;
input [15:0] w_sdram_rdata;
input [6:6] ff_reset;
output w_sdram_write_n;
output w_dh_clk;
output w_dl_clk;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output [16:0] w_sdram_address;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire n304_2;
wire n263_12;
wire ff_bwindow_y_7;
wire ff_prewindow_x_6;
wire n105_4;
wire n105_5;
wire n105_6;
wire n263_13;
wire ff_bwindow_y_8;
wire ff_prewindow_x_7;
wire ff_prewindow_x_8;
wire n105_7;
wire n263_14;
wire ff_prewindow_x_9;
wire ff_bwindow_y;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire ff_dram_address_16_8;
wire w_vdpcmd_vram_read_ack;
wire n939_14;
wire w_prewindow_y_sp;
wire n962_8;
wire n959_8;
wire n958_8;
wire n956_8;
wire n554_4;
wire n37_7;
wire ff_pre_x_cnt_8_7;
wire n960_10;
wire n961_10;
wire n957_10;
wire n963_12;
wire n1017_4;
wire n557_4;
wire n13_5;
wire w_sp_vram_accessing;
wire n251_18;
wire n2910_4;
wire w_vdpcmd_vram_read_req;
wire \vdp_command_processor.maxxmask_1_6 ;
wire n559_9;
wire [7:0] w_vdpcmd_vram_rdata;
wire [7:0] w_vram_data_Z;
wire [10:1] w_h_count;
wire [10:0] w_v_count;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [7:0] w_pre_dot_counter_y;
wire [10:0] w_vram_address_graphic123m;
wire [1:0] ff_main_state;
wire [6:2] ff_y_test_address;
wire [10:0] ff_preread_address;
wire [16:0] w_vdpcmd_vram_address;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT4 n105_s0 (
    .F(n304_2),
    .I0(n105_4),
    .I1(n105_5),
    .I2(n105_6),
    .I3(w_v_count[5]) 
);
defparam n105_s0.INIT=16'h1000;
  LUT2 n263_s9 (
    .F(n263_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n263_13) 
);
defparam n263_s9.INIT=4'h8;
  LUT3 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(n304_2),
    .I2(ff_enable) 
);
defparam ff_bwindow_y_s3.INIT=8'hE0;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(ff_prewindow_x_8),
    .I2(n263_13),
    .I3(ff_pre_x_cnt_8_7) 
);
defparam ff_prewindow_x_s2.INIT=16'h7000;
  LUT2 n105_s1 (
    .F(n105_4),
    .I0(w_v_count[9]),
    .I1(w_v_count[4]) 
);
defparam n105_s1.INIT=4'h4;
  LUT4 n105_s2 (
    .F(n105_5),
    .I0(w_v_count[9]),
    .I1(w_v_count[4]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n105_s2.INIT=16'hFA3F;
  LUT3 n105_s3 (
    .F(n105_6),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n105_7) 
);
defparam n105_s3.INIT=8'h10;
  LUT4 n263_s10 (
    .F(n263_13),
    .I0(w_pre_dot_counter_x[6]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(n554_4),
    .I3(n263_14) 
);
defparam n263_s10.INIT=16'h8000;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[4]),
    .I3(n559_9) 
);
defparam ff_bwindow_y_s4.INIT=16'h0100;
  LUT2 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(w_h_count[9]),
    .I1(w_h_count[4]) 
);
defparam ff_prewindow_x_s3.INIT=4'h4;
  LUT4 ff_prewindow_x_s4 (
    .F(ff_prewindow_x_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[7]),
    .I3(ff_prewindow_x_9) 
);
defparam ff_prewindow_x_s4.INIT=16'h1000;
  LUT4 n105_s4 (
    .F(n105_7),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[10]) 
);
defparam n105_s4.INIT=16'h0001;
  LUT2 n263_s11 (
    .F(n263_14),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]) 
);
defparam n263_s11.INIT=4'h8;
  LUT4 ff_prewindow_x_s5 (
    .F(ff_prewindow_x_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[6]),
    .I2(w_h_count[5]),
    .I3(w_h_count[3]) 
);
defparam ff_prewindow_x_s5.INIT=16'h1000;
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n304_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_bwindow_y_7),
    .RESET(n203_5) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n263_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_prewindow_x_6),
    .RESET(n203_5) 
);
  vdp_color_bus u_vdp_color_bus (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n203_5(n203_5),
    .ff_enable(ff_enable),
    .n251_18(n251_18),
    .ff_prewindow_x(ff_prewindow_x),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_vdpcmd_vram_read_req(w_vdpcmd_vram_read_req),
    .n1017_4(n1017_4),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_vdpcmd_vram_address(w_vdpcmd_vram_address[16:0]),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[10:0]),
    .ff_preread_address(ff_preread_address[10:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .ff_y_test_address(ff_y_test_address[6:2]),
    .ff_main_state(ff_main_state[1:0]),
    .w_sdram_write_n(w_sdram_write_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .ff_dram_address_16_8(ff_dram_address_16_8),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .n939_14(n939_14),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .n203_5(n203_5),
    .n263_13(n263_13),
    .n263_12(n263_12),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .n2910_4(n2910_4),
    .ff_prewindow_x_8(ff_prewindow_x_8),
    .n263_14(n263_14),
    .ff_reset(ff_reset[6]),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n962_8(n962_8),
    .n959_8(n959_8),
    .n958_8(n958_8),
    .n956_8(n956_8),
    .n554_4(n554_4),
    .n37_7(n37_7),
    .ff_pre_x_cnt_8_7(ff_pre_x_cnt_8_7),
    .n960_10(n960_10),
    .n961_10(n961_10),
    .n957_10(n957_10),
    .n963_12(n963_12),
    .w_h_count(w_h_count[10:1]),
    .w_v_count(w_v_count[10:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_text12 u_vdp_text12 (
    .ff_enable(ff_enable),
    .w_dot_state(w_dot_state[1:0]),
    .n1017_4(n1017_4)
);
  vdp_graphic123m u_vdp_graphic123m (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1017_4(n1017_4),
    .n203_5(n203_5),
    .ff_enable(ff_enable),
    .ff_dram_address_16_8(ff_dram_address_16_8),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .n557_4(n557_4),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[10:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .ff_enable(ff_enable),
    .n13_5(n13_5)
);
  vdp_sprite u_vdp_sprite (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n203_5(n203_5),
    .n956_8(n956_8),
    .n957_10(n957_10),
    .n958_8(n958_8),
    .n959_8(n959_8),
    .n960_10(n960_10),
    .n961_10(n961_10),
    .n962_8(n962_8),
    .n963_12(n963_12),
    .n557_4(n557_4),
    .ff_bwindow_y(ff_bwindow_y),
    .ff_dram_address_16_8(ff_dram_address_16_8),
    .n1017_4(n1017_4),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .ff_enable(ff_enable),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_sdram_address(w_sdram_address[16]),
    .w_sdram_rdata_0(w_sdram_rdata[0]),
    .w_sdram_rdata_1(w_sdram_rdata[1]),
    .w_sdram_rdata_2(w_sdram_rdata[2]),
    .w_sdram_rdata_3(w_sdram_rdata[3]),
    .w_sdram_rdata_8(w_sdram_rdata[8]),
    .w_sdram_rdata_9(w_sdram_rdata[9]),
    .w_sdram_rdata_10(w_sdram_rdata[10]),
    .w_sdram_rdata_11(w_sdram_rdata[11]),
    .w_dot_state(w_dot_state[1:0]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .n251_18(n251_18),
    .n2910_4(n2910_4),
    .ff_main_state(ff_main_state[1:0]),
    .ff_y_test_address(ff_y_test_address[6:2]),
    .ff_preread_address(ff_preread_address[10:0])
);
  vdp_command u_vdp_command (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n203_5(n203_5),
    .n939_14(n939_14),
    .ff_enable(ff_enable),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_reset(ff_reset[6]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_vdpcmd_vram_read_req(w_vdpcmd_vram_read_req),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .w_vdpcmd_vram_address(w_vdpcmd_vram_address[16:0])
);
  vdp_wait_control u_vdp_wait_control (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n203_5(n203_5),
    .ff_enable(ff_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  vdp_lcd u_vdp_lcd (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n203_5(n203_5),
    .n304_2(n304_2),
    .ff_enable(ff_enable),
    .n105_6(n105_6),
    .n105_4(n105_4),
    .n105_7(n105_7),
    .n37_7(n37_7),
    .n13_5(n13_5),
    .ff_reset(ff_reset[6]),
    .w_v_count(w_v_count[10:0]),
    .w_h_count(w_h_count[10:1]),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .n559_9(n559_9),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  O_sdram_clk_d,
  ff_sdr_ready,
  n203_5,
  ff_reset,
  w_sdram_rdata,
  w_sdram_write_n,
  w_dh_clk,
  w_dl_clk,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  w_sdram_address,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input O_sdram_clk_d;
input ff_sdr_ready;
input n203_5;
input [6:6] ff_reset;
input [15:0] w_sdram_rdata;
output w_sdram_write_n;
output w_dh_clk;
output w_dl_clk;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output [16:0] w_sdram_address;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire n12_4;
wire n27_4;
wire n14_9;
wire ff_enable;
wire ff_initial_busy;
wire n15_6;
wire [1:0] ff_enable_cnt;
wire VCC;
wire GND;
  LUT2 n12_s1 (
    .F(n12_4),
    .I0(ff_initial_busy),
    .I1(ff_reset[6]) 
);
defparam n12_s1.INIT=4'hB;
  LUT2 n27_s1 (
    .F(n27_4),
    .I0(ff_enable_cnt[0]),
    .I1(ff_enable_cnt[1]) 
);
defparam n27_s1.INIT=4'h8;
  LUT2 n14_s3 (
    .F(n14_9),
    .I0(ff_enable_cnt[0]),
    .I1(ff_enable_cnt[1]) 
);
defparam n14_s3.INIT=4'h6;
  DFFR ff_enable_cnt_1_s0 (
    .Q(ff_enable_cnt[1]),
    .D(n14_9),
    .CLK(O_sdram_clk_d),
    .RESET(n12_4) 
);
  DFFR ff_enable_cnt_0_s0 (
    .Q(ff_enable_cnt[0]),
    .D(n15_6),
    .CLK(O_sdram_clk_d),
    .RESET(n12_4) 
);
  DFFR ff_enable_s0 (
    .Q(ff_enable),
    .D(n27_4),
    .CLK(O_sdram_clk_d),
    .RESET(n12_4) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_ready),
    .SET(n203_5) 
);
  INV n15_s2 (
    .O(n15_6),
    .I(ff_enable_cnt[0]) 
);
  vdp u_v9958_core (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n203_5(n203_5),
    .ff_enable(ff_enable),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .ff_reset(ff_reset[6]),
    .w_sdram_write_n(w_sdram_write_n),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .w_sdram_address(w_sdram_address[16:0]),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module tang20cart_msx (
  clk27m,
  n_treset,
  tclock,
  n_ce,
  n_twr,
  n_trd,
  ta,
  tdir,
  td,
  keys,
  twait,
  tint,
  lcd_clk,
  lcd_de,
  lcd_hsync,
  lcd_vsync,
  lcd_red,
  lcd_green,
  lcd_blue,
  lcd_bl,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_cas_n,
  O_sdram_ras_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk27m;
input n_treset;
input tclock;
input n_ce;
input n_twr;
input n_trd;
input [1:0] ta;
output tdir;
inout [7:0] td;
input [1:0] keys;
output twait;
output tint;
output lcd_clk;
output lcd_de;
output lcd_hsync;
output lcd_vsync;
output [4:0] lcd_red;
output [5:0] lcd_green;
output [4:0] lcd_blue;
output lcd_bl;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk27m_d;
wire n17_4;
wire n412_4;
wire n69_3;
wire n199_9;
wire n17_5;
wire n69_4;
wire n69_5;
wire n69_6;
wire n69_7;
wire n69_8;
wire n69_9;
wire n69_10;
wire n69_11;
wire n32_10;
wire n36_10;
wire n33_7;
wire n34_7;
wire n35_8;
wire twait_d;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_2;
wire n84_1;
wire n84_2;
wire n83_1;
wire n83_2;
wire n82_1;
wire n82_2;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_2;
wire n79_1;
wire n79_2;
wire n78_1;
wire n78_2;
wire n77_1;
wire n77_2;
wire n76_1;
wire n76_2;
wire n75_1;
wire n75_2;
wire n74_1;
wire n74_2;
wire n73_1;
wire n73_2;
wire n72_1;
wire n72_2;
wire n71_1;
wire n71_0_COUT;
wire IO_sdram_dq_31_101;
wire n203_5;
wire n96_6;
wire n200_6;
wire O_sdram_clk_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n687_3;
wire w_sdram_write_n;
wire w_dh_clk;
wire w_dl_clk;
wire lcd_hsync_d;
wire lcd_vsync_d;
wire lcd_clk_d;
wire lcd_de_d;
wire [31:0] IO_sdram_dq_in;
wire [6:0] ff_reset;
wire [25:0] ff_count;
wire [3:2] td_d;
wire [3:0] ff_wait;
wire [10:0] O_sdram_addr_d;
wire [15:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire [16:0] w_sdram_address;
wire [4:0] lcd_blue_d;
wire [5:1] lcd_green_d;
wire [4:0] lcd_red_d;
wire VCC;
wire GND;
  IBUF clk27m_ibuf (
    .O(clk27m_d),
    .I(clk27m) 
);
  OBUF td_0_obuf (
    .O(td[0]),
    .I(td_d[2]) 
);
  OBUF td_1_obuf (
    .O(td[1]),
    .I(td_d[3]) 
);
  OBUF td_2_obuf (
    .O(td[2]),
    .I(td_d[2]) 
);
  OBUF td_3_obuf (
    .O(td[3]),
    .I(td_d[3]) 
);
  OBUF td_4_obuf (
    .O(td[4]),
    .I(GND) 
);
  OBUF td_5_obuf (
    .O(td[5]),
    .I(GND) 
);
  OBUF td_6_obuf (
    .O(td[6]),
    .I(GND) 
);
  OBUF td_7_obuf (
    .O(td[7]),
    .I(GND) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(GND),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF tdir_obuf (
    .O(tdir),
    .I(GND) 
);
  OBUF twait_obuf (
    .O(twait),
    .I(twait_d) 
);
  TBUF tint_s0 (
    .O(tint),
    .I(GND),
    .OEN(VCC) 
);
  OBUF lcd_clk_obuf (
    .O(lcd_clk),
    .I(lcd_clk_d) 
);
  OBUF lcd_de_obuf (
    .O(lcd_de),
    .I(lcd_de_d) 
);
  OBUF lcd_hsync_obuf (
    .O(lcd_hsync),
    .I(lcd_hsync_d) 
);
  OBUF lcd_vsync_obuf (
    .O(lcd_vsync),
    .I(lcd_vsync_d) 
);
  OBUF lcd_red_0_obuf (
    .O(lcd_red[0]),
    .I(lcd_red_d[0]) 
);
  OBUF lcd_red_1_obuf (
    .O(lcd_red[1]),
    .I(lcd_red_d[1]) 
);
  OBUF lcd_red_2_obuf (
    .O(lcd_red[2]),
    .I(lcd_red_d[2]) 
);
  OBUF lcd_red_3_obuf (
    .O(lcd_red[3]),
    .I(lcd_red_d[3]) 
);
  OBUF lcd_red_4_obuf (
    .O(lcd_red[4]),
    .I(lcd_red_d[4]) 
);
  OBUF lcd_green_0_obuf (
    .O(lcd_green[0]),
    .I(GND) 
);
  OBUF lcd_green_1_obuf (
    .O(lcd_green[1]),
    .I(lcd_green_d[1]) 
);
  OBUF lcd_green_2_obuf (
    .O(lcd_green[2]),
    .I(lcd_green_d[2]) 
);
  OBUF lcd_green_3_obuf (
    .O(lcd_green[3]),
    .I(lcd_green_d[3]) 
);
  OBUF lcd_green_4_obuf (
    .O(lcd_green[4]),
    .I(lcd_green_d[4]) 
);
  OBUF lcd_green_5_obuf (
    .O(lcd_green[5]),
    .I(lcd_green_d[5]) 
);
  OBUF lcd_blue_0_obuf (
    .O(lcd_blue[0]),
    .I(lcd_blue_d[0]) 
);
  OBUF lcd_blue_1_obuf (
    .O(lcd_blue[1]),
    .I(lcd_blue_d[1]) 
);
  OBUF lcd_blue_2_obuf (
    .O(lcd_blue[2]),
    .I(lcd_blue_d[2]) 
);
  OBUF lcd_blue_3_obuf (
    .O(lcd_blue[3]),
    .I(lcd_blue_d[3]) 
);
  OBUF lcd_blue_4_obuf (
    .O(lcd_blue[4]),
    .I(lcd_blue_d[4]) 
);
  OBUF lcd_bl_obuf (
    .O(lcd_bl),
    .I(VCC) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT2 n17_s0 (
    .F(n17_4),
    .I0(ff_reset[1]),
    .I1(n17_5) 
);
defparam n17_s0.INIT=4'hB;
  LUT2 n412_s1 (
    .F(n412_4),
    .I0(n69_3),
    .I1(ff_reset[6]) 
);
defparam n412_s1.INIT=4'hB;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(n69_4),
    .I1(n69_5),
    .I2(n69_6),
    .I3(n69_7) 
);
defparam n69_s0.INIT=16'h8000;
  LUT2 n199_s3 (
    .F(n199_9),
    .I0(td_d[2]),
    .I1(td_d[3]) 
);
defparam n199_s3.INIT=4'h6;
  LUT4 n17_s1 (
    .F(n17_5),
    .I0(ff_reset[2]),
    .I1(ff_reset[3]),
    .I2(ff_reset[4]),
    .I3(ff_reset[5]) 
);
defparam n17_s1.INIT=16'h0001;
  LUT4 n69_s1 (
    .F(n69_4),
    .I0(ff_count[7]),
    .I1(ff_count[9]),
    .I2(ff_count[8]),
    .I3(ff_count[6]) 
);
defparam n69_s1.INIT=16'h1000;
  LUT3 n69_s2 (
    .F(n69_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n69_8) 
);
defparam n69_s2.INIT=8'h80;
  LUT4 n69_s3 (
    .F(n69_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n69_s3.INIT=16'h4000;
  LUT3 n69_s4 (
    .F(n69_7),
    .I0(n69_9),
    .I1(n69_10),
    .I2(n69_11) 
);
defparam n69_s4.INIT=8'h80;
  LUT4 n69_s5 (
    .F(n69_8),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam n69_s5.INIT=16'h8000;
  LUT4 n69_s6 (
    .F(n69_9),
    .I0(ff_count[14]),
    .I1(ff_count[15]),
    .I2(ff_count[16]),
    .I3(ff_count[17]) 
);
defparam n69_s6.INIT=16'h8000;
  LUT4 n69_s7 (
    .F(n69_10),
    .I0(ff_count[22]),
    .I1(ff_count[23]),
    .I2(ff_count[24]),
    .I3(ff_count[25]) 
);
defparam n69_s7.INIT=16'h1000;
  LUT4 n69_s8 (
    .F(n69_11),
    .I0(ff_count[19]),
    .I1(ff_count[18]),
    .I2(ff_count[20]),
    .I3(ff_count[21]) 
);
defparam n69_s8.INIT=16'h4000;
  LUT4 n32_s2 (
    .F(n32_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n32_s2.INIT=16'hEAAA;
  LUT4 n36_s2 (
    .F(n36_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n36_s2.INIT=16'h7FFF;
  LUT4 n33_s2 (
    .F(n33_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n33_s2.INIT=16'hBFC0;
  LUT4 n34_s2 (
    .F(n34_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n34_s2.INIT=16'hBC3C;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n35_s3.INIT=16'hB333;
  DFF ff_reset_5_s0 (
    .Q(ff_reset[5]),
    .D(ff_reset[4]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_5_s0.INIT=1'b0;
  DFF ff_reset_4_s0 (
    .Q(ff_reset[4]),
    .D(ff_reset[3]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_4_s0.INIT=1'b0;
  DFF ff_reset_3_s0 (
    .Q(ff_reset[3]),
    .D(ff_reset[2]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_3_s0.INIT=1'b0;
  DFF ff_reset_2_s0 (
    .Q(ff_reset[2]),
    .D(ff_reset[1]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_2_s0.INIT=1'b0;
  DFF ff_reset_1_s0 (
    .Q(ff_reset[1]),
    .D(ff_reset[0]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_1_s0.INIT=1'b0;
  DFF ff_reset_0_s0 (
    .Q(ff_reset[0]),
    .D(VCC),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_0_s0.INIT=1'b0;
  DFFR ff_count_25_s0 (
    .Q(ff_count[25]),
    .D(n71_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_25_s0.INIT=1'b0;
  DFFR ff_count_24_s0 (
    .Q(ff_count[24]),
    .D(n72_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_24_s0.INIT=1'b0;
  DFFR ff_count_23_s0 (
    .Q(ff_count[23]),
    .D(n73_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_23_s0.INIT=1'b0;
  DFFR ff_count_22_s0 (
    .Q(ff_count[22]),
    .D(n74_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_22_s0.INIT=1'b0;
  DFFR ff_count_21_s0 (
    .Q(ff_count[21]),
    .D(n75_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_21_s0.INIT=1'b0;
  DFFR ff_count_20_s0 (
    .Q(ff_count[20]),
    .D(n76_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_20_s0.INIT=1'b0;
  DFFR ff_count_19_s0 (
    .Q(ff_count[19]),
    .D(n77_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_19_s0.INIT=1'b0;
  DFFR ff_count_18_s0 (
    .Q(ff_count[18]),
    .D(n78_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_18_s0.INIT=1'b0;
  DFFR ff_count_17_s0 (
    .Q(ff_count[17]),
    .D(n79_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_17_s0.INIT=1'b0;
  DFFR ff_count_16_s0 (
    .Q(ff_count[16]),
    .D(n80_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_16_s0.INIT=1'b0;
  DFFR ff_count_15_s0 (
    .Q(ff_count[15]),
    .D(n81_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_15_s0.INIT=1'b0;
  DFFR ff_count_14_s0 (
    .Q(ff_count[14]),
    .D(n82_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_14_s0.INIT=1'b0;
  DFFR ff_count_13_s0 (
    .Q(ff_count[13]),
    .D(n83_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_13_s0.INIT=1'b0;
  DFFR ff_count_12_s0 (
    .Q(ff_count[12]),
    .D(n84_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_12_s0.INIT=1'b0;
  DFFR ff_count_11_s0 (
    .Q(ff_count[11]),
    .D(n85_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_11_s0.INIT=1'b0;
  DFFR ff_count_10_s0 (
    .Q(ff_count[10]),
    .D(n86_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_10_s0.INIT=1'b0;
  DFFR ff_count_9_s0 (
    .Q(ff_count[9]),
    .D(n87_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_9_s0.INIT=1'b0;
  DFFR ff_count_8_s0 (
    .Q(ff_count[8]),
    .D(n88_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_8_s0.INIT=1'b0;
  DFFR ff_count_7_s0 (
    .Q(ff_count[7]),
    .D(n89_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_7_s0.INIT=1'b0;
  DFFR ff_count_6_s0 (
    .Q(ff_count[6]),
    .D(n90_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_6_s0.INIT=1'b0;
  DFFR ff_count_5_s0 (
    .Q(ff_count[5]),
    .D(n91_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_5_s0.INIT=1'b0;
  DFFR ff_count_4_s0 (
    .Q(ff_count[4]),
    .D(n92_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_4_s0.INIT=1'b0;
  DFFR ff_count_3_s0 (
    .Q(ff_count[3]),
    .D(n93_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_3_s0.INIT=1'b0;
  DFFR ff_count_2_s0 (
    .Q(ff_count[2]),
    .D(n94_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_2_s0.INIT=1'b0;
  DFFR ff_count_1_s0 (
    .Q(ff_count[1]),
    .D(n95_1),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_1_s0.INIT=1'b0;
  DFFR ff_count_0_s0 (
    .Q(ff_count[0]),
    .D(n96_6),
    .CLK(O_sdram_clk_d),
    .RESET(n412_4) 
);
defparam ff_count_0_s0.INIT=1'b0;
  DFFRE ff_led_1_s0 (
    .Q(td_d[3]),
    .D(n199_9),
    .CLK(O_sdram_clk_d),
    .CE(n69_3),
    .RESET(n203_5) 
);
defparam ff_led_1_s0.INIT=1'b0;
  DFFRE ff_led_0_s0 (
    .Q(td_d[2]),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n69_3),
    .RESET(n203_5) 
);
defparam ff_led_0_s0.INIT=1'b0;
  DFF ff_reset_6_s0 (
    .Q(ff_reset[6]),
    .D(n17_4),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_6_s0.INIT=1'b0;
  DFFS ff_wait_4_s1 (
    .Q(twait_d),
    .D(n36_10),
    .CLK(O_sdram_clk_d),
    .SET(GND) 
);
defparam ff_wait_4_s1.INIT=1'b1;
  DFF ff_wait_3_s2 (
    .Q(ff_wait[3]),
    .D(n32_10),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_3_s2.INIT=1'b0;
  DFF ff_wait_2_s2 (
    .Q(ff_wait[2]),
    .D(n33_7),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_2_s2.INIT=1'b0;
  DFF ff_wait_1_s2 (
    .Q(ff_wait[1]),
    .D(n34_7),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_1_s2.INIT=1'b0;
  DFF ff_wait_0_s2 (
    .Q(ff_wait[0]),
    .D(n35_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_0_s2.INIT=1'b0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(ff_count[1]),
    .I1(ff_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(ff_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(ff_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(ff_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(ff_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(ff_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(ff_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(ff_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(ff_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(ff_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_2),
    .I0(ff_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  ALU n84_s (
    .SUM(n84_1),
    .COUT(n84_2),
    .I0(ff_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n85_2) 
);
defparam n84_s.ALU_MODE=0;
  ALU n83_s (
    .SUM(n83_1),
    .COUT(n83_2),
    .I0(ff_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n84_2) 
);
defparam n83_s.ALU_MODE=0;
  ALU n82_s (
    .SUM(n82_1),
    .COUT(n82_2),
    .I0(ff_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n83_2) 
);
defparam n82_s.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(ff_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n82_2) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_2),
    .I0(ff_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  ALU n79_s (
    .SUM(n79_1),
    .COUT(n79_2),
    .I0(ff_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n80_2) 
);
defparam n79_s.ALU_MODE=0;
  ALU n78_s (
    .SUM(n78_1),
    .COUT(n78_2),
    .I0(ff_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n79_2) 
);
defparam n78_s.ALU_MODE=0;
  ALU n77_s (
    .SUM(n77_1),
    .COUT(n77_2),
    .I0(ff_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n78_2) 
);
defparam n77_s.ALU_MODE=0;
  ALU n76_s (
    .SUM(n76_1),
    .COUT(n76_2),
    .I0(ff_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n77_2) 
);
defparam n76_s.ALU_MODE=0;
  ALU n75_s (
    .SUM(n75_1),
    .COUT(n75_2),
    .I0(ff_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n76_2) 
);
defparam n75_s.ALU_MODE=0;
  ALU n74_s (
    .SUM(n74_1),
    .COUT(n74_2),
    .I0(ff_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n75_2) 
);
defparam n74_s.ALU_MODE=0;
  ALU n73_s (
    .SUM(n73_1),
    .COUT(n73_2),
    .I0(ff_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n74_2) 
);
defparam n73_s.ALU_MODE=0;
  ALU n72_s (
    .SUM(n72_1),
    .COUT(n72_2),
    .I0(ff_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n73_2) 
);
defparam n72_s.ALU_MODE=0;
  ALU n71_s (
    .SUM(n71_1),
    .COUT(n71_0_COUT),
    .I0(ff_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n72_2) 
);
defparam n71_s.ALU_MODE=0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n687_3) 
);
  INV n203_s2 (
    .O(n203_5),
    .I(ff_reset[6]) 
);
  INV n96_s2 (
    .O(n96_6),
    .I(ff_count[0]) 
);
  INV n200_s2 (
    .O(n200_6),
    .I(td_d[2]) 
);
  Gowin_PLL u_pll (
    .clk27m_d(clk27m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n203_5(n203_5),
    .w_dl_clk(w_dl_clk),
    .w_dh_clk(w_dh_clk),
    .w_sdram_write_n(w_sdram_write_n),
    .ff_reset(ff_reset[6]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n687_3(n687_3),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  vdp_inst u_v9958 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_sdr_ready(ff_sdr_ready),
    .n203_5(n203_5),
    .ff_reset(ff_reset[6]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_sdram_write_n(w_sdram_write_n),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .w_sdram_address(w_sdram_address[16:0]),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tang20cart_msx */
