  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/vitis.tcl'
INFO: [HLS 200-1510] Running: open_component -reset solution_multiplication_mant_component -flow_target vivado 
INFO: [HLS 200-10] Creating and opening component '/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/solution_multiplication_mant_component'.
INFO: [HLS 200-10] Cleaning up the component database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/solution_multiplication_mant_component/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/solution_multiplication_mant_component/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top mult_mxint_mant 
INFO: [HLS 200-1510] Running: add_files /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp 
INFO: [HLS 200-10] Adding design file '/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 4 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/solution_multiplication_mant_component/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.97 seconds; current allocated memory: 264.723 MB.
INFO: [HLS 200-10] Analyzing design file '/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp' ... 
ERROR: [HLS 207-3727] member reference base type 'int' is not a structure or union (/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4:621)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:03; Allocated memory: 17.102 MB.
 
    while executing
"source /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/vitis.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 1.95 seconds. Total CPU system time: 0.39 seconds. Total elapsed time: 4.74 seconds; peak allocated memory: 265.824 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
