# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# Date created = 12:54:10  June 30, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sram_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY block1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:54:10  JUNE 30, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.0 Lite Edition"
set_global_assignment -name VHDL_FILE sram.vhd
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VECTOR_WAVEFORM_FILE Test/Waveform.vwf
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH sram_vhd_vec_tst -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME sram_vhd_vec_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME I1 -section_id sram_vhd_vec_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME sram_vhd_vec_tst -section_id sram_vhd_vec_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/Waveform.vwf.vht -section_id sram_vhd_vec_tst
set_global_assignment -name VHDL_FILE contr.vhd
set_global_assignment -name BDF_FILE block1.bdf
set_location_assignment PIN_AF8 -to CHIP_ENABLE
set_location_assignment PIN_AB28 -to Data_in[0]
set_location_assignment PIN_AC28 -to Data_in[1]
set_location_assignment PIN_AC27 -to Data_in[2]
set_location_assignment PIN_AD27 -to Data_in[3]
set_location_assignment PIN_AB27 -to Data_in[4]
set_location_assignment PIN_AC26 -to Data_in[5]
set_location_assignment PIN_AD26 -to Data_in[6]
set_location_assignment PIN_AB26 -to Data_in[7]
set_location_assignment PIN_AD4 -to LB
set_location_assignment PIN_G19 -to LEDs[0]
set_location_assignment PIN_F19 -to LEDs[1]
set_location_assignment PIN_E19 -to LEDs[2]
set_location_assignment PIN_F21 -to LEDs[3]
set_location_assignment PIN_F18 -to LEDs[4]
set_location_assignment PIN_E18 -to LEDs[5]
set_location_assignment PIN_J19 -to LEDs[6]
set_location_assignment PIN_H19 -to LEDs[7]
set_location_assignment PIN_J17 -to LEDs[8]
set_location_assignment PIN_G17 -to LEDs[9]
set_location_assignment PIN_J15 -to LEDs[10]
set_location_assignment PIN_H16 -to LEDs[11]
set_location_assignment PIN_J16 -to LEDs[12]
set_location_assignment PIN_H17 -to LEDs[13]
set_location_assignment PIN_F15 -to LEDs[14]
set_location_assignment PIN_G15 -to LEDs[15]
set_location_assignment PIN_AC4 -to UB
set_location_assignment PIN_AE8 -to Write_enable
set_location_assignment PIN_AB7 -to addr[0]
set_location_assignment PIN_AD7 -to addr[1]
set_location_assignment PIN_AE7 -to addr[2]
set_location_assignment PIN_AC7 -to addr[3]
set_location_assignment PIN_AB6 -to addr[4]
set_location_assignment PIN_AE6 -to addr[5]
set_location_assignment PIN_AB5 -to addr[6]
set_location_assignment PIN_AC5 -to addr[7]
set_location_assignment PIN_AF5 -to addr[8]
set_location_assignment PIN_T7 -to addr[9]
set_location_assignment PIN_AF2 -to addr[10]
set_location_assignment PIN_AD3 -to addr[11]
set_location_assignment PIN_AB4 -to addr[12]
set_location_assignment PIN_AC3 -to addr[13]
set_location_assignment PIN_AA4 -to addr[14]
set_location_assignment PIN_AB11 -to addr[15]
set_location_assignment PIN_AC11 -to addr[16]
set_location_assignment PIN_AB9 -to addr[17]
set_location_assignment PIN_T8 -to addr[19]
set_location_assignment PIN_AB8 -to addr[18]
set_location_assignment PIN_Y2 -to clk
set_location_assignment PIN_R24 -to count_enable
set_location_assignment PIN_AH3 -to dq[0]
set_location_assignment PIN_AF4 -to dq[1]
set_location_assignment PIN_AG4 -to dq[2]
set_location_assignment PIN_AH4 -to dq[3]
set_location_assignment PIN_AF6 -to dq[4]
set_location_assignment PIN_AG6 -to dq[5]
set_location_assignment PIN_AH6 -to dq[6]
set_location_assignment PIN_AF7 -to dq[7]
set_location_assignment PIN_AD1 -to dq[8]
set_location_assignment PIN_AD2 -to dq[9]
set_location_assignment PIN_AE2 -to dq[10]
set_location_assignment PIN_AE1 -to dq[11]
set_location_assignment PIN_AE3 -to dq[12]
set_location_assignment PIN_AE4 -to dq[13]
set_location_assignment PIN_AF3 -to dq[14]
set_location_assignment PIN_AG3 -to dq[15]
set_location_assignment PIN_AD5 -to output_enable
set_location_assignment PIN_Y23 -to read_write
set_location_assignment PIN_M23 -to reset
set_location_assignment PIN_M21 -to start
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_G21 -to led_verde[7]
set_location_assignment PIN_G22 -to led_verde[6]
set_location_assignment PIN_G20 -to led_verde[5]
set_location_assignment PIN_H21 -to led_verde[4]
set_location_assignment PIN_E24 -to led_verde[3]
set_location_assignment PIN_E25 -to led_verde[2]
set_location_assignment PIN_E22 -to led_verde[1]
set_location_assignment PIN_E21 -to led_verde[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top