0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v,1648453111,verilog,,,,lab4_4_test,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/binary_up_2digit_counter.v,1647513183,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/display_7seg.v,,binary_up_2digit_counter,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/display_7seg.v,1647511185,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/extract.v,,display_7seg,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/extract.v,1647511339,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/frequency_divider.v,,extract,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/frequency_divider.v,1647510809,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v,,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v,1648470891,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v,,lab4_4,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v,1647511762,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v,,segment7,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v,1647511818,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v,,segment7_frequency_divider,,,,,,,,
