<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\fpfir\OneDrive\Documentos\GitHub\LCD_Demo_tang_nano_1k\Demo3_ascii\impl\gwsynthesis\vga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\fpfir\OneDrive\Documentos\GitHub\LCD_Demo_tang_nano_1k\Demo3_ascii\src\lcd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr  6 15:56:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>670</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>224</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.020</td>
<td>49.950
<td>0.000</td>
<td>10.010</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>49.950(MHz)</td>
<td style="color: #FF0000;" class = "error">37.913(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>-60.369</td>
<td>24</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.356</td>
<td>lcd_inst/x_2_4_s0/Q</td>
<td>lcd_inst/LCD_B_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>25.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.140</td>
<td>lcd_inst/x_2_4_s0/Q</td>
<td>lcd_inst/LCD_G_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>25.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.140</td>
<td>lcd_inst/x_2_4_s0/Q</td>
<td>lcd_inst/LCD_R_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>25.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.700</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.510</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.265</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_0_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.237</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.265</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_1_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.237</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.231</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_2_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.231</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_3_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.948</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_7_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>22.921</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.146</td>
<td>lcd_inst/x_2_0_s0/Q</td>
<td>lcd_inst/font_addr_4_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>22.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.912</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.492</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.741</td>
<td>lcd_inst/x_2_0_s0/Q</td>
<td>lcd_inst/font_addr_6_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.741</td>
<td>lcd_inst/x_2_0_s0/Q</td>
<td>lcd_inst/font_addr_10_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.675</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.255</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.603</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_7_s0/RESET</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.575</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.467</td>
<td>lcd_inst/x_2_0_s0/Q</td>
<td>lcd_inst/font_addr_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.350</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_5_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.322</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.350</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_8_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.322</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.124</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_9_s0/SET</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.096</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.766</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_5_s0/RESET</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.738</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.766</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_8_s0/RESET</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.738</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.764</td>
<td>lcd_inst/x_2_5_s0/Q</td>
<td>lcd_inst/font_addr_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.177</td>
<td>lcd_inst/x_2_0_s0/Q</td>
<td>lcd_inst/font_addr_9_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.150</td>
</tr>
<tr>
<td>25</td>
<td>0.174</td>
<td>lcd_inst/x_2_0_s0/Q</td>
<td>lcd_inst/font_addr_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>19.406</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.614</td>
<td>lcd_inst/delay_flag_s0/Q</td>
<td>lcd_inst/x_2_0_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.628</td>
</tr>
<tr>
<td>2</td>
<td>0.778</td>
<td>lcd_inst/i_23_s0/Q</td>
<td>lcd_inst/i_23_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>3</td>
<td>0.778</td>
<td>lcd_inst/i_3_18_s0/Q</td>
<td>lcd_inst/i_3_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>4</td>
<td>0.778</td>
<td>lcd_inst/i_3_22_s0/Q</td>
<td>lcd_inst/i_3_22_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>5</td>
<td>0.778</td>
<td>lcd_inst/i_3_26_s0/Q</td>
<td>lcd_inst/i_3_26_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>6</td>
<td>0.778</td>
<td>lcd_inst/i_2_3_s0/Q</td>
<td>lcd_inst/i_2_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>7</td>
<td>0.778</td>
<td>lcd_inst/i_2_4_s0/Q</td>
<td>lcd_inst/i_2_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>8</td>
<td>0.778</td>
<td>lcd_inst/i_2_6_s0/Q</td>
<td>lcd_inst/i_2_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>9</td>
<td>0.778</td>
<td>lcd_inst/i_2_8_s0/Q</td>
<td>lcd_inst/i_2_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>10</td>
<td>0.778</td>
<td>lcd_inst/i_2_9_s0/Q</td>
<td>lcd_inst/i_2_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>lcd_inst/i_2_14_s0/Q</td>
<td>lcd_inst/i_2_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>0.778</td>
<td>lcd_inst/i_2_15_s0/Q</td>
<td>lcd_inst/i_2_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>13</td>
<td>0.778</td>
<td>lcd_inst/vx_1_s0/Q</td>
<td>lcd_inst/vx_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>14</td>
<td>0.780</td>
<td>lcd_inst/i_3_20_s0/Q</td>
<td>lcd_inst/i_3_20_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>15</td>
<td>0.781</td>
<td>lcd_inst/i_3_19_s0/Q</td>
<td>lcd_inst/i_3_19_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.781</td>
</tr>
<tr>
<td>16</td>
<td>0.781</td>
<td>lcd_inst/i_2_17_s0/Q</td>
<td>lcd_inst/i_2_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.781</td>
</tr>
<tr>
<td>17</td>
<td>0.782</td>
<td>lcd_inst/x_0_s1/Q</td>
<td>lcd_inst/x_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.782</td>
</tr>
<tr>
<td>18</td>
<td>0.782</td>
<td>lcd_inst/vertical_3_s0/Q</td>
<td>lcd_inst/vertical_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.782</td>
</tr>
<tr>
<td>19</td>
<td>0.784</td>
<td>lcd_inst/text_index_s2/Q</td>
<td>lcd_inst/text_index_s2/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.784</td>
</tr>
<tr>
<td>20</td>
<td>0.785</td>
<td>lcd_inst/vertical_5_s0/Q</td>
<td>lcd_inst/vertical_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>21</td>
<td>0.785</td>
<td>lcd_inst/horizontal_8_s0/Q</td>
<td>lcd_inst/horizontal_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>22</td>
<td>0.786</td>
<td>lcd_inst/horizontal_10_s0/Q</td>
<td>lcd_inst/horizontal_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>23</td>
<td>0.786</td>
<td>lcd_inst/horizontal_0_s0/Q</td>
<td>lcd_inst/horizontal_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>24</td>
<td>0.786</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/horizontal_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>25</td>
<td>0.789</td>
<td>lcd_inst/horizontal_7_s0/Q</td>
<td>lcd_inst/horizontal_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.789</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/vertical_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/font_addr_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/i_2_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/i_2_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/i_2_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/i_2_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_B_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>lcd_inst/x_2_4_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_4_s0/Q</td>
</tr>
<tr>
<td>5.175</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>lcd_inst/n146_s4/I2</td>
</tr>
<tr>
<td>6.384</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n146_s4/F</td>
</tr>
<tr>
<td>7.673</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>lcd_inst/n1124_s4/I0</td>
</tr>
<tr>
<td>8.577</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1124_s4/F</td>
</tr>
<tr>
<td>10.025</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>lcd_inst/n140_s56/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n140_s56/F</td>
</tr>
<tr>
<td>12.864</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>lcd_inst/n289_s/I0</td>
</tr>
<tr>
<td>13.918</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n289_s/COUT</td>
</tr>
<tr>
<td>13.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>lcd_inst/n288_s/CIN</td>
</tr>
<tr>
<td>13.980</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n288_s/COUT</td>
</tr>
<tr>
<td>13.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>lcd_inst/n287_s/CIN</td>
</tr>
<tr>
<td>14.043</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n287_s/COUT</td>
</tr>
<tr>
<td>15.560</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>lcd_inst/n316_s4/I0</td>
</tr>
<tr>
<td>16.248</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n316_s4/F</td>
</tr>
<tr>
<td>16.260</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>lcd_inst/n316_s3/I1</td>
</tr>
<tr>
<td>16.948</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n316_s3/F</td>
</tr>
<tr>
<td>17.413</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>lcd_inst/n331_s17/I3</td>
</tr>
<tr>
<td>18.101</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s17/F</td>
</tr>
<tr>
<td>18.107</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>lcd_inst/n331_s20/I0</td>
</tr>
<tr>
<td>19.243</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s20/F</td>
</tr>
<tr>
<td>19.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>lcd_inst/n331_s19/I0</td>
</tr>
<tr>
<td>19.407</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s19/O</td>
</tr>
<tr>
<td>21.022</td>
<td>1.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>lcd_inst/n3007_s26/I3</td>
</tr>
<tr>
<td>22.157</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s26/F</td>
</tr>
<tr>
<td>23.763</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>lcd_inst/n3007_s11/I0</td>
</tr>
<tr>
<td>24.645</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s11/F</td>
</tr>
<tr>
<td>25.105</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>lcd_inst/n3007_s3/I2</td>
</tr>
<tr>
<td>26.241</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s3/F</td>
</tr>
<tr>
<td>27.683</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>lcd_inst/n3007_s1/I1</td>
</tr>
<tr>
<td>28.588</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s1/F</td>
</tr>
<tr>
<td>28.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_B_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>lcd_inst/LCD_B_4_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>lcd_inst/LCD_B_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.402, 43.960%; route: 14.030, 54.096%; tC2Q: 0.504, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>lcd_inst/x_2_4_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_4_s0/Q</td>
</tr>
<tr>
<td>5.175</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>lcd_inst/n146_s4/I2</td>
</tr>
<tr>
<td>6.384</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n146_s4/F</td>
</tr>
<tr>
<td>7.673</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>lcd_inst/n1124_s4/I0</td>
</tr>
<tr>
<td>8.577</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1124_s4/F</td>
</tr>
<tr>
<td>10.025</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>lcd_inst/n140_s56/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n140_s56/F</td>
</tr>
<tr>
<td>12.864</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>lcd_inst/n289_s/I0</td>
</tr>
<tr>
<td>13.918</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n289_s/COUT</td>
</tr>
<tr>
<td>13.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>lcd_inst/n288_s/CIN</td>
</tr>
<tr>
<td>13.980</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n288_s/COUT</td>
</tr>
<tr>
<td>13.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>lcd_inst/n287_s/CIN</td>
</tr>
<tr>
<td>14.043</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n287_s/COUT</td>
</tr>
<tr>
<td>15.560</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>lcd_inst/n316_s4/I0</td>
</tr>
<tr>
<td>16.248</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n316_s4/F</td>
</tr>
<tr>
<td>16.260</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>lcd_inst/n316_s3/I1</td>
</tr>
<tr>
<td>16.948</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n316_s3/F</td>
</tr>
<tr>
<td>17.413</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>lcd_inst/n331_s17/I3</td>
</tr>
<tr>
<td>18.101</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s17/F</td>
</tr>
<tr>
<td>18.107</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>lcd_inst/n331_s20/I0</td>
</tr>
<tr>
<td>19.243</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s20/F</td>
</tr>
<tr>
<td>19.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>lcd_inst/n331_s19/I0</td>
</tr>
<tr>
<td>19.407</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s19/O</td>
</tr>
<tr>
<td>21.022</td>
<td>1.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>lcd_inst/n3007_s26/I3</td>
</tr>
<tr>
<td>22.157</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s26/F</td>
</tr>
<tr>
<td>23.763</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>lcd_inst/n3007_s11/I0</td>
</tr>
<tr>
<td>24.645</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s11/F</td>
</tr>
<tr>
<td>25.105</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>lcd_inst/n3007_s3/I2</td>
</tr>
<tr>
<td>26.241</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s3/F</td>
</tr>
<tr>
<td>27.683</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>lcd_inst/n3001_s1/I1</td>
</tr>
<tr>
<td>28.372</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3001_s1/F</td>
</tr>
<tr>
<td>28.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_G_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>lcd_inst/LCD_G_5_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.186, 43.490%; route: 14.030, 54.549%; tC2Q: 0.504, 1.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>lcd_inst/x_2_4_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_4_s0/Q</td>
</tr>
<tr>
<td>5.175</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>lcd_inst/n146_s4/I2</td>
</tr>
<tr>
<td>6.384</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n146_s4/F</td>
</tr>
<tr>
<td>7.673</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>lcd_inst/n1124_s4/I0</td>
</tr>
<tr>
<td>8.577</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1124_s4/F</td>
</tr>
<tr>
<td>10.025</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>lcd_inst/n140_s56/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n140_s56/F</td>
</tr>
<tr>
<td>12.864</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>lcd_inst/n289_s/I0</td>
</tr>
<tr>
<td>13.918</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n289_s/COUT</td>
</tr>
<tr>
<td>13.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>lcd_inst/n288_s/CIN</td>
</tr>
<tr>
<td>13.980</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n288_s/COUT</td>
</tr>
<tr>
<td>13.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>lcd_inst/n287_s/CIN</td>
</tr>
<tr>
<td>14.043</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n287_s/COUT</td>
</tr>
<tr>
<td>15.560</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>lcd_inst/n316_s4/I0</td>
</tr>
<tr>
<td>16.248</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n316_s4/F</td>
</tr>
<tr>
<td>16.260</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>lcd_inst/n316_s3/I1</td>
</tr>
<tr>
<td>16.948</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n316_s3/F</td>
</tr>
<tr>
<td>17.413</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>lcd_inst/n331_s17/I3</td>
</tr>
<tr>
<td>18.101</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s17/F</td>
</tr>
<tr>
<td>18.107</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>lcd_inst/n331_s20/I0</td>
</tr>
<tr>
<td>19.243</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s20/F</td>
</tr>
<tr>
<td>19.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>lcd_inst/n331_s19/I0</td>
</tr>
<tr>
<td>19.407</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n331_s19/O</td>
</tr>
<tr>
<td>21.022</td>
<td>1.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>lcd_inst/n3007_s26/I3</td>
</tr>
<tr>
<td>22.157</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s26/F</td>
</tr>
<tr>
<td>23.763</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>lcd_inst/n3007_s11/I0</td>
</tr>
<tr>
<td>24.645</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s11/F</td>
</tr>
<tr>
<td>25.105</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>lcd_inst/n3007_s3/I2</td>
</tr>
<tr>
<td>26.241</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s3/F</td>
</tr>
<tr>
<td>27.683</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>lcd_inst/n2996_s1/I1</td>
</tr>
<tr>
<td>28.372</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2996_s1/F</td>
</tr>
<tr>
<td>28.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>lcd_inst/LCD_R_4_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>lcd_inst/LCD_R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.186, 43.490%; route: 14.030, 54.549%; tC2Q: 0.504, 1.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>lcd_inst/n2032_s26/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s26/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd_inst/n2260_s20/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s20/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n2260_s13/I3</td>
</tr>
<tr>
<td>11.728</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s13/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>lcd_inst/n2257_s38/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s38/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>lcd_inst/n2257_s24/I0</td>
</tr>
<tr>
<td>15.538</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s24/F</td>
</tr>
<tr>
<td>15.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>lcd_inst/n2257_s15/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s15/F</td>
</tr>
<tr>
<td>18.903</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd_inst/n2028_s11/I1</td>
</tr>
<tr>
<td>20.038</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s11/F</td>
</tr>
<tr>
<td>21.491</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>lcd_inst/n2028_s6/I1</td>
</tr>
<tr>
<td>22.627</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s6/F</td>
</tr>
<tr>
<td>23.009</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>lcd_inst/n2031_s3/I1</td>
</tr>
<tr>
<td>24.144</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2031_s3/F</td>
</tr>
<tr>
<td>25.932</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd_inst/font_addr_5_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.240, 39.691%; route: 13.536, 58.144%; tC2Q: 0.504, 2.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>lcd_inst/n2032_s26/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s26/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd_inst/n2260_s20/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s20/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n2260_s13/I3</td>
</tr>
<tr>
<td>11.728</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s13/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>lcd_inst/n2257_s38/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s38/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>lcd_inst/n2257_s24/I0</td>
</tr>
<tr>
<td>15.538</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s24/F</td>
</tr>
<tr>
<td>15.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>lcd_inst/n2257_s15/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s15/F</td>
</tr>
<tr>
<td>18.903</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd_inst/n2028_s11/I1</td>
</tr>
<tr>
<td>20.038</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s11/F</td>
</tr>
<tr>
<td>21.491</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>lcd_inst/n2028_s6/I1</td>
</tr>
<tr>
<td>22.627</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s6/F</td>
</tr>
<tr>
<td>23.009</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>lcd_inst/n2031_s3/I1</td>
</tr>
<tr>
<td>24.144</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2031_s3/F</td>
</tr>
<tr>
<td>25.053</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>lcd_inst/n2261_s3/I3</td>
</tr>
<tr>
<td>25.741</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2261_s3/F</td>
</tr>
<tr>
<td>25.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>lcd_inst/font_addr_6_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.929, 43.000%; route: 12.657, 54.817%; tC2Q: 0.504, 2.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>22.208</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>lcd_inst/n2959_s3/I3</td>
</tr>
<tr>
<td>23.417</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2959_s3/F</td>
</tr>
<tr>
<td>24.308</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>lcd_inst/n4414_s0/I0</td>
</tr>
<tr>
<td>25.475</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4414_s0/F</td>
</tr>
<tr>
<td>25.889</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>lcd_inst/font_addr_0_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>lcd_inst/font_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.851, 42.391%; route: 12.883, 55.439%; tC2Q: 0.504, 2.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>22.208</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>lcd_inst/n2959_s3/I3</td>
</tr>
<tr>
<td>23.417</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2959_s3/F</td>
</tr>
<tr>
<td>24.308</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>lcd_inst/n4414_s0/I0</td>
</tr>
<tr>
<td>25.475</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4414_s0/F</td>
</tr>
<tr>
<td>25.889</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>lcd_inst/font_addr_1_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>lcd_inst/font_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.851, 42.391%; route: 12.883, 55.439%; tC2Q: 0.504, 2.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>22.208</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>lcd_inst/n2959_s3/I3</td>
</tr>
<tr>
<td>23.417</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2959_s3/F</td>
</tr>
<tr>
<td>24.308</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>lcd_inst/n4414_s0/I0</td>
</tr>
<tr>
<td>25.475</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4414_s0/F</td>
</tr>
<tr>
<td>25.855</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>lcd_inst/font_addr_2_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>lcd_inst/font_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.851, 42.452%; route: 12.849, 55.375%; tC2Q: 0.504, 2.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>22.208</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>lcd_inst/n2959_s3/I3</td>
</tr>
<tr>
<td>23.417</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2959_s3/F</td>
</tr>
<tr>
<td>24.308</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>lcd_inst/n4414_s0/I0</td>
</tr>
<tr>
<td>25.475</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4414_s0/F</td>
</tr>
<tr>
<td>25.855</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_inst/font_addr_3_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_inst/font_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.851, 42.452%; route: 12.849, 55.375%; tC2Q: 0.504, 2.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>lcd_inst/n2032_s26/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s26/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd_inst/n2260_s20/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s20/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n2260_s13/I3</td>
</tr>
<tr>
<td>11.728</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s13/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>lcd_inst/n2257_s38/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s38/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>lcd_inst/n2257_s24/I0</td>
</tr>
<tr>
<td>15.538</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s24/F</td>
</tr>
<tr>
<td>15.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>lcd_inst/n2257_s15/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s15/F</td>
</tr>
<tr>
<td>18.903</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd_inst/n2028_s11/I1</td>
</tr>
<tr>
<td>20.038</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s11/F</td>
</tr>
<tr>
<td>21.309</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>lcd_inst/font_addr_8_s4/I0</td>
</tr>
<tr>
<td>22.213</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s4/F</td>
</tr>
<tr>
<td>22.220</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>lcd_inst/font_addr_8_s3/I3</td>
</tr>
<tr>
<td>23.124</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s3/F</td>
</tr>
<tr>
<td>23.136</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>lcd_inst/font_addr_7_s3/I1</td>
</tr>
<tr>
<td>24.303</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_7_s3/F</td>
</tr>
<tr>
<td>25.572</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>lcd_inst/font_addr_7_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.945, 43.389%; route: 12.472, 54.411%; tC2Q: 0.504, 2.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R10C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_0_s0/Q</td>
</tr>
<tr>
<td>6.255</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>lcd_inst/n3007_s74/I3</td>
</tr>
<tr>
<td>7.391</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s74/F</td>
</tr>
<tr>
<td>8.668</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>lcd_inst/n2028_s38/I3</td>
</tr>
<tr>
<td>9.550</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s38/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td>lcd_inst/n2028_s23/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s23/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd_inst/n2028_s12/I0</td>
</tr>
<tr>
<td>12.935</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s12/F</td>
</tr>
<tr>
<td>15.254</td>
<td>2.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>lcd_inst/n2260_s7/I2</td>
</tr>
<tr>
<td>16.463</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s7/F</td>
</tr>
<tr>
<td>17.535</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n2260_s4/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s4/F</td>
</tr>
<tr>
<td>20.003</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_inst/n1560_s4/I3</td>
</tr>
<tr>
<td>20.691</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1560_s4/F</td>
</tr>
<tr>
<td>21.242</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/font_addr_9_s3/I1</td>
</tr>
<tr>
<td>21.930</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_9_s3/F</td>
</tr>
<tr>
<td>22.826</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>lcd_inst/font_addr_4_s3/I3</td>
</tr>
<tr>
<td>23.993</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_4_s3/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>lcd_inst/font_addr_4_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.019, 40.777%; route: 12.595, 56.944%; tC2Q: 0.504, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>lcd_inst/n2032_s26/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s26/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd_inst/n2260_s20/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s20/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n2260_s13/I3</td>
</tr>
<tr>
<td>11.728</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s13/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>lcd_inst/n2257_s38/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s38/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>lcd_inst/n2257_s24/I0</td>
</tr>
<tr>
<td>15.538</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s24/F</td>
</tr>
<tr>
<td>15.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>lcd_inst/n2257_s15/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s15/F</td>
</tr>
<tr>
<td>18.903</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd_inst/n2028_s11/I1</td>
</tr>
<tr>
<td>20.038</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s11/F</td>
</tr>
<tr>
<td>21.491</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>lcd_inst/n2028_s6/I1</td>
</tr>
<tr>
<td>22.627</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s6/F</td>
</tr>
<tr>
<td>23.009</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>lcd_inst/n2260_s3/I2</td>
</tr>
<tr>
<td>24.144</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s3/F</td>
</tr>
<tr>
<td>24.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>lcd_inst/font_addr_7_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.240, 42.992%; route: 11.748, 54.662%; tC2Q: 0.504, 2.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R10C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_0_s0/Q</td>
</tr>
<tr>
<td>6.255</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>lcd_inst/n3007_s74/I3</td>
</tr>
<tr>
<td>7.391</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s74/F</td>
</tr>
<tr>
<td>8.668</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>lcd_inst/n2028_s38/I3</td>
</tr>
<tr>
<td>9.550</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s38/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td>lcd_inst/n2028_s23/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s23/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd_inst/n2028_s12/I0</td>
</tr>
<tr>
<td>12.935</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s12/F</td>
</tr>
<tr>
<td>15.254</td>
<td>2.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>lcd_inst/n2260_s7/I2</td>
</tr>
<tr>
<td>16.463</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s7/F</td>
</tr>
<tr>
<td>17.535</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n2260_s4/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s4/F</td>
</tr>
<tr>
<td>20.003</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_inst/n1560_s4/I3</td>
</tr>
<tr>
<td>20.691</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1560_s4/F</td>
</tr>
<tr>
<td>21.242</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/font_addr_9_s3/I1</td>
</tr>
<tr>
<td>21.930</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_9_s3/F</td>
</tr>
<tr>
<td>22.826</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>lcd_inst/font_addr_4_s3/I3</td>
</tr>
<tr>
<td>23.993</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_4_s3/F</td>
</tr>
<tr>
<td>24.365</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>lcd_inst/font_addr_6_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.019, 41.536%; route: 12.190, 56.142%; tC2Q: 0.504, 2.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R10C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_0_s0/Q</td>
</tr>
<tr>
<td>6.255</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>lcd_inst/n3007_s74/I3</td>
</tr>
<tr>
<td>7.391</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s74/F</td>
</tr>
<tr>
<td>8.668</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>lcd_inst/n2028_s38/I3</td>
</tr>
<tr>
<td>9.550</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s38/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td>lcd_inst/n2028_s23/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s23/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd_inst/n2028_s12/I0</td>
</tr>
<tr>
<td>12.935</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s12/F</td>
</tr>
<tr>
<td>15.254</td>
<td>2.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>lcd_inst/n2260_s7/I2</td>
</tr>
<tr>
<td>16.463</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s7/F</td>
</tr>
<tr>
<td>17.535</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n2260_s4/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s4/F</td>
</tr>
<tr>
<td>20.003</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_inst/n1560_s4/I3</td>
</tr>
<tr>
<td>20.691</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1560_s4/F</td>
</tr>
<tr>
<td>21.242</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/font_addr_9_s3/I1</td>
</tr>
<tr>
<td>21.930</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_9_s3/F</td>
</tr>
<tr>
<td>22.826</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>lcd_inst/font_addr_4_s3/I3</td>
</tr>
<tr>
<td>23.993</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_4_s3/F</td>
</tr>
<tr>
<td>24.365</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_inst/font_addr_10_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_inst/font_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.019, 41.536%; route: 12.190, 56.142%; tC2Q: 0.504, 2.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>lcd_inst/n2032_s26/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s26/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd_inst/n2260_s20/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s20/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n2260_s13/I3</td>
</tr>
<tr>
<td>11.728</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s13/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>lcd_inst/n2257_s38/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s38/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>lcd_inst/n2257_s24/I0</td>
</tr>
<tr>
<td>15.538</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s24/F</td>
</tr>
<tr>
<td>15.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>lcd_inst/n2257_s15/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s15/F</td>
</tr>
<tr>
<td>18.903</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd_inst/n2028_s11/I1</td>
</tr>
<tr>
<td>20.032</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s11/F</td>
</tr>
<tr>
<td>20.503</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_inst/n2959_s2/I1</td>
</tr>
<tr>
<td>21.638</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2959_s2/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>lcd_inst/n2028_s4/I3</td>
</tr>
<tr>
<td>22.333</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s4/F</td>
</tr>
<tr>
<td>23.218</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_inst/n2028_s3/I0</td>
</tr>
<tr>
<td>23.906</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s3/F</td>
</tr>
<tr>
<td>23.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_inst/font_addr_8_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.475, 44.580%; route: 11.275, 53.048%; tC2Q: 0.504, 2.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>21.844</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>lcd_inst/n2961_s1/I2</td>
</tr>
<tr>
<td>23.012</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2961_s1/F</td>
</tr>
<tr>
<td>24.227</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>lcd_inst/font_addr_7_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.642, 40.053%; route: 12.429, 57.610%; tC2Q: 0.504, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R10C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_0_s0/Q</td>
</tr>
<tr>
<td>6.255</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>lcd_inst/n3007_s74/I3</td>
</tr>
<tr>
<td>7.391</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s74/F</td>
</tr>
<tr>
<td>8.668</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>lcd_inst/n2028_s38/I3</td>
</tr>
<tr>
<td>9.550</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s38/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td>lcd_inst/n2028_s23/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s23/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd_inst/n2028_s12/I0</td>
</tr>
<tr>
<td>12.935</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s12/F</td>
</tr>
<tr>
<td>15.254</td>
<td>2.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>lcd_inst/n2260_s7/I2</td>
</tr>
<tr>
<td>16.463</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s7/F</td>
</tr>
<tr>
<td>17.535</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n2260_s4/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s4/F</td>
</tr>
<tr>
<td>20.168</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>lcd_inst/n2032_s5/I1</td>
</tr>
<tr>
<td>21.376</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s5/F</td>
</tr>
<tr>
<td>21.382</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>lcd_inst/n2032_s3/I3</td>
</tr>
<tr>
<td>22.550</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s3/F</td>
</tr>
<tr>
<td>23.010</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>lcd_inst/n2032_s2/I0</td>
</tr>
<tr>
<td>23.699</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s2/F</td>
</tr>
<tr>
<td>23.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>lcd_inst/font_addr_4_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.539, 45.322%; route: 11.004, 52.282%; tC2Q: 0.504, 2.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>lcd_inst/n2032_s26/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s26/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd_inst/n2260_s20/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s20/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n2260_s13/I3</td>
</tr>
<tr>
<td>11.728</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s13/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>lcd_inst/n2257_s38/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s38/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>lcd_inst/n2257_s24/I0</td>
</tr>
<tr>
<td>15.538</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s24/F</td>
</tr>
<tr>
<td>15.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>lcd_inst/n2257_s15/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s15/F</td>
</tr>
<tr>
<td>18.903</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd_inst/n2028_s11/I1</td>
</tr>
<tr>
<td>20.038</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s11/F</td>
</tr>
<tr>
<td>21.309</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>lcd_inst/font_addr_8_s4/I0</td>
</tr>
<tr>
<td>22.213</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s4/F</td>
</tr>
<tr>
<td>22.220</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>lcd_inst/font_addr_8_s3/I3</td>
</tr>
<tr>
<td>23.102</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s3/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd_inst/font_addr_5_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.756, 41.065%; route: 12.062, 56.571%; tC2Q: 0.504, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>lcd_inst/n2032_s26/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2032_s26/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd_inst/n2260_s20/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s20/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n2260_s13/I3</td>
</tr>
<tr>
<td>11.728</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s13/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>lcd_inst/n2257_s38/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s38/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>lcd_inst/n2257_s24/I0</td>
</tr>
<tr>
<td>15.538</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s24/F</td>
</tr>
<tr>
<td>15.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>lcd_inst/n2257_s15/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s15/F</td>
</tr>
<tr>
<td>18.903</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd_inst/n2028_s11/I1</td>
</tr>
<tr>
<td>20.038</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s11/F</td>
</tr>
<tr>
<td>21.309</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>lcd_inst/font_addr_8_s4/I0</td>
</tr>
<tr>
<td>22.213</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s4/F</td>
</tr>
<tr>
<td>22.220</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>lcd_inst/font_addr_8_s3/I3</td>
</tr>
<tr>
<td>23.102</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s3/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_inst/font_addr_8_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.756, 41.065%; route: 12.062, 56.571%; tC2Q: 0.504, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>22.208</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>lcd_inst/n2959_s3/I3</td>
</tr>
<tr>
<td>23.375</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2959_s3/F</td>
</tr>
<tr>
<td>23.747</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_9_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>lcd_inst/font_addr_9_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>lcd_inst/font_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.642, 40.963%; route: 11.950, 56.647%; tC2Q: 0.504, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>21.844</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>lcd_inst/n2960_s4/I3</td>
</tr>
<tr>
<td>23.012</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2960_s4/F</td>
</tr>
<tr>
<td>23.390</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd_inst/font_addr_5_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.642, 41.670%; route: 11.592, 55.898%; tC2Q: 0.504, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n4117_s6/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s6/F</td>
</tr>
<tr>
<td>18.454</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd_inst/n4117_s2/I3</td>
</tr>
<tr>
<td>19.359</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s2/F</td>
</tr>
<tr>
<td>19.371</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n4117_s38/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s38/F</td>
</tr>
<tr>
<td>21.844</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>lcd_inst/n2960_s4/I3</td>
</tr>
<tr>
<td>23.012</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2960_s4/F</td>
</tr>
<tr>
<td>23.390</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_inst/font_addr_8_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.642, 41.670%; route: 11.592, 55.898%; tC2Q: 0.504, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>lcd_inst/x_2_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_5_s0/Q</td>
</tr>
<tr>
<td>5.365</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>lcd_inst/n1353_s3/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1353_s3/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>lcd_inst/n2756_s3/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2756_s3/F</td>
</tr>
<tr>
<td>11.683</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>lcd_inst/n4117_s3/I0</td>
</tr>
<tr>
<td>12.587</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s3/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>lcd_inst/n4117_s13/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4117_s13/F</td>
</tr>
<tr>
<td>16.132</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>lcd_inst/n2961_s7/I1</td>
</tr>
<tr>
<td>17.037</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2961_s7/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>lcd_inst/n2961_s3/I1</td>
</tr>
<tr>
<td>19.990</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2961_s3/F</td>
</tr>
<tr>
<td>20.453</td>
<td>0.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[3][B]</td>
<td>lcd_inst/n2257_s51/I2</td>
</tr>
<tr>
<td>21.620</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s51/F</td>
</tr>
<tr>
<td>22.092</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_inst/n2257_s2/I1</td>
</tr>
<tr>
<td>22.996</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2257_s2/F</td>
</tr>
<tr>
<td>22.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_inst/font_addr_10_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_inst/font_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.600, 42.272%; route: 11.240, 55.250%; tC2Q: 0.504, 2.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R10C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_0_s0/Q</td>
</tr>
<tr>
<td>6.255</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>lcd_inst/n3007_s74/I3</td>
</tr>
<tr>
<td>7.391</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s74/F</td>
</tr>
<tr>
<td>8.668</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>lcd_inst/n2028_s38/I3</td>
</tr>
<tr>
<td>9.550</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s38/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td>lcd_inst/n2028_s23/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s23/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd_inst/n2028_s12/I0</td>
</tr>
<tr>
<td>12.935</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s12/F</td>
</tr>
<tr>
<td>15.254</td>
<td>2.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>lcd_inst/n2260_s7/I2</td>
</tr>
<tr>
<td>16.463</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s7/F</td>
</tr>
<tr>
<td>17.535</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n2260_s4/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s4/F</td>
</tr>
<tr>
<td>20.003</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_inst/n1560_s4/I3</td>
</tr>
<tr>
<td>20.691</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1560_s4/F</td>
</tr>
<tr>
<td>21.242</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/font_addr_9_s3/I1</td>
</tr>
<tr>
<td>21.929</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_9_s3/F</td>
</tr>
<tr>
<td>22.801</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>lcd_inst/font_addr_9_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>lcd_inst/font_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.851, 38.962%; route: 11.795, 58.536%; tC2Q: 0.504, 2.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R10C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_0_s0/Q</td>
</tr>
<tr>
<td>6.255</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>lcd_inst/n3007_s74/I3</td>
</tr>
<tr>
<td>7.391</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3007_s74/F</td>
</tr>
<tr>
<td>8.668</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>lcd_inst/n2028_s38/I3</td>
</tr>
<tr>
<td>9.550</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s38/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td>lcd_inst/n2028_s23/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s23/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd_inst/n2028_s12/I0</td>
</tr>
<tr>
<td>12.935</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2028_s12/F</td>
</tr>
<tr>
<td>15.254</td>
<td>2.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>lcd_inst/n2260_s7/I2</td>
</tr>
<tr>
<td>16.463</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s7/F</td>
</tr>
<tr>
<td>17.535</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n2260_s4/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2260_s4/F</td>
</tr>
<tr>
<td>20.003</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_inst/n1560_s4/I3</td>
</tr>
<tr>
<td>20.690</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1560_s4/F</td>
</tr>
<tr>
<td>21.153</td>
<td>0.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>lcd_inst/n1560_s44/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1560_s44/F</td>
</tr>
<tr>
<td>22.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>lcd_inst/font_addr_9_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>lcd_inst/font_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.066, 41.566%; route: 10.835, 55.836%; tC2Q: 0.504, 2.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/delay_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td>lcd_inst/delay_flag_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R10C17[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/delay_flag_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0/CLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[1][B]</td>
<td>lcd_inst/x_2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 41.613%; tC2Q: 0.367, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/i_23_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_23_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/n3326_s2/I2</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3326_s2/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/i_23_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/i_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>lcd_inst/i_3_18_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_18_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>lcd_inst/n3331_s5/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3331_s5/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>lcd_inst/i_3_18_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>lcd_inst/i_3_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/i_3_22_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_22_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/n3269_s3/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3269_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/i_3_22_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/i_3_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/i_3_26_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_26_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/n3265_s2/I2</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3265_s2/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/i_3_26_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/i_3_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>lcd_inst/i_2_3_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>lcd_inst/n3346_s3/I3</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3346_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>lcd_inst/i_2_3_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>lcd_inst/i_2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][A]</td>
<td>lcd_inst/i_2_4_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C10[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_4_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][A]</td>
<td>lcd_inst/n3345_s3/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3345_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][A]</td>
<td>lcd_inst/i_2_4_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C10[0][A]</td>
<td>lcd_inst/i_2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>lcd_inst/i_2_6_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_6_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>lcd_inst/n3343_s3/I3</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3343_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>lcd_inst/i_2_6_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>lcd_inst/i_2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_inst/i_2_8_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C4[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_8_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_inst/n3341_s3/I2</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3341_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_inst/i_2_8_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_inst/i_2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>lcd_inst/i_2_9_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_9_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>lcd_inst/n3340_s3/I3</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3340_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>lcd_inst/i_2_9_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>lcd_inst/i_2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd_inst/i_2_14_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C3[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_14_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd_inst/n3335_s3/I2</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3335_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd_inst/i_2_14_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd_inst/i_2_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_inst/i_2_15_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_15_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_inst/n3334_s3/I3</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3334_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_inst/i_2_15_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_inst/i_2_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>lcd_inst/vx_1_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vx_1_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>lcd_inst/n3125_s9/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3125_s9/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vx_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>lcd_inst/vx_1_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/i_3_20_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_20_s0/Q</td>
</tr>
<tr>
<td>2.957</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/n3271_s3/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3271_s3/F</td>
</tr>
<tr>
<td>3.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/i_3_20_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/i_3_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/i_3_19_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_19_s0/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/n3330_s3/I0</td>
</tr>
<tr>
<td>3.367</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3330_s3/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/i_3_19_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/i_3_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.390%; route: 0.005, 0.665%; tC2Q: 0.367, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/i_2_17_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_17_s0/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/n3332_s3/I2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3332_s3/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/i_2_17_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/i_2_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.390%; route: 0.005, 0.665%; tC2Q: 0.367, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/x_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>lcd_inst/x_0_s1/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_0_s1/Q</td>
</tr>
<tr>
<td>2.959</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>lcd_inst/n3370_s6/I0</td>
</tr>
<tr>
<td>3.369</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3370_s6/F</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>lcd_inst/x_0_s1/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>lcd_inst/x_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.303%; route: 0.006, 0.830%; tC2Q: 0.367, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>lcd_inst/vertical_3_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_3_s0/Q</td>
</tr>
<tr>
<td>2.959</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>lcd_inst/n96_s2/I3</td>
</tr>
<tr>
<td>3.369</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n96_s2/F</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>lcd_inst/vertical_3_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.303%; route: 0.006, 0.830%; tC2Q: 0.367, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/text_index_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/text_index_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_inst/text_index_s2/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/text_index_s2/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_inst/n3295_s3/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3295_s3/F</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/text_index_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_inst/text_index_s2/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_inst/text_index_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.217%; route: 0.008, 0.994%; tC2Q: 0.367, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/vertical_5_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_5_s0/Q</td>
</tr>
<tr>
<td>2.962</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/n94_s2/I3</td>
</tr>
<tr>
<td>3.371</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n94_s2/F</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/vertical_5_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/vertical_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.130%; route: 0.009, 1.158%; tC2Q: 0.367, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>lcd_inst/horizontal_8_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_8_s0/Q</td>
</tr>
<tr>
<td>2.962</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>lcd_inst/n61_s2/I2</td>
</tr>
<tr>
<td>3.371</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n61_s2/F</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>lcd_inst/horizontal_8_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>lcd_inst/horizontal_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.130%; route: 0.009, 1.158%; tC2Q: 0.367, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_inst/horizontal_10_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_10_s0/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_inst/n59_s2/I3</td>
</tr>
<tr>
<td>3.373</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n59_s2/F</td>
</tr>
<tr>
<td>3.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_inst/horizontal_10_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.044%; route: 0.010, 1.321%; tC2Q: 0.367, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_inst/n69_s4/I0</td>
</tr>
<tr>
<td>3.373</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n69_s4/F</td>
</tr>
<tr>
<td>3.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.044%; route: 0.010, 1.321%; tC2Q: 0.367, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/n68_s2/I1</td>
</tr>
<tr>
<td>3.373</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n68_s2/F</td>
</tr>
<tr>
<td>3.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.044%; route: 0.010, 1.321%; tC2Q: 0.367, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>53</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_7_s0/Q</td>
</tr>
<tr>
<td>2.966</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/n62_s2/I2</td>
</tr>
<tr>
<td>3.375</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n62_s2/F</td>
</tr>
<tr>
<td>3.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 51.873%; route: 0.013, 1.646%; tC2Q: 0.367, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/vertical_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/vertical_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/vertical_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/font_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/font_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/font_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/i_2_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/i_2_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/i_2_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/i_2_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/i_2_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/i_2_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/font_addr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/font_addr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/i_2_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/i_2_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/i_2_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/i_2_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/i_2_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/i_2_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>101</td>
<td>LCD_CLK_d</td>
<td>-6.356</td>
<td>0.727</td>
</tr>
<tr>
<td>82</td>
<td>x_2[5]</td>
<td>-6.229</td>
<td>2.911</td>
</tr>
<tr>
<td>65</td>
<td>x_2[3]</td>
<td>-6.229</td>
<td>2.567</td>
</tr>
<tr>
<td>61</td>
<td>x_2[2]</td>
<td>-6.255</td>
<td>2.894</td>
</tr>
<tr>
<td>60</td>
<td>x_2[6]</td>
<td>-5.688</td>
<td>2.889</td>
</tr>
<tr>
<td>57</td>
<td>horizontal[4]</td>
<td>-1.825</td>
<td>2.761</td>
</tr>
<tr>
<td>56</td>
<td>x_2[4]</td>
<td>-6.356</td>
<td>2.779</td>
</tr>
<tr>
<td>53</td>
<td>x_2[7]</td>
<td>-5.740</td>
<td>2.891</td>
</tr>
<tr>
<td>53</td>
<td>horizontal[7]</td>
<td>-1.307</td>
<td>3.102</td>
</tr>
<tr>
<td>47</td>
<td>horizontal[8]</td>
<td>-1.931</td>
<td>3.298</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
