{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 16:59:03 2011 " "Info: Processing started: Thu Jan 27 16:59:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Serck " "Info: Assuming node \"Serck\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Serck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "VSYNC " "Info: Assuming node \"VSYNC\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[7\] " "Info: Detected ripple clock \"cnnegensgbg\[7\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[6\] " "Info: Detected ripple clock \"cnnegensgbg\[6\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[5\] " "Info: Detected ripple clock \"cnnegensgbg\[5\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[4\] " "Info: Detected ripple clock \"cnnegensgbg\[4\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[1\] " "Info: Detected ripple clock \"cnnegensgbg\[1\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[0\] " "Info: Detected ripple clock \"cnnegensgbg\[0\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[2\] " "Info: Detected ripple clock \"cnnegensgbg\[2\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnnegensgbg\[3\] " "Info: Detected ripple clock \"cnnegensgbg\[3\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cnnegensgbg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0 " "Info: Detected gated clock \"Equal0\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InputLayer:ILE\|TimingManager:timemanager\|Sig_En " "Info: Detected ripple clock \"InputLayer:ILE\|TimingManager:timemanager\|Sig_En\" as buffer" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "InputLayer:ILE\|TimingManager:timemanager\|Sig_En" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdivider:clkdivider0\|t_count\[0\] " "Info: Detected ripple clock \"clkdivider:clkdivider0\|t_count\[0\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkdivider:clkdivider0\|t_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Serck register transmittr:transmitter\|ShftCount\[0\] register transmittr:transmitter\|ShftCount\[3\] 149.75 MHz 6.678 ns Internal " "Info: Clock \"Serck\" has Internal fmax of 149.75 MHz between source register \"transmittr:transmitter\|ShftCount\[0\]\" and destination register \"transmittr:transmitter\|ShftCount\[3\]\" (period= 6.678 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.969 ns + Longest register register " "Info: + Longest register to register delay is 5.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transmittr:transmitter\|ShftCount\[0\] 1 REG LC_X4_Y6_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N6; Fanout = 4; REG Node = 'transmittr:transmitter\|ShftCount\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.418 ns) + CELL(0.511 ns) 2.929 ns transmittr:transmitter\|Add0~0 2 COMB LC_X10_Y6_N7 3 " "Info: 2: + IC(2.418 ns) + CELL(0.511 ns) = 2.929 ns; Loc. = LC_X10_Y6_N7; Fanout = 3; COMB Node = 'transmittr:transmitter\|Add0~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.929 ns" { transmittr:transmitter|ShftCount[0] transmittr:transmitter|Add0~0 } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.591 ns) 5.969 ns transmittr:transmitter\|ShftCount\[3\] 3 REG LC_X4_Y6_N3 4 " "Info: 3: + IC(2.449 ns) + CELL(0.591 ns) = 5.969 ns; Loc. = LC_X4_Y6_N3; Fanout = 4; REG Node = 'transmittr:transmitter\|ShftCount\[3\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.040 ns" { transmittr:transmitter|Add0~0 transmittr:transmitter|ShftCount[3] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 18.46 % ) " "Info: Total cell delay = 1.102 ns ( 18.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.867 ns ( 81.54 % ) " "Info: Total interconnect delay = 4.867 ns ( 81.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.969 ns" { transmittr:transmitter|ShftCount[0] transmittr:transmitter|Add0~0 transmittr:transmitter|ShftCount[3] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.969 ns" { transmittr:transmitter|ShftCount[0] {} transmittr:transmitter|Add0~0 {} transmittr:transmitter|ShftCount[3] {} } { 0.000ns 2.418ns 2.449ns } { 0.000ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Serck destination 6.275 ns + Shortest register " "Info: + Shortest clock path from clock \"Serck\" to destination register is 6.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_57 18 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 18; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.225 ns) + CELL(0.918 ns) 6.275 ns transmittr:transmitter\|ShftCount\[3\] 2 REG LC_X4_Y6_N3 4 " "Info: 2: + IC(4.225 ns) + CELL(0.918 ns) = 6.275 ns; Loc. = LC_X4_Y6_N3; Fanout = 4; REG Node = 'transmittr:transmitter\|ShftCount\[3\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.143 ns" { Serck transmittr:transmitter|ShftCount[3] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 32.67 % ) " "Info: Total cell delay = 2.050 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.225 ns ( 67.33 % ) " "Info: Total interconnect delay = 4.225 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.275 ns" { Serck transmittr:transmitter|ShftCount[3] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.275 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[3] {} } { 0.000ns 0.000ns 4.225ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Serck source 6.275 ns - Longest register " "Info: - Longest clock path from clock \"Serck\" to source register is 6.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_57 18 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 18; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.225 ns) + CELL(0.918 ns) 6.275 ns transmittr:transmitter\|ShftCount\[0\] 2 REG LC_X4_Y6_N6 4 " "Info: 2: + IC(4.225 ns) + CELL(0.918 ns) = 6.275 ns; Loc. = LC_X4_Y6_N6; Fanout = 4; REG Node = 'transmittr:transmitter\|ShftCount\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.143 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 32.67 % ) " "Info: Total cell delay = 2.050 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.225 ns ( 67.33 % ) " "Info: Total interconnect delay = 4.225 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.275 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.275 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[0] {} } { 0.000ns 0.000ns 4.225ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.275 ns" { Serck transmittr:transmitter|ShftCount[3] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.275 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[3] {} } { 0.000ns 0.000ns 4.225ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.275 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.275 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[0] {} } { 0.000ns 0.000ns 4.225ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.969 ns" { transmittr:transmitter|ShftCount[0] transmittr:transmitter|Add0~0 transmittr:transmitter|ShftCount[3] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.969 ns" { transmittr:transmitter|ShftCount[0] {} transmittr:transmitter|Add0~0 {} transmittr:transmitter|ShftCount[3] {} } { 0.000ns 2.418ns 2.449ns } { 0.000ns 0.511ns 0.591ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.275 ns" { Serck transmittr:transmitter|ShftCount[3] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.275 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[3] {} } { 0.000ns 0.000ns 4.225ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.275 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.275 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[0] {} } { 0.000ns 0.000ns 4.225ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register clkdivider:clkdivider0\|t_count\[0\] clkdivider:clkdivider0\|t_count\[0\] 304.04 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 304.04 MHz between source register \"clkdivider:clkdivider0\|t_count\[0\]\" and destination register \"clkdivider:clkdivider0\|t_count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns + Longest register register " "Info: + Longest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdivider:clkdivider0\|t_count\[0\] 1 REG LC_X12_Y4_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.591 ns) 1.511 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X12_Y4_N2 2 " "Info: 2: + IC(0.920 ns) + CELL(0.591 ns) = 1.511 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.511 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.11 % ) " "Info: Total cell delay = 0.591 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.920 ns ( 60.89 % ) " "Info: Total interconnect delay = 0.920 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.511 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.511 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.920ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.556 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.475 ns) + CELL(0.918 ns) 5.556 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X12_Y4_N2 2 " "Info: 2: + IC(3.475 ns) + CELL(0.918 ns) = 5.556 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.393 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 37.46 % ) " "Info: Total cell delay = 2.081 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 62.54 % ) " "Info: Total interconnect delay = 3.475 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.556 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 3.475ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.556 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.475 ns) + CELL(0.918 ns) 5.556 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X12_Y4_N2 2 " "Info: 2: + IC(3.475 ns) + CELL(0.918 ns) = 5.556 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.393 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 37.46 % ) " "Info: Total cell delay = 2.081 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 62.54 % ) " "Info: Total interconnect delay = 3.475 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.556 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 3.475ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.556 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 3.475ns } { 0.000ns 1.163ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 3.475ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.511 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.511 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.920ns } { 0.000ns 0.591ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.556 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 3.475ns } { 0.000ns 1.163ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 3.475ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { clkdivider:clkdivider0|t_count[0] {} } {  } {  } "" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pclk register InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] register InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 111.72 MHz 8.951 ns Internal " "Info: Clock \"pclk\" has Internal fmax of 111.72 MHz between source register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]\" and destination register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]\" (period= 8.951 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.242 ns + Longest register register " "Info: + Longest register to register delay is 8.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] 1 REG LC_X4_Y7_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N0; Fanout = 5; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.775 ns) + CELL(0.511 ns) 3.286 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4 2 COMB LC_X8_Y5_N1 1 " "Info: 2: + IC(2.775 ns) + CELL(0.511 ns) = 3.286 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.286 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.200 ns) 5.803 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5 3 COMB LC_X4_Y7_N9 9 " "Info: 3: + IC(2.317 ns) + CELL(0.200 ns) = 5.803 ns; Loc. = LC_X4_Y7_N9; Fanout = 9; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.517 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(1.760 ns) 8.242 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 4 REG LC_X4_Y7_N8 3 " "Info: 4: + IC(0.679 ns) + CELL(1.760 ns) = 8.242 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.439 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 29.98 % ) " "Info: Total cell delay = 2.471 ns ( 29.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.771 ns ( 70.02 % ) " "Info: Total interconnect delay = 5.771 ns ( 70.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.242 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.242 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 2.775ns 2.317ns 0.679ns } { 0.000ns 0.511ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 2 REG LC_X4_Y7_N8 3 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 7.487 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] 2 REG LC_X4_Y7_N0 5 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X4_Y7_N0; Fanout = 5; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.242 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.242 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 2.775ns 2.317ns 0.679ns } { 0.000ns 0.511ns 0.200ns 1.760ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VSYNC " "Info: No valid register-to-register data paths exist for clock \"VSYNC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pclk 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"pclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "InputLayer:ILE\|Dtacutcmmit:DataCommit\|popdta\[2\] PixPararegbg\[6\]~reg0 pclk 7.335 ns " "Info: Found hold time violation between source  pin or register \"InputLayer:ILE\|Dtacutcmmit:DataCommit\|popdta\[2\]\" and destination pin or register \"PixPararegbg\[6\]~reg0\" for clock \"pclk\" (Hold time is 7.335 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.762 ns + Largest " "Info: + Largest clock skew is 9.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 22.913 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to destination register is 22.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(1.294 ns) 7.863 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X8_Y5_N8 27 " "Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.731 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(1.294 ns) 13.527 ns cnnegensgbg\[5\] 3 REG LC_X6_Y7_N5 4 " "Info: 3: + IC(4.370 ns) + CELL(1.294 ns) = 13.527 ns; Loc. = LC_X6_Y7_N5; Fanout = 4; REG Node = 'cnnegensgbg\[5\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.664 ns" { InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.914 ns) 15.376 ns Equal0~1 4 COMB LC_X6_Y7_N0 1 " "Info: 4: + IC(0.935 ns) + CELL(0.914 ns) = 15.376 ns; Loc. = LC_X6_Y7_N0; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.849 ns" { cnnegensgbg[5] Equal0~1 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.511 ns) 18.389 ns Equal0 5 COMB LC_X9_Y4_N2 13 " "Info: 5: + IC(2.502 ns) + CELL(0.511 ns) = 18.389 ns; Loc. = LC_X9_Y4_N2; Fanout = 13; COMB Node = 'Equal0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.013 ns" { Equal0~1 Equal0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.606 ns) + CELL(0.918 ns) 22.913 ns PixPararegbg\[6\]~reg0 6 REG LC_X3_Y5_N6 1 " "Info: 6: + IC(3.606 ns) + CELL(0.918 ns) = 22.913 ns; Loc. = LC_X3_Y5_N6; Fanout = 1; REG Node = 'PixPararegbg\[6\]~reg0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.524 ns" { Equal0 PixPararegbg[6]~reg0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.063 ns ( 26.46 % ) " "Info: Total cell delay = 6.063 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.850 ns ( 73.54 % ) " "Info: Total interconnect delay = 16.850 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.913 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] Equal0~1 Equal0 PixPararegbg[6]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.913 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} cnnegensgbg[5] {} Equal0~1 {} Equal0 {} PixPararegbg[6]~reg0 {} } { 0.000ns 0.000ns 5.437ns 4.370ns 0.935ns 2.502ns 3.606ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 13.151 ns - Shortest register " "Info: - Shortest clock path from clock \"pclk\" to source register is 13.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(1.294 ns) 7.863 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X8_Y5_N8 27 " "Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.731 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(0.918 ns) 13.151 ns InputLayer:ILE\|Dtacutcmmit:DataCommit\|popdta\[2\] 3 REG LC_X3_Y6_N3 3 " "Info: 3: + IC(4.370 ns) + CELL(0.918 ns) = 13.151 ns; Loc. = LC_X3_Y6_N3; Fanout = 3; REG Node = 'InputLayer:ILE\|Dtacutcmmit:DataCommit\|popdta\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.288 ns" { InputLayer:ILE|TimingManager:timemanager|Sig_En InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 25.43 % ) " "Info: Total cell delay = 3.344 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.807 ns ( 74.57 % ) " "Info: Total interconnect delay = 9.807 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "13.151 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "13.151 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] {} } { 0.000ns 0.000ns 5.437ns 4.370ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.913 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] Equal0~1 Equal0 PixPararegbg[6]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.913 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} cnnegensgbg[5] {} Equal0~1 {} Equal0 {} PixPararegbg[6]~reg0 {} } { 0.000ns 0.000ns 5.437ns 4.370ns 0.935ns 2.502ns 3.606ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.511ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "13.151 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "13.151 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] {} } { 0.000ns 0.000ns 5.437ns 4.370ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.272 ns - Shortest register register " "Info: - Shortest register to register delay is 2.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InputLayer:ILE\|Dtacutcmmit:DataCommit\|popdta\[2\] 1 REG LC_X3_Y6_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N3; Fanout = 3; REG Node = 'InputLayer:ILE\|Dtacutcmmit:DataCommit\|popdta\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.280 ns) 2.272 ns PixPararegbg\[6\]~reg0 2 REG LC_X3_Y5_N6 1 " "Info: 2: + IC(1.992 ns) + CELL(0.280 ns) = 2.272 ns; Loc. = LC_X3_Y5_N6; Fanout = 1; REG Node = 'PixPararegbg\[6\]~reg0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.272 ns" { InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] PixPararegbg[6]~reg0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 12.32 % ) " "Info: Total cell delay = 0.280 ns ( 12.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 87.68 % ) " "Info: Total interconnect delay = 1.992 ns ( 87.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.272 ns" { InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] PixPararegbg[6]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.272 ns" { InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] {} PixPararegbg[6]~reg0 {} } { 0.000ns 1.992ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 56 -1 0 } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.913 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] Equal0~1 Equal0 PixPararegbg[6]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.913 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} cnnegensgbg[5] {} Equal0~1 {} Equal0 {} PixPararegbg[6]~reg0 {} } { 0.000ns 0.000ns 5.437ns 4.370ns 0.935ns 2.502ns 3.606ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.511ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "13.151 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "13.151 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] {} } { 0.000ns 0.000ns 5.437ns 4.370ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.272 ns" { InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] PixPararegbg[6]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.272 ns" { InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] {} PixPararegbg[6]~reg0 {} } { 0.000ns 1.992ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] HREF pclk 2.847 ns register " "Info: tsu for register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]\" (data pin = \"HREF\", clock pin = \"pclk\") is 2.847 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.001 ns + Longest pin register " "Info: + Longest pin to register delay is 10.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 PIN PIN_4 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(0.740 ns) 5.045 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4 2 COMB LC_X8_Y5_N1 1 " "Info: 2: + IC(3.173 ns) + CELL(0.740 ns) = 5.045 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.913 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.200 ns) 7.562 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5 3 COMB LC_X4_Y7_N9 9 " "Info: 3: + IC(2.317 ns) + CELL(0.200 ns) = 7.562 ns; Loc. = LC_X4_Y7_N9; Fanout = 9; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.517 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(1.760 ns) 10.001 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 4 REG LC_X4_Y7_N8 3 " "Info: 4: + IC(0.679 ns) + CELL(1.760 ns) = 10.001 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.439 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.832 ns ( 38.32 % ) " "Info: Total cell delay = 3.832 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.169 ns ( 61.68 % ) " "Info: Total interconnect delay = 6.169 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.001 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.001 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 3.173ns 2.317ns 0.679ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns - Shortest register " "Info: - Shortest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 2 REG LC_X4_Y7_N8 3 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.001 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.001 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 3.173ns 2.317ns 0.679ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.760ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pclk PixPararegbg\[1\] PixPararegbg\[1\]~reg0 28.787 ns register " "Info: tco from clock \"pclk\" to destination pin \"PixPararegbg\[1\]\" through register \"PixPararegbg\[1\]~reg0\" is 28.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 22.913 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to source register is 22.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(1.294 ns) 7.863 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X8_Y5_N8 27 " "Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.731 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(1.294 ns) 13.527 ns cnnegensgbg\[5\] 3 REG LC_X6_Y7_N5 4 " "Info: 3: + IC(4.370 ns) + CELL(1.294 ns) = 13.527 ns; Loc. = LC_X6_Y7_N5; Fanout = 4; REG Node = 'cnnegensgbg\[5\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.664 ns" { InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.914 ns) 15.376 ns Equal0~1 4 COMB LC_X6_Y7_N0 1 " "Info: 4: + IC(0.935 ns) + CELL(0.914 ns) = 15.376 ns; Loc. = LC_X6_Y7_N0; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.849 ns" { cnnegensgbg[5] Equal0~1 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.511 ns) 18.389 ns Equal0 5 COMB LC_X9_Y4_N2 13 " "Info: 5: + IC(2.502 ns) + CELL(0.511 ns) = 18.389 ns; Loc. = LC_X9_Y4_N2; Fanout = 13; COMB Node = 'Equal0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.013 ns" { Equal0~1 Equal0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.606 ns) + CELL(0.918 ns) 22.913 ns PixPararegbg\[1\]~reg0 6 REG LC_X10_Y6_N6 1 " "Info: 6: + IC(3.606 ns) + CELL(0.918 ns) = 22.913 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'PixPararegbg\[1\]~reg0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.524 ns" { Equal0 PixPararegbg[1]~reg0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.063 ns ( 26.46 % ) " "Info: Total cell delay = 6.063 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.850 ns ( 73.54 % ) " "Info: Total interconnect delay = 16.850 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.913 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] Equal0~1 Equal0 PixPararegbg[1]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.913 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} cnnegensgbg[5] {} Equal0~1 {} Equal0 {} PixPararegbg[1]~reg0 {} } { 0.000ns 0.000ns 5.437ns 4.370ns 0.935ns 2.502ns 3.606ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.498 ns + Longest register pin " "Info: + Longest register to pin delay is 5.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PixPararegbg\[1\]~reg0 1 REG LC_X10_Y6_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'PixPararegbg\[1\]~reg0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PixPararegbg[1]~reg0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.176 ns) + CELL(2.322 ns) 5.498 ns PixPararegbg\[1\] 2 PIN PIN_51 0 " "Info: 2: + IC(3.176 ns) + CELL(2.322 ns) = 5.498 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'PixPararegbg\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.498 ns" { PixPararegbg[1]~reg0 PixPararegbg[1] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.23 % ) " "Info: Total cell delay = 2.322 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 57.77 % ) " "Info: Total interconnect delay = 3.176 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.498 ns" { PixPararegbg[1]~reg0 PixPararegbg[1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.498 ns" { PixPararegbg[1]~reg0 {} PixPararegbg[1] {} } { 0.000ns 3.176ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.913 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] Equal0~1 Equal0 PixPararegbg[1]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.913 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} cnnegensgbg[5] {} Equal0~1 {} Equal0 {} PixPararegbg[1]~reg0 {} } { 0.000ns 0.000ns 5.437ns 4.370ns 0.935ns 2.502ns 3.606ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.511ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.498 ns" { PixPararegbg[1]~reg0 PixPararegbg[1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.498 ns" { PixPararegbg[1]~reg0 {} PixPararegbg[1] {} } { 0.000ns 3.176ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Serck Serot 9.280 ns Longest " "Info: Longest tpd from source pin \"Serck\" to destination pin \"Serot\" is 9.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_57 18 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 18; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.791 ns) + CELL(0.511 ns) 4.434 ns transmittr:transmitter\|SrialData~0 2 COMB LC_X10_Y6_N4 1 " "Info: 2: + IC(2.791 ns) + CELL(0.511 ns) = 4.434 ns; Loc. = LC_X10_Y6_N4; Fanout = 1; COMB Node = 'transmittr:transmitter\|SrialData~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { Serck transmittr:transmitter|SrialData~0 } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(2.322 ns) 9.280 ns Serot 3 PIN PIN_61 0 " "Info: 3: + IC(2.524 ns) + CELL(2.322 ns) = 9.280 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'Serot'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.846 ns" { transmittr:transmitter|SrialData~0 Serot } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 42.73 % ) " "Info: Total cell delay = 3.965 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.315 ns ( 57.27 % ) " "Info: Total interconnect delay = 5.315 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.280 ns" { Serck transmittr:transmitter|SrialData~0 Serot } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.280 ns" { Serck {} Serck~combout {} transmittr:transmitter|SrialData~0 {} Serot {} } { 0.000ns 0.000ns 2.791ns 2.524ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PixPararegbg\[0\]~reg0 VSYNC pclk 17.826 ns register " "Info: th for register \"PixPararegbg\[0\]~reg0\" (data pin = \"VSYNC\", clock pin = \"pclk\") is 17.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 22.913 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to destination register is 22.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(1.294 ns) 7.863 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X8_Y5_N8 27 " "Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.731 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(1.294 ns) 13.527 ns cnnegensgbg\[5\] 3 REG LC_X6_Y7_N5 4 " "Info: 3: + IC(4.370 ns) + CELL(1.294 ns) = 13.527 ns; Loc. = LC_X6_Y7_N5; Fanout = 4; REG Node = 'cnnegensgbg\[5\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.664 ns" { InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.914 ns) 15.376 ns Equal0~1 4 COMB LC_X6_Y7_N0 1 " "Info: 4: + IC(0.935 ns) + CELL(0.914 ns) = 15.376 ns; Loc. = LC_X6_Y7_N0; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.849 ns" { cnnegensgbg[5] Equal0~1 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.511 ns) 18.389 ns Equal0 5 COMB LC_X9_Y4_N2 13 " "Info: 5: + IC(2.502 ns) + CELL(0.511 ns) = 18.389 ns; Loc. = LC_X9_Y4_N2; Fanout = 13; COMB Node = 'Equal0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.013 ns" { Equal0~1 Equal0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.606 ns) + CELL(0.918 ns) 22.913 ns PixPararegbg\[0\]~reg0 6 REG LC_X10_Y6_N5 1 " "Info: 6: + IC(3.606 ns) + CELL(0.918 ns) = 22.913 ns; Loc. = LC_X10_Y6_N5; Fanout = 1; REG Node = 'PixPararegbg\[0\]~reg0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.524 ns" { Equal0 PixPararegbg[0]~reg0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.063 ns ( 26.46 % ) " "Info: Total cell delay = 6.063 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.850 ns ( 73.54 % ) " "Info: Total interconnect delay = 16.850 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.913 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] Equal0~1 Equal0 PixPararegbg[0]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.913 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} cnnegensgbg[5] {} Equal0~1 {} Equal0 {} PixPararegbg[0]~reg0 {} } { 0.000ns 0.000ns 5.437ns 4.370ns 0.935ns 2.502ns 3.606ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.308 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns VSYNC 1 CLK PIN_6 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 13; CLK Node = 'VSYNC'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.896 ns) + CELL(0.280 ns) 5.308 ns PixPararegbg\[0\]~reg0 2 REG LC_X10_Y6_N5 1 " "Info: 2: + IC(3.896 ns) + CELL(0.280 ns) = 5.308 ns; Loc. = LC_X10_Y6_N5; Fanout = 1; REG Node = 'PixPararegbg\[0\]~reg0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.176 ns" { VSYNC PixPararegbg[0]~reg0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.60 % ) " "Info: Total cell delay = 1.412 ns ( 26.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 73.40 % ) " "Info: Total interconnect delay = 3.896 ns ( 73.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.308 ns" { VSYNC PixPararegbg[0]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.308 ns" { VSYNC {} VSYNC~combout {} PixPararegbg[0]~reg0 {} } { 0.000ns 0.000ns 3.896ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.913 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En cnnegensgbg[5] Equal0~1 Equal0 PixPararegbg[0]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.913 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} cnnegensgbg[5] {} Equal0~1 {} Equal0 {} PixPararegbg[0]~reg0 {} } { 0.000ns 0.000ns 5.437ns 4.370ns 0.935ns 2.502ns 3.606ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.511ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.308 ns" { VSYNC PixPararegbg[0]~reg0 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.308 ns" { VSYNC {} VSYNC~combout {} PixPararegbg[0]~reg0 {} } { 0.000ns 0.000ns 3.896ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 16:59:04 2011 " "Info: Processing ended: Thu Jan 27 16:59:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
