INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Boot
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
