{
  "module_name": "mdp5_cfg.h",
  "hash_id": "5b29823d47f17d73b4ca2a175e5b677d0b2d391f9a9f54a1507f09e5863a843b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.h",
  "human_readable_source": " \n \n\n#ifndef __MDP5_CFG_H__\n#define __MDP5_CFG_H__\n\n#include \"msm_drv.h\"\n\n \nextern const struct mdp5_cfg_hw *mdp5_cfg;\n\n#define MAX_CTL\t\t\t8\n#define MAX_BASES\t\t8\n#define MAX_SMP_BLOCKS\t\t44\n#define MAX_CLIENTS\t\t32\n\ntypedef DECLARE_BITMAP(mdp5_smp_state_t, MAX_SMP_BLOCKS);\n\n#define MDP5_SUB_BLOCK_DEFINITION \\\n\tunsigned int count; \\\n\tuint32_t base[MAX_BASES]\n\nstruct mdp5_sub_block {\n\tMDP5_SUB_BLOCK_DEFINITION;\n};\n\nstruct mdp5_lm_instance {\n\tint id;\n\tint pp;\n\tint dspp;\n\tuint32_t caps;\n};\n\nstruct mdp5_lm_block {\n\tMDP5_SUB_BLOCK_DEFINITION;\n\tstruct mdp5_lm_instance instances[MAX_BASES];\n\tuint32_t nb_stages;\t\t \n\tuint32_t max_width;\t\t \n\tuint32_t max_height;\n};\n\nstruct mdp5_pipe_block {\n\tMDP5_SUB_BLOCK_DEFINITION;\n\tuint32_t caps;\t\t\t \n};\n\nstruct mdp5_ctl_block {\n\tMDP5_SUB_BLOCK_DEFINITION;\n\tuint32_t flush_hw_mask;\t\t \n};\n\nstruct mdp5_smp_block {\n\tint mmb_count;\t\t\t \n\tint mmb_size;\t\t\t \n\tuint32_t clients[MAX_CLIENTS];\t \n\tmdp5_smp_state_t reserved_state; \n\tuint8_t reserved[MAX_CLIENTS];\t \n};\n\nstruct mdp5_mdp_block {\n\tMDP5_SUB_BLOCK_DEFINITION;\n\tuint32_t caps;\t\t\t \n};\n\n#define MDP5_INTF_NUM_MAX\t5\n\nstruct mdp5_intf_block {\n\tuint32_t base[MAX_BASES];\n\tu32 connect[MDP5_INTF_NUM_MAX];  \n};\n\nstruct mdp5_perf_block {\n\tu32 ab_inefficiency;\n\tu32 ib_inefficiency;\n\tu32 clk_inefficiency;\n};\n\nstruct mdp5_cfg_hw {\n\tchar  *name;\n\n\tstruct mdp5_mdp_block mdp;\n\tstruct mdp5_smp_block smp;\n\tstruct mdp5_ctl_block ctl;\n\tstruct mdp5_pipe_block pipe_vig;\n\tstruct mdp5_pipe_block pipe_rgb;\n\tstruct mdp5_pipe_block pipe_dma;\n\tstruct mdp5_pipe_block pipe_cursor;\n\tstruct mdp5_lm_block  lm;\n\tstruct mdp5_sub_block dspp;\n\tstruct mdp5_sub_block ad;\n\tstruct mdp5_sub_block pp;\n\tstruct mdp5_sub_block dsc;\n\tstruct mdp5_sub_block cdm;\n\tstruct mdp5_intf_block intf;\n\tstruct mdp5_perf_block perf;\n\n\tuint32_t max_clk;\n};\n\nstruct mdp5_cfg {\n\tconst struct mdp5_cfg_hw *hw;\n};\n\nstruct mdp5_kms;\nstruct mdp5_cfg_handler;\n\nconst struct mdp5_cfg_hw *mdp5_cfg_get_hw_config(struct mdp5_cfg_handler *cfg_hnd);\nstruct mdp5_cfg *mdp5_cfg_get_config(struct mdp5_cfg_handler *cfg_hnd);\nint mdp5_cfg_get_hw_rev(struct mdp5_cfg_handler *cfg_hnd);\n\n#define mdp5_cfg_intf_is_virtual(intf_type) ({\t\\\n\ttypeof(intf_type) __val = (intf_type);\t\\\n\t(__val) >= INTF_VIRTUAL ? true : false; })\n\nstruct mdp5_cfg_handler *mdp5_cfg_init(struct mdp5_kms *mdp5_kms,\n\t\tuint32_t major, uint32_t minor);\nvoid mdp5_cfg_destroy(struct mdp5_cfg_handler *cfg_hnd);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}