Checking out Encounter license ...
Virtuoso_Digital_Implem 10.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s292_1 (64bit) 08/15/2012 14:25 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s033 NR120726-2234/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s064_1 (64bit) 06/28/2012 07:39:49 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (64bit) 08/15/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s020_1 (64bit) Aug 15 2012 06:36:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s240
--- Starting "Encounter v10.13-s292_1" on Sat Apr 29 10:53:10 2017 (mem=60.3M) ---
--- Running on sky.clear.rice.edu (x86_64 w/Linux 3.10.0-514.el7.x86_64) ---
This version was compiled on Wed Aug 15 14:25:36 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "encounter.tcl" ...
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /clear/courses/cavallar/pkg/OSU_FreePDK/OSU_FreePDK_stdcells/osu_freepdk_1.0/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sat Apr 29 10:53:11 2017
viaInitial ends at Sat Apr 29 10:53:11 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'Decision.vh'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#1 (Current mem = 315.305M, initial mem = 60.344M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=315.3M) ***
Set top cell to Decision.
Reading common timing library '/clear/courses/cavallar/pkg/OSU_FreePDK/OSU_FreePDK_stdcells/osu_freepdk_1.0/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.03min, fe_mem=315.6M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Decision ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 15969 stdCell insts.

*** Memory Usage v#1 (Current mem = 327.379M, initial mem = 60.344M) ***
*info - Done with setDoAssign with 5 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'Decision.sdc' ...
**WARN: (TCLCMD-1142):	Virtual clock 'vclk' is being created with no source objects. (File Decision.sdc, Line 66).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File Decision.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=335.9M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> commitConfig
**WARN: (ENCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=338.4M) ***
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 352.7M, InitMEM = 352.7M)
Start delay calculation (mem=352.660M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=357.441M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 357.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1490 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.9) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=360.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=360.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=360.5M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=14479 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=14882 #term=44261 #term/net=2.97, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=95
stdCell: 14479 single + 0 double + 0 multi
Total standard cell length = 17.0544 (mm), area = 0.0421 (mm^2)
**Info: (ENCSP-307): Design contains fractional 20 cells.
Average module density = 0.564.
Density for the design = 0.564.
       = stdcell_area 44880 (42124 um^2) / alloc_area 79640 (74750 um^2).
Pin Density = 0.986.
            = total # of pins 44261 / total Instance area 44880.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.795e-09 (3.69e-09 5.11e-09)
              Est.  stn bbox = 8.795e-09 (3.69e-09 5.11e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 369.5M
Iteration  2: Total net bbox = 8.795e-09 (3.69e-09 5.11e-09)
              Est.  stn bbox = 8.795e-09 (3.69e-09 5.11e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 369.5M
Iteration  3: Total net bbox = 1.331e+03 (6.42e+02 6.89e+02)
              Est.  stn bbox = 1.331e+03 (6.42e+02 6.89e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 369.5M
Iteration  4: Total net bbox = 7.463e+04 (3.50e+04 3.96e+04)
              Est.  stn bbox = 7.463e+04 (3.50e+04 3.96e+04)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 369.5M
Iteration  5: Total net bbox = 1.093e+05 (4.71e+04 6.22e+04)
              Est.  stn bbox = 1.093e+05 (4.71e+04 6.22e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 369.5M
Iteration  6: Total net bbox = 1.097e+05 (4.90e+04 6.06e+04)
              Est.  stn bbox = 1.097e+05 (4.90e+04 6.06e+04)
              cpu = 0:00:03.4 real = 0:00:04.0 mem = 370.4M
Iteration  7: Total net bbox = 1.198e+05 (5.33e+04 6.65e+04)
              Est.  stn bbox = 1.490e+05 (6.58e+04 8.33e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 366.8M
Iteration  8: Total net bbox = 1.198e+05 (5.33e+04 6.65e+04)
              Est.  stn bbox = 1.490e+05 (6.58e+04 8.33e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 366.9M
Iteration  9: Total net bbox = 1.208e+05 (5.39e+04 6.68e+04)
              Est.  stn bbox = 1.518e+05 (6.75e+04 8.43e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 367.9M
Iteration 10: Total net bbox = 1.208e+05 (5.39e+04 6.68e+04)
              Est.  stn bbox = 1.518e+05 (6.75e+04 8.43e+04)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 367.9M
Iteration 11: Total net bbox = 1.387e+05 (6.34e+04 7.53e+04)
              Est.  stn bbox = 1.702e+05 (7.74e+04 9.28e+04)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 371.1M
Iteration 12: Total net bbox = 1.387e+05 (6.34e+04 7.53e+04)
              Est.  stn bbox = 1.702e+05 (7.74e+04 9.28e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 371.1M
Iteration 13: Total net bbox = 1.464e+05 (6.71e+04 7.92e+04)
              Est.  stn bbox = 1.781e+05 (8.13e+04 9.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 371.1M
*** cost = 1.464e+05 (6.71e+04 7.92e+04) (cpu for global=0:00:20.0) real=0:00:20.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:16.3 real: 0:00:17.0
**Info: (ENCSP-307): Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 1602 insts, mean move: 0.58 um, max move: 3.61 um
	max move on inst (Decision_AXILiteS_s_axi_U/rdata_reg[24]): (117.80, 20.14) --> (118.94, 22.61)
Placement tweakage begins.
wire length = 1.465e+05 = 6.725e+04 H + 7.928e+04 V
wire length = 1.435e+05 = 6.459e+04 H + 7.891e+04 V
Placement tweakage ends.
move report: tweak moves 3791 insts, mean move: 2.35 um, max move: 19.38 um
	max move on inst (U11385): (157.70, 101.65) --> (148.20, 91.77)
move report: rPlace moves 1186 insts, mean move: 0.49 um, max move: 4.56 um
	max move on inst (U12286): (247.00, 96.71) --> (242.44, 96.71)
move report: overall moves 4770 insts, mean move: 1.99 um, max move: 19.38 um
	max move on inst (U11385): (157.70, 101.65) --> (148.20, 91.77)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        19.38 um
  inst (U11385) with max move: (157.7, 101.65) -> (148.2, 91.77)
  mean    (X+Y) =         1.99 um
Total instances flipped for legalization: 4875
Total instances moved : 4770
*** cpu=0:00:01.2   mem=370.4M  mem(used)=5.4M***
Total net length = 1.439e+05 (6.461e+04 7.926e+04) (ext = 7.739e+03)
*** End of Placement (cpu=0:00:21.9, real=0:00:22.0, mem=370.1M) ***
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 = 0.758 % ( 1 / 132 )
*** Free Virtual Timing Model ...(mem=358.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=359.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (631260 623680)
coreBox:    (40280 40280) (591260 583680)
Number of multi-gpin terms=29, multi-gpins=83, moved blk term=0/0

Phase 1a route (0:00:00.1 370.6M):
Est net length = 1.747e+05um = 8.337e+04H + 9.136e+04V
Usage: (10.6%H 13.1%V) = (9.941e+04um 1.831e+05um) = (104404 74306)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 373.1M):
Usage: (10.6%H 13.1%V) = (9.922e+04um 1.831e+05um) = (104207 74306)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 373.1M):
Usage: (10.6%H 13.1%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 373.1M):
Usage: (10.6%H 13.1%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 373.8M):
Usage: (10.6%H 13.1%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (10.6%H 13.1%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	9	 0.02%
  4:	0	 0.00%	57	 0.14%
  5:	0	 0.00%	219	 0.54%
  6:	0	 0.00%	667	 1.63%
  7:	0	 0.00%	1594	 3.90%
  8:	0	 0.00%	2847	 6.96%
  9:	0	 0.00%	4168	10.19%
 10:	0	 0.00%	5037	12.31%
 11:	298	 0.73%	5520	13.49%
 12:	914	 2.23%	6997	17.10%
 13:	1522	 3.72%	5137	12.55%
 14:	307	 0.75%	2678	 6.54%
 15:	640	 1.56%	2041	 4.99%
 16:	389	 0.95%	1308	 3.20%
 17:	535	 1.31%	0	 0.00%
 18:	1916	 4.68%	0	 0.00%
 19:	1782	 4.35%	0	 0.00%
 20:	32617	79.71%	2640	 6.45%

Global route (cpu=0.3s real=1.0s 371.3M)
Phase 1l route (0:00:00.3 369.8M):


*** After '-updateRemainTrks' operation: 

Usage: (10.7%H 13.4%V) = (1.005e+05um 1.871e+05um) = (105573 75942)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	2	 0.00%
  3:	0	 0.00%	22	 0.05%
  4:	0	 0.00%	92	 0.22%
  5:	0	 0.00%	283	 0.69%
  6:	0	 0.00%	796	 1.95%
  7:	0	 0.00%	1638	 4.00%
  8:	0	 0.00%	2873	 7.02%
  9:	0	 0.00%	4128	10.09%
 10:	0	 0.00%	4946	12.09%
 11:	298	 0.73%	5449	13.32%
 12:	914	 2.23%	6926	16.93%
 13:	1522	 3.72%	5114	12.50%
 14:	310	 0.76%	2663	 6.51%
 15:	641	 1.57%	2042	 4.99%
 16:	407	 0.99%	1304	 3.19%
 17:	552	 1.35%	0	 0.00%
 18:	1957	 4.78%	0	 0.00%
 19:	1843	 4.50%	0	 0.00%
 20:	32476	79.36%	2640	 6.45%



*** Completed Phase 1 route (0:00:00.7 367.8M) ***


Total length: 1.893e+05um, number of vias: 86320
M1(H) length: 3.210e+03um, number of vias: 42129
M2(V) length: 7.547e+04um, number of vias: 40070
M3(H) length: 8.173e+04um, number of vias: 3923
M4(V) length: 2.647e+04um, number of vias: 93
M5(H) length: 5.179e+02um, number of vias: 87
M6(V) length: 1.875e+03um, number of vias: 7
M7(H) length: 2.895e+00um, number of vias: 6
M8(V) length: 1.396e+01um, number of vias: 3
M9(H) length: 9.350e-01um, number of vias: 2
M10(V) length: 1.539e+01um
*** Completed Phase 2 route (0:00:00.6 379.6M) ***

*** Finished all Phases (cpu=0:00:01.3 mem=379.6M) ***
Peak Memory Usage was 380.3M 
*** Finished trialRoute (cpu=0:00:01.4 mem=379.6M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:24, real = 0: 0:25, mem = 379.6M **
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Sat Apr 29 10:53:36 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /storage-home/g/gdh3/everything/xilnx_design/asic/Encounter
SPECIAL ROUTE ran on machine: sky.clear.rice.edu (Linux 3.10.0-514.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
(from .sroute_17531.conf) srouteConnectPowerBump set to false
(from .sroute_17531.conf) routeSpecial set to true
(from .sroute_17531.conf) srouteConnectBlockPin set to false
(from .sroute_17531.conf) srouteFollowCorePinEnd set to 3
(from .sroute_17531.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_17531.conf) sroutePadPinAllPorts set to true
(from .sroute_17531.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 782.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 14 used
Read in 14479 components
  14479 core components: 0 unplaced, 14479 placed, 0 fixed
Read in 99 physical pins
  99 physical pins: 0 unplaced, 99 placed, 0 fixed
Read in 99 nets
Read in 2 special nets, 2 routed
Read in 29057 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 222
  Number of Followpin connections: 111
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 827.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 99 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Sat Apr 29 10:53:36 2017
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sat Apr 29 10:53:36 2017

sroute post-processing starts at Sat Apr 29 10:53:36 2017
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sat Apr 29 10:53:36 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.78 megs
sroute: Total Peak Memory used = 380.34 megs
<CMD> trialRoute
*** Starting trialRoute (mem=380.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (631260 623680)
coreBox:    (40280 40280) (591260 583680)
Number of multi-gpin terms=29, multi-gpins=83, moved blk term=0/0

Phase 1a route (0:00:00.1 373.5M):
Est net length = 1.747e+05um = 8.337e+04H + 9.136e+04V
Usage: (10.7%H 13.6%V) = (9.941e+04um 1.831e+05um) = (104404 74306)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 376.0M):
Usage: (10.6%H 13.6%V) = (9.922e+04um 1.831e+05um) = (104207 74306)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 376.0M):
Usage: (10.6%H 13.6%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 376.0M):
Usage: (10.6%H 13.6%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 376.6M):
Usage: (10.6%H 13.6%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (10.6%H 13.6%V) = (9.903e+04um 1.830e+05um) = (104002 74269)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	231	 0.56%
  4:	0	 0.00%	391	 0.96%
  5:	0	 0.00%	329	 0.80%
  6:	0	 0.00%	779	 1.90%
  7:	0	 0.00%	1814	 4.43%
  8:	0	 0.00%	2959	 7.23%
  9:	0	 0.00%	4168	10.19%
 10:	0	 0.00%	5149	12.58%
 11:	298	 0.73%	5630	13.76%
 12:	914	 2.23%	6997	17.10%
 13:	1522	 3.72%	5137	12.55%
 14:	307	 0.75%	2678	 6.54%
 15:	640	 1.56%	2041	 4.99%
 16:	401	 0.98%	1308	 3.20%
 17:	535	 1.31%	0	 0.00%
 18:	1910	 4.67%	0	 0.00%
 19:	1785	 4.36%	0	 0.00%
 20:	32608	79.69%	1308	 3.20%

Global route (cpu=0.2s real=0.0s 374.0M)
Phase 1l route (0:00:00.3 371.5M):


*** After '-updateRemainTrks' operation: 

Usage: (10.8%H 13.9%V) = (1.005e+05um 1.871e+05um) = (105573 75942)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	2	 0.00%
  3:	0	 0.00%	244	 0.60%
  4:	0	 0.00%	426	 1.04%
  5:	0	 0.00%	393	 0.96%
  6:	0	 0.00%	908	 2.22%
  7:	0	 0.00%	1858	 4.54%
  8:	0	 0.00%	2985	 7.29%
  9:	0	 0.00%	4128	10.09%
 10:	0	 0.00%	5058	12.36%
 11:	298	 0.73%	5559	13.59%
 12:	914	 2.23%	6926	16.93%
 13:	1522	 3.72%	5114	12.50%
 14:	310	 0.76%	2663	 6.51%
 15:	641	 1.57%	2042	 4.99%
 16:	419	 1.02%	1304	 3.19%
 17:	552	 1.35%	0	 0.00%
 18:	1951	 4.77%	0	 0.00%
 19:	1846	 4.51%	0	 0.00%
 20:	32467	79.34%	1308	 3.20%



*** Completed Phase 1 route (0:00:00.6 370.1M) ***


Total length: 1.893e+05um, number of vias: 86320
M1(H) length: 3.210e+03um, number of vias: 42129
M2(V) length: 7.548e+04um, number of vias: 40070
M3(H) length: 8.172e+04um, number of vias: 3923
M4(V) length: 2.645e+04um, number of vias: 93
M5(H) length: 5.174e+02um, number of vias: 87
M6(V) length: 1.888e+03um, number of vias: 7
M7(H) length: 2.895e+00um, number of vias: 6
M8(V) length: 1.396e+01um, number of vias: 3
M9(H) length: 9.350e-01um, number of vias: 2
M10(V) length: 1.539e+01um
*** Completed Phase 2 route (0:00:00.5 381.3M) ***

*** Finished all Phases (cpu=0:00:01.2 mem=381.3M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:01.2 mem=381.3M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'Decision' of instances=14479 and nets=15180 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.406M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 390.7M, InitMEM = 390.7M)
Start delay calculation (mem=390.695M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=391.477M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 391.5M) ***
<CMD> setOptMode -effort low -fixDrc true -addPortAsNeeded true
<CMD_INTERNAL> initECO ./ipo1.txt
<CMD> optDesign -preCTS
*info: this run is activating 'low effort' optimization, which should be used for prototyping only.
Connected to sky.clear.rice.edu 35012 0
*** Finished dispatch of slaves (cpu=0:00:00.4) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 473.9M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Num of Buffers    : 0
Num of Inverters  : 4
Num of VTs        : 1
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=462.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=462.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1414 (1414)    |  -17.755   |   1414 (1414)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.354%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 474.9M **
*** Starting optimizing excluded clock nets MEM= 474.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 474.9M) ***
*info: Start fixing DRV (Mem = 474.93M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (474.9M)
*info: 2 special nets excluded.
*info: 298 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=474.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.563536
Start fixing design rules ... (0:00:00.3 475.7M)
Done fixing design rule (0:00:02.7 480.5M)

Summary:
41 buffers added on 3 nets (with 24 drivers resized)

Density after buffering = 0.564572
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 = 0.758 % ( 1 / 132 )
**Info: (ENCSP-307): Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:00.0
move report: preRPlace moves 98 insts, mean move: 0.54 um, max move: 2.47 um
	max move on inst (recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/U422): (20.14, 153.52) --> (20.14, 151.05)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 98 insts, mean move: 0.54 um, max move: 2.47 um
	max move on inst (recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/U422): (20.14, 153.52) --> (20.14, 151.05)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/U422) with max move: (20.14, 153.52) -> (20.14, 151.05)
  mean    (X+Y) =         0.54 um
Total instances moved : 98
*** cpu=0:00:00.5   mem=480.5M  mem(used)=0.1M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:03.4 480.5M)
Total net count = 15221; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:03.4 480.5M)
*** Completed dpFixDRCViolation (0:00:03.4 480.5M)

Extraction called for design 'Decision' of instances=14520 and nets=15221 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 480.301M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 478.1M, InitMEM = 478.1M)
Start delay calculation (mem=478.121M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=478.902M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 478.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1403
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1414
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:05, Mem = 479.92M).

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=479.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1403 (1403)    |   -0.112   |   1403 (1403)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 479.9M **
*** Starting optFanout (479.9M)
*info: 2 special nets excluded.
*info: 298 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=479.9M) ***
Start fixing timing ... (0:00:00.1 480.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 480.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.564572
*** Completed optFanout (0:00:00.2 480.3M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=480.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1403 (1403)    |   -0.112   |   1403 (1403)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 480.0M **
*** Check timing (0:00:00.0)
*** Starting new resizing ***
**Info: (ENCSP-307): Design contains fractional 20 cells.
**Info: (ENCSP-307): Design contains fractional 20 cells.
density before resizing = 56.457%
start postIPO sizing
**Info: (ENCSP-307): Design contains fractional 20 cells.
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 56.457%
*** Finish new resizing (cpu=0:00:00.2 mem=480.0M) ***
*** Starting sequential cell resizing ***
**Info: (ENCSP-307): Design contains fractional 20 cells.
**Info: (ENCSP-307): Design contains fractional 20 cells.
density before resizing = 56.457%
**Info: (ENCSP-307): Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 56.457%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=480.6M) ***
**Info: (ENCSP-307): Design contains fractional 20 cells.
**Info: (ENCSP-307): Design contains fractional 20 cells.
density before resizing = 56.457%
density after resizing = 56.457%
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 = 0.758 % ( 1 / 132 )
**Info: (ENCSP-307): Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=480.9M  mem(used)=0.1M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:00.0 480.6M)
Done re-routing un-routed nets (0:00:00.0 480.6M)

Extraction called for design 'Decision' of instances=14520 and nets=15221 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 480.562M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 478.6M, InitMEM = 478.6M)
Start delay calculation (mem=478.637M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=479.418M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 479.4M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=480.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1403 (1403)    |   -0.112   |   1403 (1403)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 480.4M **
*info: Start fixing DRV (Mem = 480.43M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (480.4M)
*info: 2 special nets excluded.
*info: 298 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=480.4M) ***
Start fixing design rules ... (0:00:00.1 481.0M)
Done fixing design rule (0:00:00.2 481.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.564572
*** Completed dpFixDRCViolation (0:00:00.2 480.7M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1403
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1403
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (480.4M)
*info: 2 special nets excluded.
*info: 298 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=480.4M) ***
Start fixing design rules ... (0:00:00.1 481.0M)
Done fixing design rule (0:00:00.3 481.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.564572
*** Completed dpFixDRCViolation (0:00:00.3 480.7M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1403
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1403
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 480.43M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=480.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1403 (1403)    |   -0.112   |   1403 (1403)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 480.4M **
*** Check timing (0:00:00.0)
Started binary server on port 44578
*** Starting optCritPath ***
*info: 2 special nets excluded.
*info: 298 no-driver nets excluded.
**Info: (ENCSP-307): Design contains fractional 20 cells.
**Info: (ENCSP-307): Design contains fractional 20 cells.
Density : 0.5646
Max route overflow : 0.0000
*** Memory pool thread-safe mode activated.
** Core optimization cpu=0:00:00.0 real=0:00:00.0 (0 evaluations)
*** Done optCritPath (cpu=0:00:00.2 real=0:00:00.0 mem=552.71M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=552.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1403 (1403)    |   -0.112   |   1403 (1403)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 552.7M **
*** Starting trialRoute (mem=552.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (631260 623680)
coreBox:    (40280 40280) (591260 583680)
Number of multi-gpin terms=29, multi-gpins=83, moved blk term=0/0

Phase 1a route (0:00:00.1 557.3M):
Est net length = 1.769e+05um = 8.444e+04H + 9.241e+04V
Usage: (10.8%H 13.7%V) = (1.005e+05um 1.843e+05um) = (105541 74823)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 559.8M):
Usage: (10.7%H 13.7%V) = (1.003e+05um 1.843e+05um) = (105341 74823)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 559.8M):
Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 559.8M):
Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 560.4M):
Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	232	 0.57%
  4:	0	 0.00%	397	 0.97%
  5:	0	 0.00%	344	 0.84%
  6:	0	 0.00%	793	 1.94%
  7:	0	 0.00%	1811	 4.43%
  8:	0	 0.00%	2995	 7.32%
  9:	0	 0.00%	4183	10.22%
 10:	0	 0.00%	5146	12.58%
 11:	298	 0.73%	5627	13.75%
 12:	915	 2.24%	6986	17.07%
 13:	1521	 3.72%	5087	12.43%
 14:	309	 0.76%	2679	 6.55%
 15:	646	 1.58%	2033	 4.97%
 16:	404	 0.99%	1298	 3.17%
 17:	543	 1.33%	0	 0.00%
 18:	1923	 4.70%	0	 0.00%
 19:	1842	 4.50%	0	 0.00%
 20:	32519	79.47%	1308	 3.20%

Global route (cpu=0.4s real=1.0s 557.9M)
Phase 1l route (0:00:00.6 555.4M):


*** After '-updateRemainTrks' operation: 

Usage: (10.9%H 14.0%V) = (1.017e+05um 1.885e+05um) = (106822 76514)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	245	 0.60%
  4:	0	 0.00%	437	 1.07%
  5:	0	 0.00%	415	 1.01%
  6:	0	 0.00%	928	 2.27%
  7:	0	 0.00%	1852	 4.53%
  8:	0	 0.00%	2999	 7.33%
  9:	0	 0.00%	4147	10.13%
 10:	0	 0.00%	5078	12.41%
 11:	298	 0.73%	5545	13.55%
 12:	915	 2.24%	6908	16.88%
 13:	1521	 3.72%	5064	12.38%
 14:	313	 0.76%	2664	 6.51%
 15:	647	 1.58%	2035	 4.97%
 16:	419	 1.02%	1293	 3.16%
 17:	563	 1.38%	0	 0.00%
 18:	1963	 4.80%	0	 0.00%
 19:	1918	 4.69%	0	 0.00%
 20:	32363	79.09%	1308	 3.20%



*** Completed Phase 1 route (0:00:01.1 553.5M) ***


Total length: 1.915e+05um, number of vias: 86565
M1(H) length: 3.215e+03um, number of vias: 42211
M2(V) length: 7.599e+04um, number of vias: 40153
M3(H) length: 8.280e+04um, number of vias: 3999
M4(V) length: 2.687e+04um, number of vias: 99
M5(H) length: 5.246e+02um, number of vias: 93
M6(V) length: 2.118e+03um, number of vias: 5
M7(H) length: 1.775e+00um, number of vias: 4
M8(V) length: 1.796e+01um, number of vias: 1
M9(H) length: 9.350e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.6 552.7M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=552.7M) ***
Peak Memory Usage was 565.9M 
*** Finished trialRoute (cpu=0:00:01.9 mem=552.7M) ***

Extraction called for design 'Decision' of instances=14520 and nets=15221 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 552.715M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 550.8M, InitMEM = 550.8M)
Start delay calculation (mem=550.789M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=551.570M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 551.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 551.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1403 (1403)    |   -0.112   |   1403 (1403)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 551.5M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD> timeDesign -reportOnly -slackReports

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1403 (1403)    |   -0.112   |   1403 (1403)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.59 sec
Total Real time: 0.0 sec
Total Memory Usage: 548.859375 Mbytes
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.placed
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
**WARN: (ENCTCM-77):	Option "-bufFootprint" for command createClockTreeSpec is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-invFootprint" for command createClockTreeSpec is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 0 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'encounter.cts' ...

Total Macromodels Extracted = 0

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=556.7M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=556.7M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

Total Macromodels Extracted = 0

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=556.7M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Checking spec file integrity...
**WARN: (ENCCK-313):	You have not specified a clock tree. Use the specifyClockTree command to do so.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=556.7M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=556.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (631260 623680)
coreBox:    (40280 40280) (591260 583680)

Phase 0 route (using Routing Guide) (0:00:00.0 560.7M):
Number of multi-gpin terms=29, multi-gpins=83, moved blk term=0/0

Phase 1a route (0:00:00.1 560.7M):
Est net length = 1.769e+05um = 8.444e+04H + 9.241e+04V
Usage: (10.8%H 13.7%V) = (1.005e+05um 1.843e+05um) = (105541 74823)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 563.2M):
Usage: (10.7%H 13.7%V) = (1.003e+05um 1.843e+05um) = (105341 74823)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 563.2M):
Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 563.2M):
Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 563.8M):
Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (10.7%H 13.7%V) = (1.002e+05um 1.843e+05um) = (105225 74792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	232	 0.57%
  4:	0	 0.00%	397	 0.97%
  5:	0	 0.00%	344	 0.84%
  6:	0	 0.00%	793	 1.94%
  7:	0	 0.00%	1811	 4.43%
  8:	0	 0.00%	2995	 7.32%
  9:	0	 0.00%	4183	10.22%
 10:	0	 0.00%	5146	12.58%
 11:	298	 0.73%	5627	13.75%
 12:	915	 2.24%	6986	17.07%
 13:	1521	 3.72%	5087	12.43%
 14:	309	 0.76%	2679	 6.55%
 15:	646	 1.58%	2033	 4.97%
 16:	404	 0.99%	1298	 3.17%
 17:	543	 1.33%	0	 0.00%
 18:	1923	 4.70%	0	 0.00%
 19:	1842	 4.50%	0	 0.00%
 20:	32519	79.47%	1308	 3.20%

Global route (cpu=0.4s real=0.0s 561.3M)
Phase 1l route (0:00:00.7 558.8M):


*** After '-updateRemainTrks' operation: 

Usage: (10.9%H 14.0%V) = (1.017e+05um 1.885e+05um) = (106822 76514)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	245	 0.60%
  4:	0	 0.00%	437	 1.07%
  5:	0	 0.00%	415	 1.01%
  6:	0	 0.00%	928	 2.27%
  7:	0	 0.00%	1852	 4.53%
  8:	0	 0.00%	2999	 7.33%
  9:	0	 0.00%	4147	10.13%
 10:	0	 0.00%	5078	12.41%
 11:	298	 0.73%	5545	13.55%
 12:	915	 2.24%	6908	16.88%
 13:	1521	 3.72%	5064	12.38%
 14:	313	 0.76%	2664	 6.51%
 15:	647	 1.58%	2035	 4.97%
 16:	419	 1.02%	1293	 3.16%
 17:	563	 1.38%	0	 0.00%
 18:	1963	 4.80%	0	 0.00%
 19:	1918	 4.69%	0	 0.00%
 20:	32363	79.09%	1308	 3.20%



*** Completed Phase 1 route (0:00:01.2 557.5M) ***


Total length: 1.915e+05um, number of vias: 86565
M1(H) length: 3.215e+03um, number of vias: 42211
M2(V) length: 7.599e+04um, number of vias: 40153
M3(H) length: 8.280e+04um, number of vias: 3999
M4(V) length: 2.687e+04um, number of vias: 99
M5(H) length: 5.246e+02um, number of vias: 93
M6(V) length: 2.118e+03um, number of vias: 5
M7(H) length: 1.775e+00um, number of vias: 4
M8(V) length: 1.796e+01um, number of vias: 1
M9(H) length: 9.350e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 556.7M) ***

*** Finished all Phases (cpu=0:00:02.1 mem=556.7M) ***
Peak Memory Usage was 569.3M 
*** Finished trialRoute (cpu=0:00:02.2 mem=556.7M) ***

<CMD> extractRC
Extraction called for design 'Decision' of instances=14520 and nets=15221 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 546.676M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Checking spec file integrity...
**WARN: (ENCCK-164):	No synthesized clock tree is found from the given parameters and clock specification file.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=536.7M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Checking spec file integrity...
**WARN: (ENCCK-164):	No synthesized clock tree is found from the given parameters and clock specification file.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=536.7M) ***
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation autoDetectClockTree
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 545.2M, InitMEM = 545.2M)
Start delay calculation (mem=545.250M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=546.031M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 546.0M) ***
<CMD> setOptMode -fixDrc true -addPortAsNeeded true -incrTrialRoute -restruct true -topomap true
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -engine default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-engine default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'Decision' of instances=14520 and nets=15221 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 546.031M)
<CMD> optDesign -postCTS
*info: this run is activating 'low effort' optimization, which should be used for prototyping only.
Connected to sky.clear.rice.edu 42257 0
*** Finished dispatch of slaves (cpu=0:00:00.4) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 551.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Num of Buffers    : 0
Num of Inverters  : 4
Num of VTs        : 1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=543.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=543.2M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1459 (1459)    |   -0.258   |   1459 (1459)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 554.0M **
*** Starting optimizing excluded clock nets MEM= 554.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 554.0M) ***
*** Starting optimizing excluded clock nets MEM= 554.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 554.0M) ***
Started binary server on port 34122
*** Starting optCritPath ***
*info: 2 special nets excluded.
*info: 298 no-driver nets excluded.
**Info: (ENCSP-307): Design contains fractional 20 cells.
**Info: (ENCSP-307): Design contains fractional 20 cells.
Density : 0.5646
Max route overflow : 0.0000
** Core optimization cpu=0:00:00.0 real=0:00:00.0 (0 evaluations)
*** Done optCritPath (cpu=0:00:00.2 real=0:00:00.0 mem=564.11M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=562.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1459 (1459)    |   -0.258   |   1459 (1459)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 562.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 560.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1459 (1459)    |   -0.258   |   1459 (1459)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.457%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 560.6M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD> setExtractRCMode -engine detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'Decision' of instances=14520 and nets=15221 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Decision_CpIwA7_17531.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 554.3M)
Creating parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0014% (CPU Time= 0:00:00.4  MEM= 570.4M)
Extracted 20.0013% (CPU Time= 0:00:00.5  MEM= 570.4M)
Extracted 30.0013% (CPU Time= 0:00:00.5  MEM= 570.4M)
Extracted 40.0012% (CPU Time= 0:00:00.5  MEM= 570.4M)
Extracted 50.0011% (CPU Time= 0:00:00.6  MEM= 571.5M)
Extracted 60.001% (CPU Time= 0:00:00.8  MEM= 574.5M)
Extracted 70.001% (CPU Time= 0:00:00.9  MEM= 577.5M)
Extracted 80.0009% (CPU Time= 0:00:01.1  MEM= 579.5M)
Extracted 90.0008% (CPU Time= 0:00:01.4  MEM= 579.5M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 579.5M)
Nr. Extracted Resistors     : 220226
Nr. Extracted Ground Cap.   : 235148
Nr. Extracted Coupling Cap. : 426004
Opening parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 561.3M)
Creating parasitic data file './Decision_CpIwA7_17531.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './Decision_CpIwA7_17531.rcdb.d'. 14923 times net's RC data read were performed.
Opening parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:02.0  MEM: 556.293M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 555.5M, InitMEM = 555.5M)
Start delay calculation (mem=555.512M)...
delayCal using detail RC...
Opening parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 582.6M)
Delay calculation completed. (cpu=0:00:00.8 real=0:00:00.0 mem=583.410M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 583.4M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
**Info: (ENCSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 30451 filler insts (cell FILL / prefix FILL).
*INFO: Total 30451 filler insts added - prefix FILL (CPU: 0:00:00.2).
For 30451 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Sat Apr 29 10:54:48 2017
#
Closing parasitic data file './Decision_CpIwA7_17531.rcdb.d'. 14923 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 565.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s033 NR120726-2234/10_10_USR3-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#
#Data preparation is done on Sat Apr 29 10:54:49 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Apr 29 10:54:49 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1641           0       12099    65.01%
#  Metal 2        V        1661           0       12099     1.95%
#  Metal 3        H        1641           0       12099     0.00%
#  Metal 4        V        1106           0       12099     1.95%
#  Metal 5        H        1020          73       12099     3.52%
#  Metal 6        V        1032          73       12099     3.49%
#  Metal 7        H         328           0       12099     0.00%
#  Metal 8        V         375           0       12099     0.00%
#  Metal 9        H         182           0       12099     0.01%
#  Metal 10       V         187           0       12099     0.00%
#  --------------------------------------------------------------
#  Total                   9173       1.33%  120990     7.59%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 585.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 611.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 613.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 613.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 165973 um.
#Total half perimeter of net bounding box = 163582 um.
#Total wire length on LAYER metal1 = 6 um.
#Total wire length on LAYER metal2 = 59956 um.
#Total wire length on LAYER metal3 = 77500 um.
#Total wire length on LAYER metal4 = 26457 um.
#Total wire length on LAYER metal5 = 1228 um.
#Total wire length on LAYER metal6 = 601 um.
#Total wire length on LAYER metal7 = 80 um.
#Total wire length on LAYER metal8 = 66 um.
#Total wire length on LAYER metal9 = 80 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 60329
#Up-Via Summary (total 60329):
#           
#-----------------------
#  Metal 1        33121
#  Metal 2        25404
#  Metal 3         1735
#  Metal 4           49
#  Metal 5           12
#  Metal 6            4
#  Metal 7            3
#  Metal 8            1
#-----------------------
#                 60329 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 7.00 (Mb)
#Total memory = 588.00 (Mb)
#Peak memory = 628.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 1296
#cpu time = 00:01:00, elapsed time = 00:01:00, memory = 593.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 593.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 593.00 (Mb)
#Complete Detail Routing.
#Total wire length = 180720 um.
#Total half perimeter of net bounding box = 163582 um.
#Total wire length on LAYER metal1 = 7071 um.
#Total wire length on LAYER metal2 = 57599 um.
#Total wire length on LAYER metal3 = 73555 um.
#Total wire length on LAYER metal4 = 40057 um.
#Total wire length on LAYER metal5 = 1568 um.
#Total wire length on LAYER metal6 = 651 um.
#Total wire length on LAYER metal7 = 77 um.
#Total wire length on LAYER metal8 = 65 um.
#Total wire length on LAYER metal9 = 78 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 94899
#Up-Via Summary (total 94899):
#           
#-----------------------
#  Metal 1        46828
#  Metal 2        39699
#  Metal 3         8191
#  Metal 4          155
#  Metal 5           18
#  Metal 6            4
#  Metal 7            3
#  Metal 8            1
#-----------------------
#                 94899 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:01:07
#Elapsed time = 00:01:07
#Increased memory = 2.00 (Mb)
#Total memory = 590.00 (Mb)
#Peak memory = 665.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:13
#Elapsed time = 00:01:13
#Increased memory = -36.00 (Mb)
#Total memory = 561.00 (Mb)
#Peak memory = 665.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Apr 29 10:56:01 2017
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'Decision' of instances=44971 and nets=15221 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Decision.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Decision_CpIwA7_17531.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 561.7M)
Creating parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.3  MEM= 565.9M)
Extracted 20.0013% (CPU Time= 0:00:00.3  MEM= 568.9M)
Extracted 30.0016% (CPU Time= 0:00:00.4  MEM= 570.9M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 572.9M)
Extracted 50.0013% (CPU Time= 0:00:00.6  MEM= 574.9M)
Extracted 60.0015% (CPU Time= 0:00:00.8  MEM= 576.9M)
Extracted 70.0009% (CPU Time= 0:00:00.9  MEM= 577.9M)
Extracted 80.0012% (CPU Time= 0:00:01.1  MEM= 577.9M)
Extracted 90.0014% (CPU Time= 0:00:01.2  MEM= 578.9M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 578.9M)
Nr. Extracted Resistors     : 214819
Nr. Extracted Ground Cap.   : 229618
Nr. Extracted Coupling Cap. : 422564
Opening parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 566.7M)
Creating parasitic data file './Decision_CpIwA7_17531.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './Decision_CpIwA7_17531.rcdb.d'. 14923 times net's RC data read were performed.
Opening parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:02.0  MEM: 561.711M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 570.3M, InitMEM = 570.3M)
Start delay calculation (mem=570.293M)...
delayCal using detail RC...
Opening parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 591.4M)
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=593.289M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 593.3M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          44971

Ports/Pins                            99
    metal layer metal2                47
    metal layer metal3                17
    metal layer metal4                17
    metal layer metal5                 5
    metal layer metal6                 9
    metal layer metal7                 1
    metal layer metal8                 2
    metal layer metal9                 1

Nets                              119935
    metal layer metal1             11119
    metal layer metal2             71762
    metal layer metal3             31983
    metal layer metal4              4960
    metal layer metal5                89
    metal layer metal6                16
    metal layer metal7                 2
    metal layer metal8                 3
    metal layer metal9                 1

    Via Instances                  94899

Special Nets                         341
    metal layer metal1               333
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                   1118

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 128
    metal layer metal1                 2
    metal layer metal2                47
    metal layer metal3                17
    metal layer metal4                34
    metal layer metal5                10
    metal layer metal6                18


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './Decision_CpIwA7_17531.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:01.1  MEM= 600.6M)
Closing parasitic data file './Decision_CpIwA7_17531.rcdb.d'. 14923 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 594.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.1  MEM: 76.4M)

<CMD> verifyConnectivity -type all -noAntenna

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Apr 29 10:56:09 2017

Design Name: Decision
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (315.6300, 311.8400)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 10:56:10 **** Processed 5000 nets (Total 15221)
**** 10:56:10 **** Processed 10000 nets (Total 15221)
**** 10:56:10 **** Processed 15000 nets (Total 15221)
Time Elapsed: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Apr 29 10:56:10 2017
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.9  MEM: 0.188M)

<CMD> win
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_powerup_analysis -mode accurate -ultrasim_simulation_mode ms
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//Decision.rpt


CPE found ground net: gnd
CPE found power net: vdd  voltage: 1.1V
**WARN: (ENCCTE-291):	FILL_1 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_2 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_3 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_4 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_5 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_6 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_7 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_8 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_9 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_10 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_11 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_12 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_13 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_14 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_15 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_16 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_17 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_18 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_19 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_20 is a physical only instance and is ignored.
**WARN: (EMS-62):	Message <ENCCTE-291> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
INFO (POWER-1606): Found clock 'vclk' with frequency 100MHz from SDC file.


Propagating signal activity...


Starting Levelizing
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT)
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 5%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 10%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 15%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 20%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 25%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 30%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 35%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 40%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 45%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 50%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 55%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 60%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 65%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 70%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 75%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 80%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 85%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 90%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 95%

Finished Levelizing
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT)

Starting Activity Propagation
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT)
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 5%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 10%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 15%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 20%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 25%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 30%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 35%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 40%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 45%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 50%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 55%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 60%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 65%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 70%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 75%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 80%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 85%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 90%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 95%

Finished Activity Propagation
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT)

Starting Calculating power
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT)

Calculating power dissipation...

 ... Calculating switching power
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 5%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 10%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 15%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 20%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 25%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 30%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 35%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 40%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 45%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 50%
 ... Calculating internal and leakage power
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 55%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 60%
2017-Apr-29 10:56:58 (2017-Apr-29 15:56:58 GMT): 65%
2017-Apr-29 10:56:59 (2017-Apr-29 15:56:59 GMT): 70%
2017-Apr-29 10:56:59 (2017-Apr-29 15:56:59 GMT): 75%
2017-Apr-29 10:56:59 (2017-Apr-29 15:56:59 GMT): 80%
2017-Apr-29 10:56:59 (2017-Apr-29 15:56:59 GMT): 85%
2017-Apr-29 10:56:59 (2017-Apr-29 15:56:59 GMT): 90%
2017-Apr-29 10:56:59 (2017-Apr-29 15:56:59 GMT): 95%

Finished Calculating power
2017-Apr-29 10:56:59 (2017-Apr-29 15:56:59 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       2.114      71.37%
Total Switching Power:      0.6269      21.17%
Total Leakage Power:       0.221      7.463%
Total Power:       2.962
-----------------------------------------------------------------------------------------
report_power consumed time (real time) 00:00:02 : peak memory (684.715M) 
Output file is .//Decision.rpt.

*** Memory Usage v#1 (Current mem = 686.965M, initial mem = 60.344M) ***
--- Ending "Encounter" (totcpu=0:02:28, real=0:05:04, mem=687.0M) ---
