#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 12 21:19:40 2019
# Process ID: 28117
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1
# Command line: vivado -log DCTCop_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DCTCop_wrapper.tcl -notrace
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/DCTCop_wrapper.vdi
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source DCTCop_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTs_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTKERNV2_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top DCTCop_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 10449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_0/DCTCop_microblaze_0_0.xdc] for cell 'DCTCop_i/microblaze_0/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_0/DCTCop_microblaze_0_0.xdc] for cell 'DCTCop_i/microblaze_0/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_v10_0/DCTCop_dlmb_v10_0.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_v10_0/DCTCop_dlmb_v10_0.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_v10_0/DCTCop_ilmb_v10_0.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_v10_0/DCTCop_ilmb_v10_0.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_axi_intc_0/DCTCop_microblaze_0_axi_intc_0.xdc] for cell 'DCTCop_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_axi_intc_0/DCTCop_microblaze_0_axi_intc_0.xdc] for cell 'DCTCop_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_0/DCTCop_mdm_1_0.xdc] for cell 'DCTCop_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_0/DCTCop_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2437.629 ; gain = 585.773 ; free physical = 2082 ; free virtual = 8795
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_0/DCTCop_mdm_1_0.xdc] for cell 'DCTCop_i/mdm_1/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_0/DCTCop_clk_wiz_1_0_board.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_0/DCTCop_clk_wiz_1_0_board.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_0/DCTCop_clk_wiz_1_0.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_0/DCTCop_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_0/DCTCop_clk_wiz_1_0.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_0/DCTCop_rst_clk_wiz_1_100M_0_board.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port reset_0 can not be placed on PACKAGE_PIN C12 because the PACKAGE_PIN is occupied by port reset [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_0/DCTCop_rst_clk_wiz_1_100M_0_board.xdc:3]
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_0/DCTCop_rst_clk_wiz_1_100M_0_board.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_0/DCTCop_rst_clk_wiz_1_100M_0.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_0/DCTCop_rst_clk_wiz_1_100M_0.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_axi_intc_0/DCTCop_microblaze_0_axi_intc_0_clocks.xdc] for cell 'DCTCop_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_axi_intc_0/DCTCop_microblaze_0_axi_intc_0_clocks.xdc] for cell 'DCTCop_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'DCTCop_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2453.648 ; gain = 0.000 ; free physical = 2175 ; free virtual = 8923
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

17 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2453.648 ; gain = 1106.156 ; free physical = 2175 ; free virtual = 8923
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.645 ; gain = 15.996 ; free physical = 2162 ; free virtual = 8911

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8a273607

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2469.645 ; gain = 0.000 ; free physical = 2059 ; free virtual = 8809

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d1728da0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2038 ; free virtual = 8793
INFO: [Opt 31-389] Phase Retarget created 149 cells and removed 234 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 155675cd4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2036 ; free virtual = 8792
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 48 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1be10d6d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2031 ; free virtual = 8790
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 590 cells

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR[0]_BUFG_inst, Net: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR[0]
Phase 4 BUFG optimization | Checksum: 19cf29f48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2028 ; free virtual = 8786
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19cf29f48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2028 ; free virtual = 8786
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19cf29f48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2027 ; free virtual = 8785
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             149  |             234  |                                              1  |
|  Constant propagation         |              13  |              48  |                                              0  |
|  Sweep                        |               0  |             590  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2027 ; free virtual = 8785
Ending Logic Optimization Task | Checksum: b3ed2800

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2550.645 ; gain = 0.000 ; free physical = 2029 ; free virtual = 8788

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.919 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: b3ed2800

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1881 ; free virtual = 8649
Ending Power Optimization Task | Checksum: b3ed2800

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.785 ; gain = 499.141 ; free physical = 1949 ; free virtual = 8717

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b3ed2800

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1949 ; free virtual = 8717

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1951 ; free virtual = 8719
Ending Netlist Obfuscation Task | Checksum: b3ed2800

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1951 ; free virtual = 8719
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:53 . Memory (MB): peak = 3049.785 ; gain = 596.137 ; free physical = 1952 ; free virtual = 8720
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1953 ; free virtual = 8721
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1950 ; free virtual = 8720
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/DCTCop_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1889 ; free virtual = 8722
INFO: [runtcl-4] Executing : report_drc -file DCTCop_wrapper_drc_opted.rpt -pb DCTCop_wrapper_drc_opted.pb -rpx DCTCop_wrapper_drc_opted.rpx
Command: report_drc -file DCTCop_wrapper_drc_opted.rpt -pb DCTCop_wrapper_drc_opted.pb -rpx DCTCop_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/DCTCop_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1878 ; free virtual = 8712
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1868 ; free virtual = 8704
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a1f5cb7b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1868 ; free virtual = 8704
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1868 ; free virtual = 8704

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4f9368d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1766 ; free virtual = 8608

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ba293c10

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1592 ; free virtual = 8455

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ba293c10

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1592 ; free virtual = 8455
Phase 1 Placer Initialization | Checksum: ba293c10

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1592 ; free virtual = 8455

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a76ef7a5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1543 ; free virtual = 8406

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1467 ; free virtual = 8395

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 6333e30c

Time (s): cpu = 00:02:54 ; elapsed = 00:01:23 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1463 ; free virtual = 8391
Phase 2.2 Global Placement Core | Checksum: 12c845a01

Time (s): cpu = 00:02:59 ; elapsed = 00:01:24 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1457 ; free virtual = 8385
Phase 2 Global Placement | Checksum: 12c845a01

Time (s): cpu = 00:02:59 ; elapsed = 00:01:24 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1475 ; free virtual = 8403

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b1983abd

Time (s): cpu = 00:03:16 ; elapsed = 00:01:31 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1461 ; free virtual = 8389

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e2c673c6

Time (s): cpu = 00:04:03 ; elapsed = 00:01:59 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1405 ; free virtual = 8339

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18072dabb

Time (s): cpu = 00:04:04 ; elapsed = 00:02:00 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1405 ; free virtual = 8339

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c09c7888

Time (s): cpu = 00:04:05 ; elapsed = 00:02:01 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1405 ; free virtual = 8339

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 4191deaf

Time (s): cpu = 00:04:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1367 ; free virtual = 8302

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 59cfe03a

Time (s): cpu = 00:04:27 ; elapsed = 00:02:22 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1371 ; free virtual = 8305

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ccb0c9ce

Time (s): cpu = 00:04:28 ; elapsed = 00:02:23 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1371 ; free virtual = 8305
Phase 3 Detail Placement | Checksum: ccb0c9ce

Time (s): cpu = 00:04:28 ; elapsed = 00:02:23 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1371 ; free virtual = 8305

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c0846903

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1En, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg_n_0_[2], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage10MEn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1En, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage7En, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage9En, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage5En, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 9 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 9, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c0846903

Time (s): cpu = 00:05:09 ; elapsed = 00:02:39 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1416 ; free virtual = 8350
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.887. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dc730470

Time (s): cpu = 00:05:09 ; elapsed = 00:02:39 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1418 ; free virtual = 8353
Phase 4.1 Post Commit Optimization | Checksum: 1dc730470

Time (s): cpu = 00:05:10 ; elapsed = 00:02:40 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1418 ; free virtual = 8353

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dc730470

Time (s): cpu = 00:05:11 ; elapsed = 00:02:41 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1418 ; free virtual = 8353

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dc730470

Time (s): cpu = 00:05:12 ; elapsed = 00:02:41 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1419 ; free virtual = 8354

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1419 ; free virtual = 8354
Phase 4.4 Final Placement Cleanup | Checksum: 1505eb09b

Time (s): cpu = 00:05:12 ; elapsed = 00:02:42 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1419 ; free virtual = 8354
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1505eb09b

Time (s): cpu = 00:05:13 ; elapsed = 00:02:42 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1419 ; free virtual = 8354
Ending Placer Task | Checksum: 5693cc8c

Time (s): cpu = 00:05:13 ; elapsed = 00:02:42 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1419 ; free virtual = 8354
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:20 ; elapsed = 00:02:47 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1484 ; free virtual = 8418
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1484 ; free virtual = 8419
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1211 ; free virtual = 8366
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/DCTCop_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1311 ; free virtual = 8405
INFO: [runtcl-4] Executing : report_io -file DCTCop_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1307 ; free virtual = 8400
INFO: [runtcl-4] Executing : report_utilization -file DCTCop_wrapper_utilization_placed.rpt -pb DCTCop_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DCTCop_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3049.785 ; gain = 0.000 ; free physical = 1309 ; free virtual = 8403
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3d6e17b2 ConstDB: 0 ShapeSum: 1925b4da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ccb58313

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.793 ; gain = 9.008 ; free physical = 1143 ; free virtual = 8239
Post Restoration Checksum: NetGraph: 2a2569ad NumContArr: a2901966 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ccb58313

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3058.793 ; gain = 9.008 ; free physical = 1110 ; free virtual = 8207

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ccb58313

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3058.793 ; gain = 9.008 ; free physical = 1087 ; free virtual = 8184

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ccb58313

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3058.793 ; gain = 9.008 ; free physical = 1087 ; free virtual = 8184
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14763aa69

Time (s): cpu = 00:01:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3067.785 ; gain = 18.000 ; free physical = 1045 ; free virtual = 8143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.847  | TNS=0.000  | WHS=-0.176 | THS=-163.433|

Phase 2 Router Initialization | Checksum: 176892c08

Time (s): cpu = 00:02:06 ; elapsed = 00:00:59 . Memory (MB): peak = 3067.785 ; gain = 18.000 ; free physical = 1026 ; free virtual = 8123

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0487879 %
  Global Horizontal Routing Utilization  = 0.0161978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 68952
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 68944
  Number of Partially Routed Nets     = 8
  Number of Node Overlaps             = 6


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10ea54133

Time (s): cpu = 00:02:43 ; elapsed = 00:01:13 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 988 ; free virtual = 8093

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4694
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.284  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b1de3d10

Time (s): cpu = 00:04:09 ; elapsed = 00:01:53 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1006 ; free virtual = 8118
Phase 4 Rip-up And Reroute | Checksum: 1b1de3d10

Time (s): cpu = 00:04:09 ; elapsed = 00:01:53 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1006 ; free virtual = 8118

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 164c4a695

Time (s): cpu = 00:04:15 ; elapsed = 00:01:56 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1007 ; free virtual = 8119
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.291  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 164c4a695

Time (s): cpu = 00:04:16 ; elapsed = 00:01:56 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1010 ; free virtual = 8121

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164c4a695

Time (s): cpu = 00:04:16 ; elapsed = 00:01:57 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1010 ; free virtual = 8121
Phase 5 Delay and Skew Optimization | Checksum: 164c4a695

Time (s): cpu = 00:04:16 ; elapsed = 00:01:57 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1010 ; free virtual = 8121

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 191f706b8

Time (s): cpu = 00:04:25 ; elapsed = 00:02:00 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1008 ; free virtual = 8117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.291  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19cbaddda

Time (s): cpu = 00:04:25 ; elapsed = 00:02:01 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1008 ; free virtual = 8117
Phase 6 Post Hold Fix | Checksum: 19cbaddda

Time (s): cpu = 00:04:25 ; elapsed = 00:02:01 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1008 ; free virtual = 8117

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.4843 %
  Global Horizontal Routing Utilization  = 23.4488 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d05061b2

Time (s): cpu = 00:04:26 ; elapsed = 00:02:01 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1006 ; free virtual = 8115

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d05061b2

Time (s): cpu = 00:04:26 ; elapsed = 00:02:02 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1004 ; free virtual = 8113

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1062b7d04

Time (s): cpu = 00:04:34 ; elapsed = 00:02:09 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1001 ; free virtual = 8110

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.291  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1062b7d04

Time (s): cpu = 00:04:34 ; elapsed = 00:02:09 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1005 ; free virtual = 8114
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:34 ; elapsed = 00:02:09 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1053 ; free virtual = 8162

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:44 ; elapsed = 00:02:14 . Memory (MB): peak = 3100.785 ; gain = 51.000 ; free physical = 1053 ; free virtual = 8162
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.785 ; gain = 0.000 ; free physical = 1053 ; free virtual = 8162
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3100.785 ; gain = 0.000 ; free physical = 747 ; free virtual = 8123
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/DCTCop_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3100.785 ; gain = 0.000 ; free physical = 845 ; free virtual = 8147
INFO: [runtcl-4] Executing : report_drc -file DCTCop_wrapper_drc_routed.rpt -pb DCTCop_wrapper_drc_routed.pb -rpx DCTCop_wrapper_drc_routed.rpx
Command: report_drc -file DCTCop_wrapper_drc_routed.rpt -pb DCTCop_wrapper_drc_routed.pb -rpx DCTCop_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/DCTCop_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.504 ; gain = 30.719 ; free physical = 810 ; free virtual = 8114
INFO: [runtcl-4] Executing : report_methodology -file DCTCop_wrapper_methodology_drc_routed.rpt -pb DCTCop_wrapper_methodology_drc_routed.pb -rpx DCTCop_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DCTCop_wrapper_methodology_drc_routed.rpt -pb DCTCop_wrapper_methodology_drc_routed.pb -rpx DCTCop_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_1/DCTCop_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3310.504 ; gain = 179.000 ; free physical = 769 ; free virtual = 8074
INFO: [runtcl-4] Executing : report_power -file DCTCop_wrapper_power_routed.rpt -pb DCTCop_wrapper_power_summary_routed.pb -rpx DCTCop_wrapper_power_routed.rpx
Command: report_power -file DCTCop_wrapper_power_routed.rpt -pb DCTCop_wrapper_power_summary_routed.pb -rpx DCTCop_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
109 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3310.504 ; gain = 0.000 ; free physical = 667 ; free virtual = 7994
INFO: [runtcl-4] Executing : report_route_status -file DCTCop_wrapper_route_status.rpt -pb DCTCop_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DCTCop_wrapper_timing_summary_routed.rpt -pb DCTCop_wrapper_timing_summary_routed.pb -rpx DCTCop_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file DCTCop_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DCTCop_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DCTCop_wrapper_bus_skew_routed.rpt -pb DCTCop_wrapper_bus_skew_routed.pb -rpx DCTCop_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 21:28:38 2019...
