# uart-tx-rx-systemverilog
UART transmitter and receiver implemented in SystemVerilog with loopback verification
