
28-PWM_signal_with_timer0_potentiometer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001aac  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000100  00800060  00001aac  00001b20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001bcc  00000000  00000000  00001c20  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000583  00000000  00000000  000037ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000001e0  00000000  00000000  00003d70  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000017c4  00000000  00000000  00003f50  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006a1  00000000  00000000  00005714  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000acf  00000000  00000000  00005db5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002d0  00000000  00000000  00006884  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004bb  00000000  00000000  00006b54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001a63  00000000  00000000  0000700f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000030  00000000  00000000  00008a72  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ea       	ldi	r30, 0xAC	; 172
      68:	fa e1       	ldi	r31, 0x1A	; 26
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a0 36       	cpi	r26, 0x60	; 96
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a0 e6       	ldi	r26, 0x60	; 96
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 36       	cpi	r26, 0x60	; 96
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 49 00 	call	0x92	; 0x92 <main>
      8a:	0c 94 54 0d 	jmp	0x1aa8	; 0x1aa8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:


int main(void)
{
	uint16 ADC_DATA = 0;
	ADC_init();
      92:	0e 94 52 00 	call	0xa4	; 0xa4 <ADC_init>
	timer0_fast_PWM_init();
      96:	0e 94 70 03 	call	0x6e0	; 0x6e0 <timer0_fast_PWM_init>
    while(1)
    {
        ADC_DATA = ADC_convert_read(); 
      9a:	0e 94 61 00 	call	0xc2	; 0xc2 <ADC_convert_read>
		set_duty_cycle(ADC_DATA);
      9e:	0e 94 8d 03 	call	0x71a	; 0x71a <set_duty_cycle>
      a2:	fb cf       	rjmp	.-10     	; 0x9a <main+0x8>

000000a4 <ADC_init>:
#include "ADC.h"

void ADC_init(void)
{
	/*enable ADC peripheral in MCU*/
	SET_BIT(ADCSRA, ADEN);
      a4:	37 9a       	sbi	0x06, 7	; 6
	/*set reference voltage of AVCC with external capacitor at AREE pin*/
	SET_BIT(ADMUX, REFS0);
      a6:	3e 9a       	sbi	0x07, 6	; 7
	CLR_BIT(ADMUX, REFS1);
      a8:	3f 98       	cbi	0x07, 7	; 7
	/*select input channel to pin PA2*/
	CLR_BIT(ADMUX, MUX0);
      aa:	38 98       	cbi	0x07, 0	; 7
	CLR_BIT(ADMUX, MUX1);
      ac:	39 98       	cbi	0x07, 1	; 7
	CLR_BIT(ADMUX, MUX2);
      ae:	3a 98       	cbi	0x07, 2	; 7
	CLR_BIT(ADMUX, MUX3);
      b0:	3b 98       	cbi	0x07, 3	; 7
	CLR_BIT(ADMUX, MUX4);
      b2:	3c 98       	cbi	0x07, 4	; 7
	/*clear ADLAR bit, so the first 8-bits will return in ADCL, and last 2-bits in ADCH*/
	CLR_BIT(ADMUX, ADLAR);
      b4:	3d 98       	cbi	0x07, 5	; 7
	/*clear AUTO trigger ADC, so the ADC conversion will start only when you call:  ADC_convert_read() */
	CLR_BIT(ADCSRA, ADATE);
      b6:	35 98       	cbi	0x06, 5	; 6
	/*disable ADC interrupt: */
	CLR_BIT(ADCSRA, ADIE);
      b8:	33 98       	cbi	0x06, 3	; 6
	/*set pre-scaler to be: (F_CPU/64) = (8000000/64) = 125 KHz */
	CLR_BIT(ADCSRA, ADPS0);
      ba:	30 98       	cbi	0x06, 0	; 6
	SET_BIT(ADCSRA, ADPS1);
      bc:	31 9a       	sbi	0x06, 1	; 6
	SET_BIT(ADCSRA, ADPS2);
      be:	32 9a       	sbi	0x06, 2	; 6
}
      c0:	08 95       	ret

000000c2 <ADC_convert_read>:

uint16 ADC_convert_read(void)
{
	uint16 ADC_data = 0;
	/*start conversion:*/
	SET_BIT(ADCSRA, ADSC);
      c2:	36 9a       	sbi	0x06, 6	; 6
	/*wait until conversion ended*/
	while(READ_BIT(ADCSRA, ADSC) == 1)
      c4:	86 b1       	in	r24, 0x06	; 6
      c6:	86 fd       	sbrc	r24, 6
      c8:	fd cf       	rjmp	.-6      	; 0xc4 <ADC_convert_read+0x2>
	{
		//wait until ADSC bit becomes zero
	}
	/*after conversion is finished, read data from ADCL then ADCH*/
	ADC_data = ADCL;
      ca:	84 b1       	in	r24, 0x04	; 4
      cc:	90 e0       	ldi	r25, 0x00	; 0
	ADC_data |= (ADCH << 8);
      ce:	45 b1       	in	r20, 0x05	; 5
      d0:	34 2f       	mov	r19, r20
      d2:	20 e0       	ldi	r18, 0x00	; 0
      d4:	82 2b       	or	r24, r18
      d6:	93 2b       	or	r25, r19
	/*return ADC data*/
	return ADC_data;
	
      d8:	08 95       	ret

000000da <GPIO_pin_direction>:
#include "Atmega_GPIO.h"

void GPIO_pin_direction(char PORT, uint8 BIT, uint8 DIR)
{
    switch(PORT)
      da:	84 34       	cpi	r24, 0x44	; 68
      dc:	09 f4       	brne	.+2      	; 0xe0 <GPIO_pin_direction+0x6>
      de:	71 c0       	rjmp	.+226    	; 0x1c2 <GPIO_pin_direction+0xe8>
      e0:	85 34       	cpi	r24, 0x45	; 69
      e2:	48 f4       	brcc	.+18     	; 0xf6 <GPIO_pin_direction+0x1c>
      e4:	82 34       	cpi	r24, 0x42	; 66
      e6:	99 f1       	breq	.+102    	; 0x14e <GPIO_pin_direction+0x74>
      e8:	83 34       	cpi	r24, 0x43	; 67
      ea:	08 f0       	brcs	.+2      	; 0xee <GPIO_pin_direction+0x14>
      ec:	4d c0       	rjmp	.+154    	; 0x188 <GPIO_pin_direction+0xae>
      ee:	81 34       	cpi	r24, 0x41	; 65
      f0:	09 f0       	breq	.+2      	; 0xf4 <GPIO_pin_direction+0x1a>
      f2:	83 c0       	rjmp	.+262    	; 0x1fa <GPIO_pin_direction+0x120>
      f4:	0f c0       	rjmp	.+30     	; 0x114 <GPIO_pin_direction+0x3a>
      f6:	82 36       	cpi	r24, 0x62	; 98
      f8:	51 f1       	breq	.+84     	; 0x14e <GPIO_pin_direction+0x74>
      fa:	83 36       	cpi	r24, 0x63	; 99
      fc:	20 f4       	brcc	.+8      	; 0x106 <GPIO_pin_direction+0x2c>
      fe:	81 36       	cpi	r24, 0x61	; 97
     100:	09 f0       	breq	.+2      	; 0x104 <GPIO_pin_direction+0x2a>
     102:	7b c0       	rjmp	.+246    	; 0x1fa <GPIO_pin_direction+0x120>
     104:	07 c0       	rjmp	.+14     	; 0x114 <GPIO_pin_direction+0x3a>
     106:	83 36       	cpi	r24, 0x63	; 99
     108:	09 f4       	brne	.+2      	; 0x10c <GPIO_pin_direction+0x32>
     10a:	3e c0       	rjmp	.+124    	; 0x188 <GPIO_pin_direction+0xae>
     10c:	84 36       	cpi	r24, 0x64	; 100
     10e:	09 f0       	breq	.+2      	; 0x112 <GPIO_pin_direction+0x38>
     110:	74 c0       	rjmp	.+232    	; 0x1fa <GPIO_pin_direction+0x120>
     112:	57 c0       	rjmp	.+174    	; 0x1c2 <GPIO_pin_direction+0xe8>
    {
        case 'A':
        case 'a':
            if(1 == DIR)
     114:	41 30       	cpi	r20, 0x01	; 1
     116:	69 f4       	brne	.+26     	; 0x132 <GPIO_pin_direction+0x58>
            {
                SET_BIT(DDRA, BIT); //set direction of this pin in port A as output
     118:	2a b3       	in	r18, 0x1a	; 26
     11a:	81 e0       	ldi	r24, 0x01	; 1
     11c:	90 e0       	ldi	r25, 0x00	; 0
     11e:	ac 01       	movw	r20, r24
     120:	02 c0       	rjmp	.+4      	; 0x126 <GPIO_pin_direction+0x4c>
     122:	44 0f       	add	r20, r20
     124:	55 1f       	adc	r21, r21
     126:	6a 95       	dec	r22
     128:	e2 f7       	brpl	.-8      	; 0x122 <GPIO_pin_direction+0x48>
     12a:	ba 01       	movw	r22, r20
     12c:	62 2b       	or	r22, r18
     12e:	6a bb       	out	0x1a, r22	; 26
     130:	08 95       	ret
            }
            else
            {
                CLR_BIT(DDRA, BIT); //set direction of this pin in port A as input
     132:	2a b3       	in	r18, 0x1a	; 26
     134:	81 e0       	ldi	r24, 0x01	; 1
     136:	90 e0       	ldi	r25, 0x00	; 0
     138:	ac 01       	movw	r20, r24
     13a:	02 c0       	rjmp	.+4      	; 0x140 <GPIO_pin_direction+0x66>
     13c:	44 0f       	add	r20, r20
     13e:	55 1f       	adc	r21, r21
     140:	6a 95       	dec	r22
     142:	e2 f7       	brpl	.-8      	; 0x13c <GPIO_pin_direction+0x62>
     144:	ba 01       	movw	r22, r20
     146:	60 95       	com	r22
     148:	62 23       	and	r22, r18
     14a:	6a bb       	out	0x1a, r22	; 26
     14c:	08 95       	ret
            }
        break;
        case 'B':
        case 'b':
            if(1 == DIR)
     14e:	41 30       	cpi	r20, 0x01	; 1
     150:	69 f4       	brne	.+26     	; 0x16c <GPIO_pin_direction+0x92>
            {
                SET_BIT(DDRB, BIT); //set direction of this pin in port B as output
     152:	27 b3       	in	r18, 0x17	; 23
     154:	81 e0       	ldi	r24, 0x01	; 1
     156:	90 e0       	ldi	r25, 0x00	; 0
     158:	ac 01       	movw	r20, r24
     15a:	02 c0       	rjmp	.+4      	; 0x160 <GPIO_pin_direction+0x86>
     15c:	44 0f       	add	r20, r20
     15e:	55 1f       	adc	r21, r21
     160:	6a 95       	dec	r22
     162:	e2 f7       	brpl	.-8      	; 0x15c <GPIO_pin_direction+0x82>
     164:	ba 01       	movw	r22, r20
     166:	62 2b       	or	r22, r18
     168:	67 bb       	out	0x17, r22	; 23
     16a:	08 95       	ret
            }
            else
            {
                CLR_BIT(DDRB, BIT); //set direction of this pin in port B as input
     16c:	27 b3       	in	r18, 0x17	; 23
     16e:	81 e0       	ldi	r24, 0x01	; 1
     170:	90 e0       	ldi	r25, 0x00	; 0
     172:	ac 01       	movw	r20, r24
     174:	02 c0       	rjmp	.+4      	; 0x17a <GPIO_pin_direction+0xa0>
     176:	44 0f       	add	r20, r20
     178:	55 1f       	adc	r21, r21
     17a:	6a 95       	dec	r22
     17c:	e2 f7       	brpl	.-8      	; 0x176 <GPIO_pin_direction+0x9c>
     17e:	ba 01       	movw	r22, r20
     180:	60 95       	com	r22
     182:	62 23       	and	r22, r18
     184:	67 bb       	out	0x17, r22	; 23
     186:	08 95       	ret
            }
        break;
        case 'C':
        case 'c':
            if(1 == DIR)
     188:	41 30       	cpi	r20, 0x01	; 1
     18a:	69 f4       	brne	.+26     	; 0x1a6 <GPIO_pin_direction+0xcc>
            {
                SET_BIT(DDRC, BIT); //set direction of this pin in port B as output
     18c:	24 b3       	in	r18, 0x14	; 20
     18e:	81 e0       	ldi	r24, 0x01	; 1
     190:	90 e0       	ldi	r25, 0x00	; 0
     192:	ac 01       	movw	r20, r24
     194:	02 c0       	rjmp	.+4      	; 0x19a <GPIO_pin_direction+0xc0>
     196:	44 0f       	add	r20, r20
     198:	55 1f       	adc	r21, r21
     19a:	6a 95       	dec	r22
     19c:	e2 f7       	brpl	.-8      	; 0x196 <GPIO_pin_direction+0xbc>
     19e:	ba 01       	movw	r22, r20
     1a0:	62 2b       	or	r22, r18
     1a2:	64 bb       	out	0x14, r22	; 20
     1a4:	08 95       	ret
            }
            else
            {
                CLR_BIT(DDRC, BIT); //set direction of this pin in port B as input
     1a6:	24 b3       	in	r18, 0x14	; 20
     1a8:	81 e0       	ldi	r24, 0x01	; 1
     1aa:	90 e0       	ldi	r25, 0x00	; 0
     1ac:	ac 01       	movw	r20, r24
     1ae:	02 c0       	rjmp	.+4      	; 0x1b4 <GPIO_pin_direction+0xda>
     1b0:	44 0f       	add	r20, r20
     1b2:	55 1f       	adc	r21, r21
     1b4:	6a 95       	dec	r22
     1b6:	e2 f7       	brpl	.-8      	; 0x1b0 <GPIO_pin_direction+0xd6>
     1b8:	ba 01       	movw	r22, r20
     1ba:	60 95       	com	r22
     1bc:	62 23       	and	r22, r18
     1be:	64 bb       	out	0x14, r22	; 20
     1c0:	08 95       	ret
            }
        break;
        case 'D':
        case 'd':
            if(1 == DIR)
     1c2:	41 30       	cpi	r20, 0x01	; 1
     1c4:	69 f4       	brne	.+26     	; 0x1e0 <GPIO_pin_direction+0x106>
            {
                SET_BIT(DDRD, BIT); //set direction of this pin in port C as output
     1c6:	21 b3       	in	r18, 0x11	; 17
     1c8:	81 e0       	ldi	r24, 0x01	; 1
     1ca:	90 e0       	ldi	r25, 0x00	; 0
     1cc:	ac 01       	movw	r20, r24
     1ce:	02 c0       	rjmp	.+4      	; 0x1d4 <GPIO_pin_direction+0xfa>
     1d0:	44 0f       	add	r20, r20
     1d2:	55 1f       	adc	r21, r21
     1d4:	6a 95       	dec	r22
     1d6:	e2 f7       	brpl	.-8      	; 0x1d0 <GPIO_pin_direction+0xf6>
     1d8:	ba 01       	movw	r22, r20
     1da:	62 2b       	or	r22, r18
     1dc:	61 bb       	out	0x11, r22	; 17
     1de:	08 95       	ret
            }
            else
            {
                CLR_BIT(DDRD, BIT); //set direction of this pin in port C as input
     1e0:	21 b3       	in	r18, 0x11	; 17
     1e2:	81 e0       	ldi	r24, 0x01	; 1
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	ac 01       	movw	r20, r24
     1e8:	02 c0       	rjmp	.+4      	; 0x1ee <GPIO_pin_direction+0x114>
     1ea:	44 0f       	add	r20, r20
     1ec:	55 1f       	adc	r21, r21
     1ee:	6a 95       	dec	r22
     1f0:	e2 f7       	brpl	.-8      	; 0x1ea <GPIO_pin_direction+0x110>
     1f2:	ba 01       	movw	r22, r20
     1f4:	60 95       	com	r22
     1f6:	62 23       	and	r22, r18
     1f8:	61 bb       	out	0x11, r22	; 17
     1fa:	08 95       	ret

000001fc <GPIO_pin_write>:
} //end of  GPIO_pin_direction();


void GPIO_pin_write(char PORT, uint8 BIT, uint8 DATA)
{
    switch(PORT)
     1fc:	84 34       	cpi	r24, 0x44	; 68
     1fe:	09 f4       	brne	.+2      	; 0x202 <GPIO_pin_write+0x6>
     200:	71 c0       	rjmp	.+226    	; 0x2e4 <GPIO_pin_write+0xe8>
     202:	85 34       	cpi	r24, 0x45	; 69
     204:	48 f4       	brcc	.+18     	; 0x218 <GPIO_pin_write+0x1c>
     206:	82 34       	cpi	r24, 0x42	; 66
     208:	99 f1       	breq	.+102    	; 0x270 <GPIO_pin_write+0x74>
     20a:	83 34       	cpi	r24, 0x43	; 67
     20c:	08 f0       	brcs	.+2      	; 0x210 <GPIO_pin_write+0x14>
     20e:	4d c0       	rjmp	.+154    	; 0x2aa <GPIO_pin_write+0xae>
     210:	81 34       	cpi	r24, 0x41	; 65
     212:	09 f0       	breq	.+2      	; 0x216 <GPIO_pin_write+0x1a>
     214:	83 c0       	rjmp	.+262    	; 0x31c <GPIO_pin_write+0x120>
     216:	0f c0       	rjmp	.+30     	; 0x236 <GPIO_pin_write+0x3a>
     218:	82 36       	cpi	r24, 0x62	; 98
     21a:	51 f1       	breq	.+84     	; 0x270 <GPIO_pin_write+0x74>
     21c:	83 36       	cpi	r24, 0x63	; 99
     21e:	20 f4       	brcc	.+8      	; 0x228 <GPIO_pin_write+0x2c>
     220:	81 36       	cpi	r24, 0x61	; 97
     222:	09 f0       	breq	.+2      	; 0x226 <GPIO_pin_write+0x2a>
     224:	7b c0       	rjmp	.+246    	; 0x31c <GPIO_pin_write+0x120>
     226:	07 c0       	rjmp	.+14     	; 0x236 <GPIO_pin_write+0x3a>
     228:	83 36       	cpi	r24, 0x63	; 99
     22a:	09 f4       	brne	.+2      	; 0x22e <GPIO_pin_write+0x32>
     22c:	3e c0       	rjmp	.+124    	; 0x2aa <GPIO_pin_write+0xae>
     22e:	84 36       	cpi	r24, 0x64	; 100
     230:	09 f0       	breq	.+2      	; 0x234 <GPIO_pin_write+0x38>
     232:	74 c0       	rjmp	.+232    	; 0x31c <GPIO_pin_write+0x120>
     234:	57 c0       	rjmp	.+174    	; 0x2e4 <GPIO_pin_write+0xe8>
    {
        case 'A':
        case 'a':
            if(1 == DATA)
     236:	41 30       	cpi	r20, 0x01	; 1
     238:	69 f4       	brne	.+26     	; 0x254 <GPIO_pin_write+0x58>
            {
                SET_BIT(PORTA, BIT); //set output value of this pin in port A to 1
     23a:	2b b3       	in	r18, 0x1b	; 27
     23c:	81 e0       	ldi	r24, 0x01	; 1
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	ac 01       	movw	r20, r24
     242:	02 c0       	rjmp	.+4      	; 0x248 <GPIO_pin_write+0x4c>
     244:	44 0f       	add	r20, r20
     246:	55 1f       	adc	r21, r21
     248:	6a 95       	dec	r22
     24a:	e2 f7       	brpl	.-8      	; 0x244 <GPIO_pin_write+0x48>
     24c:	ba 01       	movw	r22, r20
     24e:	62 2b       	or	r22, r18
     250:	6b bb       	out	0x1b, r22	; 27
     252:	08 95       	ret
            }
            else
            {
                CLR_BIT(PORTA, BIT); //set output value of this pin in port A to 0
     254:	2b b3       	in	r18, 0x1b	; 27
     256:	81 e0       	ldi	r24, 0x01	; 1
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	ac 01       	movw	r20, r24
     25c:	02 c0       	rjmp	.+4      	; 0x262 <GPIO_pin_write+0x66>
     25e:	44 0f       	add	r20, r20
     260:	55 1f       	adc	r21, r21
     262:	6a 95       	dec	r22
     264:	e2 f7       	brpl	.-8      	; 0x25e <GPIO_pin_write+0x62>
     266:	ba 01       	movw	r22, r20
     268:	60 95       	com	r22
     26a:	62 23       	and	r22, r18
     26c:	6b bb       	out	0x1b, r22	; 27
     26e:	08 95       	ret
            }
        break;
        case 'B':
        case 'b':
            if(1 == DATA)
     270:	41 30       	cpi	r20, 0x01	; 1
     272:	69 f4       	brne	.+26     	; 0x28e <GPIO_pin_write+0x92>
            {
                SET_BIT(PORTB, BIT); //set output value of this pin in port B to 1
     274:	28 b3       	in	r18, 0x18	; 24
     276:	81 e0       	ldi	r24, 0x01	; 1
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	ac 01       	movw	r20, r24
     27c:	02 c0       	rjmp	.+4      	; 0x282 <GPIO_pin_write+0x86>
     27e:	44 0f       	add	r20, r20
     280:	55 1f       	adc	r21, r21
     282:	6a 95       	dec	r22
     284:	e2 f7       	brpl	.-8      	; 0x27e <GPIO_pin_write+0x82>
     286:	ba 01       	movw	r22, r20
     288:	62 2b       	or	r22, r18
     28a:	68 bb       	out	0x18, r22	; 24
     28c:	08 95       	ret
            }
            else
            {
                CLR_BIT(PORTB, BIT); //set output value of this pin in port B to 0
     28e:	28 b3       	in	r18, 0x18	; 24
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	ac 01       	movw	r20, r24
     296:	02 c0       	rjmp	.+4      	; 0x29c <GPIO_pin_write+0xa0>
     298:	44 0f       	add	r20, r20
     29a:	55 1f       	adc	r21, r21
     29c:	6a 95       	dec	r22
     29e:	e2 f7       	brpl	.-8      	; 0x298 <GPIO_pin_write+0x9c>
     2a0:	ba 01       	movw	r22, r20
     2a2:	60 95       	com	r22
     2a4:	62 23       	and	r22, r18
     2a6:	68 bb       	out	0x18, r22	; 24
     2a8:	08 95       	ret
            }
        break;
        case 'C':
        case 'c':
            if(1 == DATA)
     2aa:	41 30       	cpi	r20, 0x01	; 1
     2ac:	69 f4       	brne	.+26     	; 0x2c8 <GPIO_pin_write+0xcc>
            {
                SET_BIT(PORTC, BIT); //set output value of this pin in port C to 1
     2ae:	25 b3       	in	r18, 0x15	; 21
     2b0:	81 e0       	ldi	r24, 0x01	; 1
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	ac 01       	movw	r20, r24
     2b6:	02 c0       	rjmp	.+4      	; 0x2bc <GPIO_pin_write+0xc0>
     2b8:	44 0f       	add	r20, r20
     2ba:	55 1f       	adc	r21, r21
     2bc:	6a 95       	dec	r22
     2be:	e2 f7       	brpl	.-8      	; 0x2b8 <GPIO_pin_write+0xbc>
     2c0:	ba 01       	movw	r22, r20
     2c2:	62 2b       	or	r22, r18
     2c4:	65 bb       	out	0x15, r22	; 21
     2c6:	08 95       	ret
            }
            else
            {
                CLR_BIT(PORTC, BIT); //set output value of this pin in port C to 0
     2c8:	25 b3       	in	r18, 0x15	; 21
     2ca:	81 e0       	ldi	r24, 0x01	; 1
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	ac 01       	movw	r20, r24
     2d0:	02 c0       	rjmp	.+4      	; 0x2d6 <GPIO_pin_write+0xda>
     2d2:	44 0f       	add	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	6a 95       	dec	r22
     2d8:	e2 f7       	brpl	.-8      	; 0x2d2 <GPIO_pin_write+0xd6>
     2da:	ba 01       	movw	r22, r20
     2dc:	60 95       	com	r22
     2de:	62 23       	and	r22, r18
     2e0:	65 bb       	out	0x15, r22	; 21
     2e2:	08 95       	ret
            }
        break;
        case 'D':
        case 'd':
            if(1 == DATA)
     2e4:	41 30       	cpi	r20, 0x01	; 1
     2e6:	69 f4       	brne	.+26     	; 0x302 <GPIO_pin_write+0x106>
            {
                SET_BIT(PORTD, BIT); //set output value of this pin in port C to 1
     2e8:	22 b3       	in	r18, 0x12	; 18
     2ea:	81 e0       	ldi	r24, 0x01	; 1
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	ac 01       	movw	r20, r24
     2f0:	02 c0       	rjmp	.+4      	; 0x2f6 <GPIO_pin_write+0xfa>
     2f2:	44 0f       	add	r20, r20
     2f4:	55 1f       	adc	r21, r21
     2f6:	6a 95       	dec	r22
     2f8:	e2 f7       	brpl	.-8      	; 0x2f2 <GPIO_pin_write+0xf6>
     2fa:	ba 01       	movw	r22, r20
     2fc:	62 2b       	or	r22, r18
     2fe:	62 bb       	out	0x12, r22	; 18
     300:	08 95       	ret
            }
            else
            {
                CLR_BIT(PORTD, BIT); //set output value of this pin in port C to 0
     302:	22 b3       	in	r18, 0x12	; 18
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	ac 01       	movw	r20, r24
     30a:	02 c0       	rjmp	.+4      	; 0x310 <GPIO_pin_write+0x114>
     30c:	44 0f       	add	r20, r20
     30e:	55 1f       	adc	r21, r21
     310:	6a 95       	dec	r22
     312:	e2 f7       	brpl	.-8      	; 0x30c <GPIO_pin_write+0x110>
     314:	ba 01       	movw	r22, r20
     316:	60 95       	com	r22
     318:	62 23       	and	r22, r18
     31a:	62 bb       	out	0x12, r22	; 18
     31c:	08 95       	ret

0000031e <GPIO_pin_read>:


uint8 GPIO_pin_read(char PORT, uint8 BIT)
{
    uint8 read_value = 0;
    switch(PORT)
     31e:	84 34       	cpi	r24, 0x44	; 68
     320:	99 f1       	breq	.+102    	; 0x388 <GPIO_pin_read+0x6a>
     322:	85 34       	cpi	r24, 0x45	; 69
     324:	38 f4       	brcc	.+14     	; 0x334 <GPIO_pin_read+0x16>
     326:	82 34       	cpi	r24, 0x42	; 66
     328:	d9 f0       	breq	.+54     	; 0x360 <GPIO_pin_read+0x42>
     32a:	83 34       	cpi	r24, 0x43	; 67
     32c:	18 f5       	brcc	.+70     	; 0x374 <GPIO_pin_read+0x56>
     32e:	81 34       	cpi	r24, 0x41	; 65
     330:	a9 f5       	brne	.+106    	; 0x39c <GPIO_pin_read+0x7e>
     332:	0c c0       	rjmp	.+24     	; 0x34c <GPIO_pin_read+0x2e>
     334:	82 36       	cpi	r24, 0x62	; 98
     336:	a1 f0       	breq	.+40     	; 0x360 <GPIO_pin_read+0x42>
     338:	83 36       	cpi	r24, 0x63	; 99
     33a:	18 f4       	brcc	.+6      	; 0x342 <GPIO_pin_read+0x24>
     33c:	81 36       	cpi	r24, 0x61	; 97
     33e:	71 f5       	brne	.+92     	; 0x39c <GPIO_pin_read+0x7e>
     340:	05 c0       	rjmp	.+10     	; 0x34c <GPIO_pin_read+0x2e>
     342:	83 36       	cpi	r24, 0x63	; 99
     344:	b9 f0       	breq	.+46     	; 0x374 <GPIO_pin_read+0x56>
     346:	84 36       	cpi	r24, 0x64	; 100
     348:	49 f5       	brne	.+82     	; 0x39c <GPIO_pin_read+0x7e>
     34a:	1e c0       	rjmp	.+60     	; 0x388 <GPIO_pin_read+0x6a>
    {
        case 'A':
        case 'a':
            read_value = READ_BIT(PINA, BIT); //read value of given pin in port A
     34c:	29 b3       	in	r18, 0x19	; 25
     34e:	30 e0       	ldi	r19, 0x00	; 0
     350:	c9 01       	movw	r24, r18
     352:	02 c0       	rjmp	.+4      	; 0x358 <GPIO_pin_read+0x3a>
     354:	95 95       	asr	r25
     356:	87 95       	ror	r24
     358:	6a 95       	dec	r22
     35a:	e2 f7       	brpl	.-8      	; 0x354 <GPIO_pin_read+0x36>
     35c:	81 70       	andi	r24, 0x01	; 1
        break;
     35e:	08 95       	ret
        case 'B':
        case 'b':
            read_value = READ_BIT(PINB, BIT); //read value of given pin in port B
     360:	26 b3       	in	r18, 0x16	; 22
     362:	30 e0       	ldi	r19, 0x00	; 0
     364:	c9 01       	movw	r24, r18
     366:	02 c0       	rjmp	.+4      	; 0x36c <GPIO_pin_read+0x4e>
     368:	95 95       	asr	r25
     36a:	87 95       	ror	r24
     36c:	6a 95       	dec	r22
     36e:	e2 f7       	brpl	.-8      	; 0x368 <GPIO_pin_read+0x4a>
     370:	81 70       	andi	r24, 0x01	; 1
        break;
     372:	08 95       	ret
        case 'C':
        case 'c':
            read_value = READ_BIT(PINC, BIT); //read value of given pin in port C
     374:	23 b3       	in	r18, 0x13	; 19
     376:	30 e0       	ldi	r19, 0x00	; 0
     378:	c9 01       	movw	r24, r18
     37a:	02 c0       	rjmp	.+4      	; 0x380 <GPIO_pin_read+0x62>
     37c:	95 95       	asr	r25
     37e:	87 95       	ror	r24
     380:	6a 95       	dec	r22
     382:	e2 f7       	brpl	.-8      	; 0x37c <GPIO_pin_read+0x5e>
     384:	81 70       	andi	r24, 0x01	; 1
        break;
     386:	08 95       	ret
        case 'D':
        case 'd':
            read_value = READ_BIT(PIND, BIT); //read value of given pin in port D
     388:	20 b3       	in	r18, 0x10	; 16
     38a:	30 e0       	ldi	r19, 0x00	; 0
     38c:	c9 01       	movw	r24, r18
     38e:	02 c0       	rjmp	.+4      	; 0x394 <GPIO_pin_read+0x76>
     390:	95 95       	asr	r25
     392:	87 95       	ror	r24
     394:	6a 95       	dec	r22
     396:	e2 f7       	brpl	.-8      	; 0x390 <GPIO_pin_read+0x72>
     398:	81 70       	andi	r24, 0x01	; 1
        break;
     39a:	08 95       	ret
} // end of GPIO_pin_write();


uint8 GPIO_pin_read(char PORT, uint8 BIT)
{
    uint8 read_value = 0;
     39c:	80 e0       	ldi	r24, 0x00	; 0
        break;
        default:
        break;
    } //end of switch(PORT);
    return read_value;
} // end of GPIO_pin_read();
     39e:	08 95       	ret

000003a0 <GPIO_pin_toggle>:


void GPIO_pin_toggle(char PORT, uint8 BIT)
{
    switch(PORT)
     3a0:	84 34       	cpi	r24, 0x44	; 68
     3a2:	09 f4       	brne	.+2      	; 0x3a6 <GPIO_pin_toggle+0x6>
     3a4:	3d c0       	rjmp	.+122    	; 0x420 <GPIO_pin_toggle+0x80>
     3a6:	85 34       	cpi	r24, 0x45	; 69
     3a8:	40 f4       	brcc	.+16     	; 0x3ba <GPIO_pin_toggle+0x1a>
     3aa:	82 34       	cpi	r24, 0x42	; 66
     3ac:	f9 f0       	breq	.+62     	; 0x3ec <GPIO_pin_toggle+0x4c>
     3ae:	83 34       	cpi	r24, 0x43	; 67
     3b0:	50 f5       	brcc	.+84     	; 0x406 <GPIO_pin_toggle+0x66>
     3b2:	81 34       	cpi	r24, 0x41	; 65
     3b4:	09 f0       	breq	.+2      	; 0x3b8 <GPIO_pin_toggle+0x18>
     3b6:	40 c0       	rjmp	.+128    	; 0x438 <GPIO_pin_toggle+0x98>
     3b8:	0c c0       	rjmp	.+24     	; 0x3d2 <GPIO_pin_toggle+0x32>
     3ba:	82 36       	cpi	r24, 0x62	; 98
     3bc:	b9 f0       	breq	.+46     	; 0x3ec <GPIO_pin_toggle+0x4c>
     3be:	83 36       	cpi	r24, 0x63	; 99
     3c0:	18 f4       	brcc	.+6      	; 0x3c8 <GPIO_pin_toggle+0x28>
     3c2:	81 36       	cpi	r24, 0x61	; 97
     3c4:	c9 f5       	brne	.+114    	; 0x438 <GPIO_pin_toggle+0x98>
     3c6:	05 c0       	rjmp	.+10     	; 0x3d2 <GPIO_pin_toggle+0x32>
     3c8:	83 36       	cpi	r24, 0x63	; 99
     3ca:	e9 f0       	breq	.+58     	; 0x406 <GPIO_pin_toggle+0x66>
     3cc:	84 36       	cpi	r24, 0x64	; 100
     3ce:	a1 f5       	brne	.+104    	; 0x438 <GPIO_pin_toggle+0x98>
     3d0:	27 c0       	rjmp	.+78     	; 0x420 <GPIO_pin_toggle+0x80>
    {
        case 'A':
        case 'a':
            TOG_BIT(PORTA, BIT); //toggle value of given pin in port A
     3d2:	2b b3       	in	r18, 0x1b	; 27
     3d4:	81 e0       	ldi	r24, 0x01	; 1
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	ac 01       	movw	r20, r24
     3da:	02 c0       	rjmp	.+4      	; 0x3e0 <GPIO_pin_toggle+0x40>
     3dc:	44 0f       	add	r20, r20
     3de:	55 1f       	adc	r21, r21
     3e0:	6a 95       	dec	r22
     3e2:	e2 f7       	brpl	.-8      	; 0x3dc <GPIO_pin_toggle+0x3c>
     3e4:	ba 01       	movw	r22, r20
     3e6:	62 27       	eor	r22, r18
     3e8:	6b bb       	out	0x1b, r22	; 27
        break;
     3ea:	08 95       	ret
        case 'B':
        case 'b':
            TOG_BIT(PORTB, BIT); //toggle value of given pin in port B
     3ec:	28 b3       	in	r18, 0x18	; 24
     3ee:	81 e0       	ldi	r24, 0x01	; 1
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	ac 01       	movw	r20, r24
     3f4:	02 c0       	rjmp	.+4      	; 0x3fa <GPIO_pin_toggle+0x5a>
     3f6:	44 0f       	add	r20, r20
     3f8:	55 1f       	adc	r21, r21
     3fa:	6a 95       	dec	r22
     3fc:	e2 f7       	brpl	.-8      	; 0x3f6 <GPIO_pin_toggle+0x56>
     3fe:	ba 01       	movw	r22, r20
     400:	62 27       	eor	r22, r18
     402:	68 bb       	out	0x18, r22	; 24
        break;
     404:	08 95       	ret
        case 'C':
        case 'c':
            TOG_BIT(PORTC, BIT); //toggle value of given pin in port C
     406:	25 b3       	in	r18, 0x15	; 21
     408:	81 e0       	ldi	r24, 0x01	; 1
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	ac 01       	movw	r20, r24
     40e:	02 c0       	rjmp	.+4      	; 0x414 <GPIO_pin_toggle+0x74>
     410:	44 0f       	add	r20, r20
     412:	55 1f       	adc	r21, r21
     414:	6a 95       	dec	r22
     416:	e2 f7       	brpl	.-8      	; 0x410 <GPIO_pin_toggle+0x70>
     418:	ba 01       	movw	r22, r20
     41a:	62 27       	eor	r22, r18
     41c:	65 bb       	out	0x15, r22	; 21
        break;
     41e:	08 95       	ret
        case 'D':
        case 'd':
            TOG_BIT(PORTD, BIT); //toggle value of given pin in port D
     420:	22 b3       	in	r18, 0x12	; 18
     422:	81 e0       	ldi	r24, 0x01	; 1
     424:	90 e0       	ldi	r25, 0x00	; 0
     426:	ac 01       	movw	r20, r24
     428:	02 c0       	rjmp	.+4      	; 0x42e <GPIO_pin_toggle+0x8e>
     42a:	44 0f       	add	r20, r20
     42c:	55 1f       	adc	r21, r21
     42e:	6a 95       	dec	r22
     430:	e2 f7       	brpl	.-8      	; 0x42a <GPIO_pin_toggle+0x8a>
     432:	ba 01       	movw	r22, r20
     434:	62 27       	eor	r22, r18
     436:	62 bb       	out	0x12, r22	; 18
     438:	08 95       	ret

0000043a <GPIO_port_direction>:
} // end of GPIO_pin_toggle();


void GPIO_port_direction(char PORT, uint8 DIR)
{
    switch(PORT)
     43a:	84 34       	cpi	r24, 0x44	; 68
     43c:	d9 f0       	breq	.+54     	; 0x474 <GPIO_port_direction+0x3a>
     43e:	85 34       	cpi	r24, 0x45	; 69
     440:	38 f4       	brcc	.+14     	; 0x450 <GPIO_port_direction+0x16>
     442:	82 34       	cpi	r24, 0x42	; 66
     444:	99 f0       	breq	.+38     	; 0x46c <GPIO_port_direction+0x32>
     446:	83 34       	cpi	r24, 0x43	; 67
     448:	98 f4       	brcc	.+38     	; 0x470 <GPIO_port_direction+0x36>
     44a:	81 34       	cpi	r24, 0x41	; 65
     44c:	a1 f4       	brne	.+40     	; 0x476 <GPIO_port_direction+0x3c>
     44e:	0c c0       	rjmp	.+24     	; 0x468 <GPIO_port_direction+0x2e>
     450:	82 36       	cpi	r24, 0x62	; 98
     452:	61 f0       	breq	.+24     	; 0x46c <GPIO_port_direction+0x32>
     454:	83 36       	cpi	r24, 0x63	; 99
     456:	18 f4       	brcc	.+6      	; 0x45e <GPIO_port_direction+0x24>
     458:	81 36       	cpi	r24, 0x61	; 97
     45a:	69 f4       	brne	.+26     	; 0x476 <GPIO_port_direction+0x3c>
     45c:	05 c0       	rjmp	.+10     	; 0x468 <GPIO_port_direction+0x2e>
     45e:	83 36       	cpi	r24, 0x63	; 99
     460:	39 f0       	breq	.+14     	; 0x470 <GPIO_port_direction+0x36>
     462:	84 36       	cpi	r24, 0x64	; 100
     464:	41 f4       	brne	.+16     	; 0x476 <GPIO_port_direction+0x3c>
     466:	06 c0       	rjmp	.+12     	; 0x474 <GPIO_port_direction+0x3a>
    {
        case 'A':
        case 'a':
            DDRA = DIR; // set direction of port A to the given DIR
     468:	6a bb       	out	0x1a, r22	; 26
        break;
     46a:	08 95       	ret
        case 'B':
        case 'b':
            DDRB = DIR; // set direction of port B to the given DIR
     46c:	67 bb       	out	0x17, r22	; 23
        break;
     46e:	08 95       	ret
        case 'C':
        case 'c':
            DDRC = DIR; // set direction of port C to the given DIR
     470:	64 bb       	out	0x14, r22	; 20
        break;
     472:	08 95       	ret
        case 'D':
        case 'd':
            DDRD = DIR; // set direction of port D to the given DIR
     474:	61 bb       	out	0x11, r22	; 17
     476:	08 95       	ret

00000478 <GPIO_port_write>:
} // end of GPIO_port_direction();


void GPIO_port_write(char PORT, uint8 DATA)
{
    switch(PORT)
     478:	84 34       	cpi	r24, 0x44	; 68
     47a:	d9 f0       	breq	.+54     	; 0x4b2 <GPIO_port_write+0x3a>
     47c:	85 34       	cpi	r24, 0x45	; 69
     47e:	38 f4       	brcc	.+14     	; 0x48e <GPIO_port_write+0x16>
     480:	82 34       	cpi	r24, 0x42	; 66
     482:	99 f0       	breq	.+38     	; 0x4aa <GPIO_port_write+0x32>
     484:	83 34       	cpi	r24, 0x43	; 67
     486:	98 f4       	brcc	.+38     	; 0x4ae <GPIO_port_write+0x36>
     488:	81 34       	cpi	r24, 0x41	; 65
     48a:	a1 f4       	brne	.+40     	; 0x4b4 <GPIO_port_write+0x3c>
     48c:	0c c0       	rjmp	.+24     	; 0x4a6 <GPIO_port_write+0x2e>
     48e:	82 36       	cpi	r24, 0x62	; 98
     490:	61 f0       	breq	.+24     	; 0x4aa <GPIO_port_write+0x32>
     492:	83 36       	cpi	r24, 0x63	; 99
     494:	18 f4       	brcc	.+6      	; 0x49c <GPIO_port_write+0x24>
     496:	81 36       	cpi	r24, 0x61	; 97
     498:	69 f4       	brne	.+26     	; 0x4b4 <GPIO_port_write+0x3c>
     49a:	05 c0       	rjmp	.+10     	; 0x4a6 <GPIO_port_write+0x2e>
     49c:	83 36       	cpi	r24, 0x63	; 99
     49e:	39 f0       	breq	.+14     	; 0x4ae <GPIO_port_write+0x36>
     4a0:	84 36       	cpi	r24, 0x64	; 100
     4a2:	41 f4       	brne	.+16     	; 0x4b4 <GPIO_port_write+0x3c>
     4a4:	06 c0       	rjmp	.+12     	; 0x4b2 <GPIO_port_write+0x3a>
    {
        case 'A':
        case 'a':
            PORTA = DATA; // write these data on port A
     4a6:	6b bb       	out	0x1b, r22	; 27
        break;
     4a8:	08 95       	ret
        case 'B':
        case 'b':
            PORTB = DATA; // write these data on port B
     4aa:	68 bb       	out	0x18, r22	; 24
        break;
     4ac:	08 95       	ret
        case 'C':
        case 'c':
            PORTC = DATA; // write these data on port C
     4ae:	65 bb       	out	0x15, r22	; 21
        break;
     4b0:	08 95       	ret
        case 'D':
        case 'd':
            PORTD = DATA; // write these data on port D
     4b2:	62 bb       	out	0x12, r22	; 18
     4b4:	08 95       	ret

000004b6 <GPIO_port_read>:


uint8 GPIO_port_read(char PORT)
{
    uint8 read_port = 0;
    switch(PORT)
     4b6:	84 34       	cpi	r24, 0x44	; 68
     4b8:	d9 f0       	breq	.+54     	; 0x4f0 <GPIO_port_read+0x3a>
     4ba:	85 34       	cpi	r24, 0x45	; 69
     4bc:	38 f4       	brcc	.+14     	; 0x4cc <GPIO_port_read+0x16>
     4be:	82 34       	cpi	r24, 0x42	; 66
     4c0:	99 f0       	breq	.+38     	; 0x4e8 <GPIO_port_read+0x32>
     4c2:	83 34       	cpi	r24, 0x43	; 67
     4c4:	98 f4       	brcc	.+38     	; 0x4ec <GPIO_port_read+0x36>
     4c6:	81 34       	cpi	r24, 0x41	; 65
     4c8:	a9 f4       	brne	.+42     	; 0x4f4 <GPIO_port_read+0x3e>
     4ca:	0c c0       	rjmp	.+24     	; 0x4e4 <GPIO_port_read+0x2e>
     4cc:	82 36       	cpi	r24, 0x62	; 98
     4ce:	61 f0       	breq	.+24     	; 0x4e8 <GPIO_port_read+0x32>
     4d0:	83 36       	cpi	r24, 0x63	; 99
     4d2:	18 f4       	brcc	.+6      	; 0x4da <GPIO_port_read+0x24>
     4d4:	81 36       	cpi	r24, 0x61	; 97
     4d6:	71 f4       	brne	.+28     	; 0x4f4 <GPIO_port_read+0x3e>
     4d8:	05 c0       	rjmp	.+10     	; 0x4e4 <GPIO_port_read+0x2e>
     4da:	83 36       	cpi	r24, 0x63	; 99
     4dc:	39 f0       	breq	.+14     	; 0x4ec <GPIO_port_read+0x36>
     4de:	84 36       	cpi	r24, 0x64	; 100
     4e0:	49 f4       	brne	.+18     	; 0x4f4 <GPIO_port_read+0x3e>
     4e2:	06 c0       	rjmp	.+12     	; 0x4f0 <GPIO_port_read+0x3a>
    {
        case 'A':
        case 'a':
            read_port = PINA; // read data from port A
     4e4:	89 b3       	in	r24, 0x19	; 25
        break;
     4e6:	08 95       	ret
        case 'B':
        case 'b':
            read_port = PINB; // read data from port B
     4e8:	86 b3       	in	r24, 0x16	; 22
        break;
     4ea:	08 95       	ret
        case 'C':
        case 'c':
            read_port = PINC; // read data from port C
     4ec:	83 b3       	in	r24, 0x13	; 19
        break;
     4ee:	08 95       	ret
        case 'D':
        case 'd':
            read_port = PIND; // read data from port D
     4f0:	80 b3       	in	r24, 0x10	; 16
        break;
     4f2:	08 95       	ret
} // end of GPIO_port_write();


uint8 GPIO_port_read(char PORT)
{
    uint8 read_port = 0;
     4f4:	80 e0       	ldi	r24, 0x00	; 0
        break;
        default:
        break;
    } // end of switch(PORT);
    return read_port;
} // end of GPIO_port_read();
     4f6:	08 95       	ret

000004f8 <GPIO_pin_pull_up>:


void GPIO_pin_pull_up(char port_name, uint8 pin_number)
{
    switch(port_name)
     4f8:	84 34       	cpi	r24, 0x44	; 68
     4fa:	09 f4       	brne	.+2      	; 0x4fe <GPIO_pin_pull_up+0x6>
     4fc:	57 c0       	rjmp	.+174    	; 0x5ac <GPIO_pin_pull_up+0xb4>
     4fe:	85 34       	cpi	r24, 0x45	; 69
     500:	40 f4       	brcc	.+16     	; 0x512 <GPIO_pin_pull_up+0x1a>
     502:	82 34       	cpi	r24, 0x42	; 66
     504:	49 f1       	breq	.+82     	; 0x558 <GPIO_pin_pull_up+0x60>
     506:	83 34       	cpi	r24, 0x43	; 67
     508:	e0 f5       	brcc	.+120    	; 0x582 <GPIO_pin_pull_up+0x8a>
     50a:	81 34       	cpi	r24, 0x41	; 65
     50c:	09 f0       	breq	.+2      	; 0x510 <GPIO_pin_pull_up+0x18>
     50e:	62 c0       	rjmp	.+196    	; 0x5d4 <GPIO_pin_pull_up+0xdc>
     510:	0e c0       	rjmp	.+28     	; 0x52e <GPIO_pin_pull_up+0x36>
     512:	82 36       	cpi	r24, 0x62	; 98
     514:	09 f1       	breq	.+66     	; 0x558 <GPIO_pin_pull_up+0x60>
     516:	83 36       	cpi	r24, 0x63	; 99
     518:	20 f4       	brcc	.+8      	; 0x522 <GPIO_pin_pull_up+0x2a>
     51a:	81 36       	cpi	r24, 0x61	; 97
     51c:	09 f0       	breq	.+2      	; 0x520 <GPIO_pin_pull_up+0x28>
     51e:	5a c0       	rjmp	.+180    	; 0x5d4 <GPIO_pin_pull_up+0xdc>
     520:	06 c0       	rjmp	.+12     	; 0x52e <GPIO_pin_pull_up+0x36>
     522:	83 36       	cpi	r24, 0x63	; 99
     524:	71 f1       	breq	.+92     	; 0x582 <GPIO_pin_pull_up+0x8a>
     526:	84 36       	cpi	r24, 0x64	; 100
     528:	09 f0       	breq	.+2      	; 0x52c <GPIO_pin_pull_up+0x34>
     52a:	54 c0       	rjmp	.+168    	; 0x5d4 <GPIO_pin_pull_up+0xdc>
     52c:	3f c0       	rjmp	.+126    	; 0x5ac <GPIO_pin_pull_up+0xb4>
    {
        case 'A':
        case 'a':
            CLR_BIT(DDRA,pin_number); //set pin_number of port_name as input
     52e:	2a b3       	in	r18, 0x1a	; 26
     530:	81 e0       	ldi	r24, 0x01	; 1
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	ac 01       	movw	r20, r24
     536:	02 c0       	rjmp	.+4      	; 0x53c <GPIO_pin_pull_up+0x44>
     538:	44 0f       	add	r20, r20
     53a:	55 1f       	adc	r21, r21
     53c:	6a 95       	dec	r22
     53e:	e2 f7       	brpl	.-8      	; 0x538 <GPIO_pin_pull_up+0x40>
     540:	ba 01       	movw	r22, r20
     542:	84 2f       	mov	r24, r20
     544:	80 95       	com	r24
     546:	82 23       	and	r24, r18
     548:	8a bb       	out	0x1a, r24	; 26
            CLR_BIT(SFIOR,PUD); //clear PUD bit in SFIOR register
     54a:	80 b7       	in	r24, 0x30	; 48
     54c:	8b 7f       	andi	r24, 0xFB	; 251
     54e:	80 bf       	out	0x30, r24	; 48
            SET_BIT(PORTA,pin_number); //set pin_number of port_name as high value
     550:	8b b3       	in	r24, 0x1b	; 27
     552:	68 2b       	or	r22, r24
     554:	6b bb       	out	0x1b, r22	; 27
        break;
     556:	08 95       	ret
        case 'B':
        case 'b':
            CLR_BIT(DDRB,pin_number); //set pin_number of port_name as input
     558:	27 b3       	in	r18, 0x17	; 23
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	ac 01       	movw	r20, r24
     560:	02 c0       	rjmp	.+4      	; 0x566 <GPIO_pin_pull_up+0x6e>
     562:	44 0f       	add	r20, r20
     564:	55 1f       	adc	r21, r21
     566:	6a 95       	dec	r22
     568:	e2 f7       	brpl	.-8      	; 0x562 <GPIO_pin_pull_up+0x6a>
     56a:	ba 01       	movw	r22, r20
     56c:	84 2f       	mov	r24, r20
     56e:	80 95       	com	r24
     570:	82 23       	and	r24, r18
     572:	87 bb       	out	0x17, r24	; 23
            CLR_BIT(SFIOR,PUD); //clear PUD bit in SFIOR register
     574:	80 b7       	in	r24, 0x30	; 48
     576:	8b 7f       	andi	r24, 0xFB	; 251
     578:	80 bf       	out	0x30, r24	; 48
            SET_BIT(PORTB,pin_number); //set pin_number of port_name as high value
     57a:	88 b3       	in	r24, 0x18	; 24
     57c:	68 2b       	or	r22, r24
     57e:	68 bb       	out	0x18, r22	; 24
        break;
     580:	08 95       	ret
        case 'C':
        case 'c':
            CLR_BIT(DDRC,pin_number); //set pin_number of port_name as input
     582:	24 b3       	in	r18, 0x14	; 20
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	ac 01       	movw	r20, r24
     58a:	02 c0       	rjmp	.+4      	; 0x590 <GPIO_pin_pull_up+0x98>
     58c:	44 0f       	add	r20, r20
     58e:	55 1f       	adc	r21, r21
     590:	6a 95       	dec	r22
     592:	e2 f7       	brpl	.-8      	; 0x58c <GPIO_pin_pull_up+0x94>
     594:	ba 01       	movw	r22, r20
     596:	84 2f       	mov	r24, r20
     598:	80 95       	com	r24
     59a:	82 23       	and	r24, r18
     59c:	84 bb       	out	0x14, r24	; 20
            CLR_BIT(SFIOR,PUD); //clear PUD bit in SFIOR register
     59e:	80 b7       	in	r24, 0x30	; 48
     5a0:	8b 7f       	andi	r24, 0xFB	; 251
     5a2:	80 bf       	out	0x30, r24	; 48
            SET_BIT(PORTC,pin_number); //set pin_number of port_name as high value
     5a4:	85 b3       	in	r24, 0x15	; 21
     5a6:	68 2b       	or	r22, r24
     5a8:	65 bb       	out	0x15, r22	; 21
        break;
     5aa:	08 95       	ret
        case 'D':
        case 'd':
            CLR_BIT(DDRD,pin_number); //set pin_number of port_name as input
     5ac:	21 b3       	in	r18, 0x11	; 17
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	90 e0       	ldi	r25, 0x00	; 0
     5b2:	ac 01       	movw	r20, r24
     5b4:	02 c0       	rjmp	.+4      	; 0x5ba <GPIO_pin_pull_up+0xc2>
     5b6:	44 0f       	add	r20, r20
     5b8:	55 1f       	adc	r21, r21
     5ba:	6a 95       	dec	r22
     5bc:	e2 f7       	brpl	.-8      	; 0x5b6 <GPIO_pin_pull_up+0xbe>
     5be:	ba 01       	movw	r22, r20
     5c0:	84 2f       	mov	r24, r20
     5c2:	80 95       	com	r24
     5c4:	82 23       	and	r24, r18
     5c6:	81 bb       	out	0x11, r24	; 17
            CLR_BIT(SFIOR,PUD); //clear PUD bit in SFIOR register
     5c8:	80 b7       	in	r24, 0x30	; 48
     5ca:	8b 7f       	andi	r24, 0xFB	; 251
     5cc:	80 bf       	out	0x30, r24	; 48
            SET_BIT(PORTD,pin_number); //set pin_number of port_name as high value
     5ce:	82 b3       	in	r24, 0x12	; 18
     5d0:	68 2b       	or	r22, r24
     5d2:	62 bb       	out	0x12, r22	; 18
     5d4:	08 95       	ret

000005d6 <GPIO_port_write_high_nibble>:



void GPIO_port_write_high_nibble(char port_name, uint8 high_nibble)
{
    high_nibble <<= 4; //clear low_nibble bits in number
     5d6:	62 95       	swap	r22
     5d8:	60 7f       	andi	r22, 0xF0	; 240
    switch(port_name)
     5da:	84 34       	cpi	r24, 0x44	; 68
     5dc:	51 f1       	breq	.+84     	; 0x632 <GPIO_port_write_high_nibble+0x5c>
     5de:	85 34       	cpi	r24, 0x45	; 69
     5e0:	38 f4       	brcc	.+14     	; 0x5f0 <GPIO_port_write_high_nibble+0x1a>
     5e2:	82 34       	cpi	r24, 0x42	; 66
     5e4:	c1 f0       	breq	.+48     	; 0x616 <GPIO_port_write_high_nibble+0x40>
     5e6:	83 34       	cpi	r24, 0x43	; 67
     5e8:	e8 f4       	brcc	.+58     	; 0x624 <GPIO_port_write_high_nibble+0x4e>
     5ea:	81 34       	cpi	r24, 0x41	; 65
     5ec:	41 f5       	brne	.+80     	; 0x63e <GPIO_port_write_high_nibble+0x68>
     5ee:	0c c0       	rjmp	.+24     	; 0x608 <GPIO_port_write_high_nibble+0x32>
     5f0:	82 36       	cpi	r24, 0x62	; 98
     5f2:	89 f0       	breq	.+34     	; 0x616 <GPIO_port_write_high_nibble+0x40>
     5f4:	83 36       	cpi	r24, 0x63	; 99
     5f6:	18 f4       	brcc	.+6      	; 0x5fe <GPIO_port_write_high_nibble+0x28>
     5f8:	81 36       	cpi	r24, 0x61	; 97
     5fa:	09 f5       	brne	.+66     	; 0x63e <GPIO_port_write_high_nibble+0x68>
     5fc:	05 c0       	rjmp	.+10     	; 0x608 <GPIO_port_write_high_nibble+0x32>
     5fe:	83 36       	cpi	r24, 0x63	; 99
     600:	89 f0       	breq	.+34     	; 0x624 <GPIO_port_write_high_nibble+0x4e>
     602:	84 36       	cpi	r24, 0x64	; 100
     604:	e1 f4       	brne	.+56     	; 0x63e <GPIO_port_write_high_nibble+0x68>
     606:	15 c0       	rjmp	.+42     	; 0x632 <GPIO_port_write_high_nibble+0x5c>
    {
        case 'A':
        case 'a':
            PORTA &= 0x0f;
     608:	8b b3       	in	r24, 0x1b	; 27
     60a:	8f 70       	andi	r24, 0x0F	; 15
     60c:	8b bb       	out	0x1b, r24	; 27
            PORTA |= high_nibble;
     60e:	8b b3       	in	r24, 0x1b	; 27
     610:	68 2b       	or	r22, r24
     612:	6b bb       	out	0x1b, r22	; 27
        break;
     614:	08 95       	ret
        case 'B':
        case 'b':
            PORTB &= 0x0f;
     616:	88 b3       	in	r24, 0x18	; 24
     618:	8f 70       	andi	r24, 0x0F	; 15
     61a:	88 bb       	out	0x18, r24	; 24
            PORTB |= high_nibble;
     61c:	88 b3       	in	r24, 0x18	; 24
     61e:	68 2b       	or	r22, r24
     620:	68 bb       	out	0x18, r22	; 24
        break;
     622:	08 95       	ret
        case 'C':
        case 'c':
            PORTC &= 0x0f;
     624:	85 b3       	in	r24, 0x15	; 21
     626:	8f 70       	andi	r24, 0x0F	; 15
     628:	85 bb       	out	0x15, r24	; 21
            PORTC |= high_nibble;
     62a:	85 b3       	in	r24, 0x15	; 21
     62c:	68 2b       	or	r22, r24
     62e:	65 bb       	out	0x15, r22	; 21
        break;
     630:	08 95       	ret
        case 'D':
        case 'd':
            PORTD &= 0x0f;
     632:	82 b3       	in	r24, 0x12	; 18
     634:	8f 70       	andi	r24, 0x0F	; 15
     636:	82 bb       	out	0x12, r24	; 18
            PORTD |= high_nibble;
     638:	82 b3       	in	r24, 0x12	; 18
     63a:	68 2b       	or	r22, r24
     63c:	62 bb       	out	0x12, r22	; 18
     63e:	08 95       	ret

00000640 <GPIO_port_write_low_nibble>:
    } // end of switch(port_name);
}

void GPIO_port_write_low_nibble(char port_name, uint8 low_nibble)
{
    low_nibble &= 0x0f; //clear high_nibble bits in number
     640:	6f 70       	andi	r22, 0x0F	; 15
    switch(port_name)
     642:	84 34       	cpi	r24, 0x44	; 68
     644:	51 f1       	breq	.+84     	; 0x69a <GPIO_port_write_low_nibble+0x5a>
     646:	85 34       	cpi	r24, 0x45	; 69
     648:	38 f4       	brcc	.+14     	; 0x658 <GPIO_port_write_low_nibble+0x18>
     64a:	82 34       	cpi	r24, 0x42	; 66
     64c:	c1 f0       	breq	.+48     	; 0x67e <GPIO_port_write_low_nibble+0x3e>
     64e:	83 34       	cpi	r24, 0x43	; 67
     650:	e8 f4       	brcc	.+58     	; 0x68c <GPIO_port_write_low_nibble+0x4c>
     652:	81 34       	cpi	r24, 0x41	; 65
     654:	41 f5       	brne	.+80     	; 0x6a6 <GPIO_port_write_low_nibble+0x66>
     656:	0c c0       	rjmp	.+24     	; 0x670 <GPIO_port_write_low_nibble+0x30>
     658:	82 36       	cpi	r24, 0x62	; 98
     65a:	89 f0       	breq	.+34     	; 0x67e <GPIO_port_write_low_nibble+0x3e>
     65c:	83 36       	cpi	r24, 0x63	; 99
     65e:	18 f4       	brcc	.+6      	; 0x666 <GPIO_port_write_low_nibble+0x26>
     660:	81 36       	cpi	r24, 0x61	; 97
     662:	09 f5       	brne	.+66     	; 0x6a6 <GPIO_port_write_low_nibble+0x66>
     664:	05 c0       	rjmp	.+10     	; 0x670 <GPIO_port_write_low_nibble+0x30>
     666:	83 36       	cpi	r24, 0x63	; 99
     668:	89 f0       	breq	.+34     	; 0x68c <GPIO_port_write_low_nibble+0x4c>
     66a:	84 36       	cpi	r24, 0x64	; 100
     66c:	e1 f4       	brne	.+56     	; 0x6a6 <GPIO_port_write_low_nibble+0x66>
     66e:	15 c0       	rjmp	.+42     	; 0x69a <GPIO_port_write_low_nibble+0x5a>
    {
        case 'A':
        case 'a':
            PORTA &= 0xf0;
     670:	8b b3       	in	r24, 0x1b	; 27
     672:	80 7f       	andi	r24, 0xF0	; 240
     674:	8b bb       	out	0x1b, r24	; 27
            PORTA |= low_nibble;
     676:	8b b3       	in	r24, 0x1b	; 27
     678:	68 2b       	or	r22, r24
     67a:	6b bb       	out	0x1b, r22	; 27
        break;
     67c:	08 95       	ret
        case 'B':
        case 'b':
            PORTB &= 0xf0;
     67e:	88 b3       	in	r24, 0x18	; 24
     680:	80 7f       	andi	r24, 0xF0	; 240
     682:	88 bb       	out	0x18, r24	; 24
            PORTB |= low_nibble;
     684:	88 b3       	in	r24, 0x18	; 24
     686:	68 2b       	or	r22, r24
     688:	68 bb       	out	0x18, r22	; 24
        break;
     68a:	08 95       	ret
        case 'C':
        case 'c':
            PORTC &= 0xf0;
     68c:	85 b3       	in	r24, 0x15	; 21
     68e:	80 7f       	andi	r24, 0xF0	; 240
     690:	85 bb       	out	0x15, r24	; 21
            PORTC |= low_nibble;
     692:	85 b3       	in	r24, 0x15	; 21
     694:	68 2b       	or	r22, r24
     696:	65 bb       	out	0x15, r22	; 21
        break;
     698:	08 95       	ret
        case 'D':
        case 'd':
            PORTD &= 0xf0;
     69a:	82 b3       	in	r24, 0x12	; 18
     69c:	80 7f       	andi	r24, 0xF0	; 240
     69e:	82 bb       	out	0x12, r24	; 18
            PORTD |= low_nibble;
     6a0:	82 b3       	in	r24, 0x12	; 18
     6a2:	68 2b       	or	r22, r24
     6a4:	62 bb       	out	0x12, r22	; 18
     6a6:	08 95       	ret

000006a8 <Button_init>:
#include "button.h"

void Button_init(char port_name, uint8 pin_number)
{
    GPIO_pin_direction(port_name, pin_number, 0);
     6a8:	40 e0       	ldi	r20, 0x00	; 0
     6aa:	0e 94 6d 00 	call	0xda	; 0xda <GPIO_pin_direction>
}
     6ae:	08 95       	ret

000006b0 <Button_init_with_internal_pull_up>:


void Button_init_with_internal_pull_up(char port_name, uint8 pin_number)
{
    GPIO_pin_pull_up(port_name, pin_number);
     6b0:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <GPIO_pin_pull_up>
}
     6b4:	08 95       	ret

000006b6 <Button_read>:


uint8 Button_read(char port_name, uint8 pin_number)
{
    uint8 button_status;
    button_status = GPIO_pin_read(port_name, pin_number);
     6b6:	0e 94 8f 01 	call	0x31e	; 0x31e <GPIO_pin_read>
    return button_status;
     6ba:	08 95       	ret

000006bc <LED_init>:
#include "led.h"

void LED_init(char port_name, uint8 pin_number)
{
    GPIO_pin_direction(port_name, pin_number, 1);
     6bc:	41 e0       	ldi	r20, 0x01	; 1
     6be:	0e 94 6d 00 	call	0xda	; 0xda <GPIO_pin_direction>
}
     6c2:	08 95       	ret

000006c4 <LED_turn_on>:


void LED_turn_on(char port_name, uint8 pin_number)
{
    GPIO_pin_write(port_name, pin_number, 1);
     6c4:	41 e0       	ldi	r20, 0x01	; 1
     6c6:	0e 94 fe 00 	call	0x1fc	; 0x1fc <GPIO_pin_write>
}
     6ca:	08 95       	ret

000006cc <LED_turn_off>:


void LED_turn_off(char port_name, uint8 pin_number)
{
    GPIO_pin_write(port_name, pin_number, 0);
     6cc:	40 e0       	ldi	r20, 0x00	; 0
     6ce:	0e 94 fe 00 	call	0x1fc	; 0x1fc <GPIO_pin_write>
}
     6d2:	08 95       	ret

000006d4 <LED_toggle>:


void LED_toggle(char port_name, uint8 pin_number)
{
    GPIO_pin_toggle(port_name, pin_number);
     6d4:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GPIO_pin_toggle>
}
     6d8:	08 95       	ret

000006da <LED_status>:


uint8 LED_status(char port_name, uint8 pin_number)
{
    return (GPIO_pin_read(port_name, pin_number));
     6da:	0e 94 8f 01 	call	0x31e	; 0x31e <GPIO_pin_read>
     6de:	08 95       	ret

000006e0 <timer0_fast_PWM_init>:
#include "timer0_fast_PWM_mode.h"

void timer0_fast_PWM_init(void)
{
	/*set OC0 pin as output*/
	GPIO_pin_direction('B',3,1);
     6e0:	82 e4       	ldi	r24, 0x42	; 66
     6e2:	63 e0       	ldi	r22, 0x03	; 3
     6e4:	41 e0       	ldi	r20, 0x01	; 1
     6e6:	0e 94 6d 00 	call	0xda	; 0xda <GPIO_pin_direction>
	/*load initial value in (OCR0 = 128) */
	OCR0 = 128;
     6ea:	80 e8       	ldi	r24, 0x80	; 128
     6ec:	8c bf       	out	0x3c, r24	; 60
	/*set timer0 to fast PWM mode*/
	TCCR0 |= (1<<WGM00);
     6ee:	83 b7       	in	r24, 0x33	; 51
     6f0:	80 64       	ori	r24, 0x40	; 64
     6f2:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0, WGM01);
     6f4:	83 b7       	in	r24, 0x33	; 51
     6f6:	88 60       	ori	r24, 0x08	; 8
     6f8:	83 bf       	out	0x33, r24	; 51
	/*set clock of timer0*/
	TCCR0 |= (1<<CS00);
     6fa:	83 b7       	in	r24, 0x33	; 51
     6fc:	81 60       	ori	r24, 0x01	; 1
     6fe:	83 bf       	out	0x33, r24	; 51
	TCCR0 &= (~(1<<CS01));
     700:	83 b7       	in	r24, 0x33	; 51
     702:	8d 7f       	andi	r24, 0xFD	; 253
     704:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= (1<<CS02);
     706:	83 b7       	in	r24, 0x33	; 51
     708:	84 60       	ori	r24, 0x04	; 4
     70a:	83 bf       	out	0x33, r24	; 51
	/*set mode of OC0 to inverting mode*/
	SET_BIT(TCCR0, COM00);
     70c:	83 b7       	in	r24, 0x33	; 51
     70e:	80 61       	ori	r24, 0x10	; 16
     710:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0, COM01);
     712:	83 b7       	in	r24, 0x33	; 51
     714:	80 62       	ori	r24, 0x20	; 32
     716:	83 bf       	out	0x33, r24	; 51
}
     718:	08 95       	ret

0000071a <set_duty_cycle>:

void set_duty_cycle(uint16 duty_cycle)
{
     71a:	4f 92       	push	r4
     71c:	5f 92       	push	r5
     71e:	6f 92       	push	r6
     720:	7f 92       	push	r7
     722:	8f 92       	push	r8
     724:	9f 92       	push	r9
     726:	af 92       	push	r10
     728:	bf 92       	push	r11
     72a:	cf 92       	push	r12
     72c:	df 92       	push	r13
     72e:	ef 92       	push	r14
     730:	ff 92       	push	r15
     732:	0f 93       	push	r16
     734:	1f 93       	push	r17
     736:	cf 93       	push	r28
     738:	df 93       	push	r29
	duty_cycle = (((float)duty_cycle/1023)*100.00);
     73a:	bc 01       	movw	r22, r24
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <__floatunsisf>
     744:	20 e0       	ldi	r18, 0x00	; 0
     746:	30 ec       	ldi	r19, 0xC0	; 192
     748:	4f e7       	ldi	r20, 0x7F	; 127
     74a:	54 e4       	ldi	r21, 0x44	; 68
     74c:	0e 94 57 0b 	call	0x16ae	; 0x16ae <__divsf3>
     750:	20 e0       	ldi	r18, 0x00	; 0
     752:	30 e0       	ldi	r19, 0x00	; 0
     754:	48 ec       	ldi	r20, 0xC8	; 200
     756:	52 e4       	ldi	r21, 0x42	; 66
     758:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <__mulsf3>
     75c:	46 2f       	mov	r20, r22
     75e:	57 2f       	mov	r21, r23
     760:	68 2f       	mov	r22, r24
     762:	79 2f       	mov	r23, r25
     764:	cb 01       	movw	r24, r22
     766:	ba 01       	movw	r22, r20
     768:	0e 94 bf 0b 	call	0x177e	; 0x177e <__fixunssfsi>
	OCR0 = (uint8)(((uint64)duty_cycle*255)/100);
     76c:	2b 01       	movw	r4, r22
     76e:	26 2f       	mov	r18, r22
     770:	35 2d       	mov	r19, r5
     772:	40 e0       	ldi	r20, 0x00	; 0
     774:	50 e0       	ldi	r21, 0x00	; 0
     776:	60 e0       	ldi	r22, 0x00	; 0
     778:	70 e0       	ldi	r23, 0x00	; 0
     77a:	80 e0       	ldi	r24, 0x00	; 0
     77c:	90 e0       	ldi	r25, 0x00	; 0
     77e:	04 e0       	ldi	r16, 0x04	; 4
     780:	0e 94 98 04 	call	0x930	; 0x930 <__ashldi3>
     784:	13 2f       	mov	r17, r19
     786:	d4 2f       	mov	r29, r20
     788:	b5 2f       	mov	r27, r21
     78a:	a6 2f       	mov	r26, r22
     78c:	f7 2f       	mov	r31, r23
     78e:	e8 2f       	mov	r30, r24
     790:	c2 2e       	mov	r12, r18
     792:	c4 18       	sub	r12, r4
     794:	c1 e0       	ldi	r28, 0x01	; 1
     796:	2c 15       	cp	r18, r12
     798:	08 f0       	brcs	.+2      	; 0x79c <set_duty_cycle+0x82>
     79a:	c0 e0       	ldi	r28, 0x00	; 0
     79c:	f3 2e       	mov	r15, r19
     79e:	f5 18       	sub	r15, r5
     7a0:	21 e0       	ldi	r18, 0x01	; 1
     7a2:	1f 15       	cp	r17, r15
     7a4:	08 f0       	brcs	.+2      	; 0x7a8 <set_duty_cycle+0x8e>
     7a6:	20 e0       	ldi	r18, 0x00	; 0
     7a8:	bf 2c       	mov	r11, r15
     7aa:	bc 1a       	sub	r11, r28
     7ac:	31 e0       	ldi	r19, 0x01	; 1
     7ae:	fb 14       	cp	r15, r11
     7b0:	08 f0       	brcs	.+2      	; 0x7b4 <set_duty_cycle+0x9a>
     7b2:	30 e0       	ldi	r19, 0x00	; 0
     7b4:	23 2b       	or	r18, r19
     7b6:	fb 2c       	mov	r15, r11
     7b8:	14 2f       	mov	r17, r20
     7ba:	31 e0       	ldi	r19, 0x01	; 1
     7bc:	d4 17       	cp	r29, r20
     7be:	08 f0       	brcs	.+2      	; 0x7c2 <set_duty_cycle+0xa8>
     7c0:	30 e0       	ldi	r19, 0x00	; 0
     7c2:	a1 2e       	mov	r10, r17
     7c4:	a2 1a       	sub	r10, r18
     7c6:	21 e0       	ldi	r18, 0x01	; 1
     7c8:	1a 15       	cp	r17, r10
     7ca:	08 f0       	brcs	.+2      	; 0x7ce <set_duty_cycle+0xb4>
     7cc:	20 e0       	ldi	r18, 0x00	; 0
     7ce:	32 2b       	or	r19, r18
     7d0:	1a 2d       	mov	r17, r10
     7d2:	d5 2f       	mov	r29, r21
     7d4:	21 e0       	ldi	r18, 0x01	; 1
     7d6:	b5 17       	cp	r27, r21
     7d8:	08 f0       	brcs	.+2      	; 0x7dc <set_duty_cycle+0xc2>
     7da:	20 e0       	ldi	r18, 0x00	; 0
     7dc:	9d 2e       	mov	r9, r29
     7de:	93 1a       	sub	r9, r19
     7e0:	31 e0       	ldi	r19, 0x01	; 1
     7e2:	d9 15       	cp	r29, r9
     7e4:	08 f0       	brcs	.+2      	; 0x7e8 <set_duty_cycle+0xce>
     7e6:	30 e0       	ldi	r19, 0x00	; 0
     7e8:	23 2b       	or	r18, r19
     7ea:	d9 2d       	mov	r29, r9
     7ec:	c6 2f       	mov	r28, r22
     7ee:	31 e0       	ldi	r19, 0x01	; 1
     7f0:	a6 17       	cp	r26, r22
     7f2:	08 f0       	brcs	.+2      	; 0x7f6 <set_duty_cycle+0xdc>
     7f4:	30 e0       	ldi	r19, 0x00	; 0
     7f6:	8c 2e       	mov	r8, r28
     7f8:	82 1a       	sub	r8, r18
     7fa:	21 e0       	ldi	r18, 0x01	; 1
     7fc:	c8 15       	cp	r28, r8
     7fe:	08 f0       	brcs	.+2      	; 0x802 <set_duty_cycle+0xe8>
     800:	20 e0       	ldi	r18, 0x00	; 0
     802:	32 2b       	or	r19, r18
     804:	c8 2d       	mov	r28, r8
     806:	e7 2e       	mov	r14, r23
     808:	21 e0       	ldi	r18, 0x01	; 1
     80a:	f7 17       	cp	r31, r23
     80c:	08 f0       	brcs	.+2      	; 0x810 <set_duty_cycle+0xf6>
     80e:	20 e0       	ldi	r18, 0x00	; 0
     810:	7e 2c       	mov	r7, r14
     812:	73 1a       	sub	r7, r19
     814:	31 e0       	ldi	r19, 0x01	; 1
     816:	e7 14       	cp	r14, r7
     818:	08 f0       	brcs	.+2      	; 0x81c <set_duty_cycle+0x102>
     81a:	30 e0       	ldi	r19, 0x00	; 0
     81c:	23 2b       	or	r18, r19
     81e:	e7 2c       	mov	r14, r7
     820:	d8 2e       	mov	r13, r24
     822:	81 e0       	ldi	r24, 0x01	; 1
     824:	ed 15       	cp	r30, r13
     826:	08 f0       	brcs	.+2      	; 0x82a <set_duty_cycle+0x110>
     828:	80 e0       	ldi	r24, 0x00	; 0
     82a:	6d 2c       	mov	r6, r13
     82c:	62 1a       	sub	r6, r18
     82e:	21 e0       	ldi	r18, 0x01	; 1
     830:	d6 14       	cp	r13, r6
     832:	08 f0       	brcs	.+2      	; 0x836 <set_duty_cycle+0x11c>
     834:	20 e0       	ldi	r18, 0x00	; 0
     836:	82 2b       	or	r24, r18
     838:	d6 2c       	mov	r13, r6
     83a:	59 2e       	mov	r5, r25
     83c:	58 1a       	sub	r5, r24
     83e:	2c 2d       	mov	r18, r12
     840:	3b 2d       	mov	r19, r11
     842:	4a 2d       	mov	r20, r10
     844:	59 2d       	mov	r21, r9
     846:	68 2d       	mov	r22, r8
     848:	77 2d       	mov	r23, r7
     84a:	86 2d       	mov	r24, r6
     84c:	95 2d       	mov	r25, r5
     84e:	04 e0       	ldi	r16, 0x04	; 4
     850:	0e 94 98 04 	call	0x930	; 0x930 <__ashldi3>
     854:	2c 0d       	add	r18, r12
     856:	e1 e0       	ldi	r30, 0x01	; 1
     858:	2c 15       	cp	r18, r12
     85a:	08 f0       	brcs	.+2      	; 0x85e <set_duty_cycle+0x144>
     85c:	e0 e0       	ldi	r30, 0x00	; 0
     85e:	b3 0e       	add	r11, r19
     860:	f1 e0       	ldi	r31, 0x01	; 1
     862:	bf 14       	cp	r11, r15
     864:	08 f0       	brcs	.+2      	; 0x868 <__stack+0x9>
     866:	f0 e0       	ldi	r31, 0x00	; 0
     868:	3e 2f       	mov	r19, r30
     86a:	3b 0d       	add	r19, r11
     86c:	e1 e0       	ldi	r30, 0x01	; 1
     86e:	3b 15       	cp	r19, r11
     870:	08 f0       	brcs	.+2      	; 0x874 <__stack+0x15>
     872:	e0 e0       	ldi	r30, 0x00	; 0
     874:	fe 2b       	or	r31, r30
     876:	a4 0e       	add	r10, r20
     878:	e1 e0       	ldi	r30, 0x01	; 1
     87a:	a1 16       	cp	r10, r17
     87c:	08 f0       	brcs	.+2      	; 0x880 <__stack+0x21>
     87e:	e0 e0       	ldi	r30, 0x00	; 0
     880:	4f 2f       	mov	r20, r31
     882:	4a 0d       	add	r20, r10
     884:	f1 e0       	ldi	r31, 0x01	; 1
     886:	4a 15       	cp	r20, r10
     888:	08 f0       	brcs	.+2      	; 0x88c <__stack+0x2d>
     88a:	f0 e0       	ldi	r31, 0x00	; 0
     88c:	ef 2b       	or	r30, r31
     88e:	95 0e       	add	r9, r21
     890:	f1 e0       	ldi	r31, 0x01	; 1
     892:	9d 16       	cp	r9, r29
     894:	08 f0       	brcs	.+2      	; 0x898 <__stack+0x39>
     896:	f0 e0       	ldi	r31, 0x00	; 0
     898:	5e 2f       	mov	r21, r30
     89a:	59 0d       	add	r21, r9
     89c:	e1 e0       	ldi	r30, 0x01	; 1
     89e:	59 15       	cp	r21, r9
     8a0:	08 f0       	brcs	.+2      	; 0x8a4 <__stack+0x45>
     8a2:	e0 e0       	ldi	r30, 0x00	; 0
     8a4:	fe 2b       	or	r31, r30
     8a6:	86 0e       	add	r8, r22
     8a8:	e1 e0       	ldi	r30, 0x01	; 1
     8aa:	8c 16       	cp	r8, r28
     8ac:	08 f0       	brcs	.+2      	; 0x8b0 <__stack+0x51>
     8ae:	e0 e0       	ldi	r30, 0x00	; 0
     8b0:	6f 2f       	mov	r22, r31
     8b2:	68 0d       	add	r22, r8
     8b4:	f1 e0       	ldi	r31, 0x01	; 1
     8b6:	68 15       	cp	r22, r8
     8b8:	08 f0       	brcs	.+2      	; 0x8bc <__stack+0x5d>
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	ef 2b       	or	r30, r31
     8be:	77 0e       	add	r7, r23
     8c0:	f1 e0       	ldi	r31, 0x01	; 1
     8c2:	7e 14       	cp	r7, r14
     8c4:	08 f0       	brcs	.+2      	; 0x8c8 <__stack+0x69>
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	7e 2f       	mov	r23, r30
     8ca:	77 0d       	add	r23, r7
     8cc:	e1 e0       	ldi	r30, 0x01	; 1
     8ce:	77 15       	cp	r23, r7
     8d0:	08 f0       	brcs	.+2      	; 0x8d4 <__stack+0x75>
     8d2:	e0 e0       	ldi	r30, 0x00	; 0
     8d4:	fe 2b       	or	r31, r30
     8d6:	68 0e       	add	r6, r24
     8d8:	e1 e0       	ldi	r30, 0x01	; 1
     8da:	6d 14       	cp	r6, r13
     8dc:	08 f0       	brcs	.+2      	; 0x8e0 <__stack+0x81>
     8de:	e0 e0       	ldi	r30, 0x00	; 0
     8e0:	8f 2f       	mov	r24, r31
     8e2:	86 0d       	add	r24, r6
     8e4:	f1 e0       	ldi	r31, 0x01	; 1
     8e6:	86 15       	cp	r24, r6
     8e8:	08 f0       	brcs	.+2      	; 0x8ec <__stack+0x8d>
     8ea:	f0 e0       	ldi	r31, 0x00	; 0
     8ec:	ef 2b       	or	r30, r31
     8ee:	95 0d       	add	r25, r5
     8f0:	9e 0f       	add	r25, r30
     8f2:	0f 2e       	mov	r0, r31
     8f4:	f4 e6       	ldi	r31, 0x64	; 100
     8f6:	af 2e       	mov	r10, r31
     8f8:	f0 2d       	mov	r31, r0
     8fa:	bb 24       	eor	r11, r11
     8fc:	cc 24       	eor	r12, r12
     8fe:	dd 24       	eor	r13, r13
     900:	ee 24       	eor	r14, r14
     902:	ff 24       	eor	r15, r15
     904:	00 e0       	ldi	r16, 0x00	; 0
     906:	10 e0       	ldi	r17, 0x00	; 0
     908:	0e 94 12 05 	call	0xa24	; 0xa24 <__udivdi3>
     90c:	2c bf       	out	0x3c, r18	; 60
}
     90e:	df 91       	pop	r29
     910:	cf 91       	pop	r28
     912:	1f 91       	pop	r17
     914:	0f 91       	pop	r16
     916:	ff 90       	pop	r15
     918:	ef 90       	pop	r14
     91a:	df 90       	pop	r13
     91c:	cf 90       	pop	r12
     91e:	bf 90       	pop	r11
     920:	af 90       	pop	r10
     922:	9f 90       	pop	r9
     924:	8f 90       	pop	r8
     926:	7f 90       	pop	r7
     928:	6f 90       	pop	r6
     92a:	5f 90       	pop	r5
     92c:	4f 90       	pop	r4
     92e:	08 95       	ret

00000930 <__ashldi3>:
     930:	cf 92       	push	r12
     932:	df 92       	push	r13
     934:	ef 92       	push	r14
     936:	ff 92       	push	r15
     938:	0f 93       	push	r16
     93a:	cf 93       	push	r28
     93c:	df 93       	push	r29
     93e:	cd b7       	in	r28, 0x3d	; 61
     940:	de b7       	in	r29, 0x3e	; 62
     942:	60 97       	sbiw	r28, 0x10	; 16
     944:	0f b6       	in	r0, 0x3f	; 63
     946:	f8 94       	cli
     948:	de bf       	out	0x3e, r29	; 62
     94a:	0f be       	out	0x3f, r0	; 63
     94c:	cd bf       	out	0x3d, r28	; 61
     94e:	00 23       	and	r16, r16
     950:	09 f4       	brne	.+2      	; 0x954 <__ashldi3+0x24>
     952:	5a c0       	rjmp	.+180    	; 0xa08 <__ashldi3+0xd8>
     954:	29 87       	std	Y+9, r18	; 0x09
     956:	3a 87       	std	Y+10, r19	; 0x0a
     958:	4b 87       	std	Y+11, r20	; 0x0b
     95a:	5c 87       	std	Y+12, r21	; 0x0c
     95c:	6d 87       	std	Y+13, r22	; 0x0d
     95e:	7e 87       	std	Y+14, r23	; 0x0e
     960:	8f 87       	std	Y+15, r24	; 0x0f
     962:	98 8b       	std	Y+16, r25	; 0x10
     964:	80 e2       	ldi	r24, 0x20	; 32
     966:	80 1b       	sub	r24, r16
     968:	49 85       	ldd	r20, Y+9	; 0x09
     96a:	5a 85       	ldd	r21, Y+10	; 0x0a
     96c:	6b 85       	ldd	r22, Y+11	; 0x0b
     96e:	7c 85       	ldd	r23, Y+12	; 0x0c
     970:	18 16       	cp	r1, r24
     972:	b4 f0       	brlt	.+44     	; 0x9a0 <__ashldi3+0x70>
     974:	19 82       	std	Y+1, r1	; 0x01
     976:	1a 82       	std	Y+2, r1	; 0x02
     978:	1b 82       	std	Y+3, r1	; 0x03
     97a:	1c 82       	std	Y+4, r1	; 0x04
     97c:	99 27       	eor	r25, r25
     97e:	87 fd       	sbrc	r24, 7
     980:	90 95       	com	r25
     982:	90 95       	com	r25
     984:	81 95       	neg	r24
     986:	9f 4f       	sbci	r25, 0xFF	; 255
     988:	04 c0       	rjmp	.+8      	; 0x992 <__ashldi3+0x62>
     98a:	44 0f       	add	r20, r20
     98c:	55 1f       	adc	r21, r21
     98e:	66 1f       	adc	r22, r22
     990:	77 1f       	adc	r23, r23
     992:	8a 95       	dec	r24
     994:	d2 f7       	brpl	.-12     	; 0x98a <__ashldi3+0x5a>
     996:	4d 83       	std	Y+5, r20	; 0x05
     998:	5e 83       	std	Y+6, r21	; 0x06
     99a:	6f 83       	std	Y+7, r22	; 0x07
     99c:	78 87       	std	Y+8, r23	; 0x08
     99e:	2c c0       	rjmp	.+88     	; 0x9f8 <__ashldi3+0xc8>
     9a0:	6a 01       	movw	r12, r20
     9a2:	7b 01       	movw	r14, r22
     9a4:	00 2e       	mov	r0, r16
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__ashldi3+0x80>
     9a8:	cc 0c       	add	r12, r12
     9aa:	dd 1c       	adc	r13, r13
     9ac:	ee 1c       	adc	r14, r14
     9ae:	ff 1c       	adc	r15, r15
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__ashldi3+0x78>
     9b4:	c9 82       	std	Y+1, r12	; 0x01
     9b6:	da 82       	std	Y+2, r13	; 0x02
     9b8:	eb 82       	std	Y+3, r14	; 0x03
     9ba:	fc 82       	std	Y+4, r15	; 0x04
     9bc:	6a 01       	movw	r12, r20
     9be:	7b 01       	movw	r14, r22
     9c0:	04 c0       	rjmp	.+8      	; 0x9ca <__ashldi3+0x9a>
     9c2:	f6 94       	lsr	r15
     9c4:	e7 94       	ror	r14
     9c6:	d7 94       	ror	r13
     9c8:	c7 94       	ror	r12
     9ca:	8a 95       	dec	r24
     9cc:	d2 f7       	brpl	.-12     	; 0x9c2 <__ashldi3+0x92>
     9ce:	d7 01       	movw	r26, r14
     9d0:	c6 01       	movw	r24, r12
     9d2:	4d 85       	ldd	r20, Y+13	; 0x0d
     9d4:	5e 85       	ldd	r21, Y+14	; 0x0e
     9d6:	6f 85       	ldd	r22, Y+15	; 0x0f
     9d8:	78 89       	ldd	r23, Y+16	; 0x10
     9da:	04 c0       	rjmp	.+8      	; 0x9e4 <__ashldi3+0xb4>
     9dc:	44 0f       	add	r20, r20
     9de:	55 1f       	adc	r21, r21
     9e0:	66 1f       	adc	r22, r22
     9e2:	77 1f       	adc	r23, r23
     9e4:	0a 95       	dec	r16
     9e6:	d2 f7       	brpl	.-12     	; 0x9dc <__ashldi3+0xac>
     9e8:	84 2b       	or	r24, r20
     9ea:	95 2b       	or	r25, r21
     9ec:	a6 2b       	or	r26, r22
     9ee:	b7 2b       	or	r27, r23
     9f0:	8d 83       	std	Y+5, r24	; 0x05
     9f2:	9e 83       	std	Y+6, r25	; 0x06
     9f4:	af 83       	std	Y+7, r26	; 0x07
     9f6:	b8 87       	std	Y+8, r27	; 0x08
     9f8:	29 81       	ldd	r18, Y+1	; 0x01
     9fa:	3a 81       	ldd	r19, Y+2	; 0x02
     9fc:	4b 81       	ldd	r20, Y+3	; 0x03
     9fe:	5c 81       	ldd	r21, Y+4	; 0x04
     a00:	6d 81       	ldd	r22, Y+5	; 0x05
     a02:	7e 81       	ldd	r23, Y+6	; 0x06
     a04:	8f 81       	ldd	r24, Y+7	; 0x07
     a06:	98 85       	ldd	r25, Y+8	; 0x08
     a08:	60 96       	adiw	r28, 0x10	; 16
     a0a:	0f b6       	in	r0, 0x3f	; 63
     a0c:	f8 94       	cli
     a0e:	de bf       	out	0x3e, r29	; 62
     a10:	0f be       	out	0x3f, r0	; 63
     a12:	cd bf       	out	0x3d, r28	; 61
     a14:	df 91       	pop	r29
     a16:	cf 91       	pop	r28
     a18:	0f 91       	pop	r16
     a1a:	ff 90       	pop	r15
     a1c:	ef 90       	pop	r14
     a1e:	df 90       	pop	r13
     a20:	cf 90       	pop	r12
     a22:	08 95       	ret

00000a24 <__udivdi3>:
     a24:	a4 e3       	ldi	r26, 0x34	; 52
     a26:	b0 e0       	ldi	r27, 0x00	; 0
     a28:	e8 e1       	ldi	r30, 0x18	; 24
     a2a:	f5 e0       	ldi	r31, 0x05	; 5
     a2c:	0c 94 1e 0d 	jmp	0x1a3c	; 0x1a3c <__prologue_saves__+0x2>
     a30:	29 8b       	std	Y+17, r18	; 0x11
     a32:	3a 8b       	std	Y+18, r19	; 0x12
     a34:	4b 8b       	std	Y+19, r20	; 0x13
     a36:	5c 8b       	std	Y+20, r21	; 0x14
     a38:	6d 8b       	std	Y+21, r22	; 0x15
     a3a:	7e 8b       	std	Y+22, r23	; 0x16
     a3c:	8f 8b       	std	Y+23, r24	; 0x17
     a3e:	98 8f       	std	Y+24, r25	; 0x18
     a40:	a9 86       	std	Y+9, r10	; 0x09
     a42:	ba 86       	std	Y+10, r11	; 0x0a
     a44:	cb 86       	std	Y+11, r12	; 0x0b
     a46:	dc 86       	std	Y+12, r13	; 0x0c
     a48:	ed 86       	std	Y+13, r14	; 0x0d
     a4a:	fe 86       	std	Y+14, r15	; 0x0e
     a4c:	0f 87       	std	Y+15, r16	; 0x0f
     a4e:	18 8b       	std	Y+16, r17	; 0x10
     a50:	89 84       	ldd	r8, Y+9	; 0x09
     a52:	9a 84       	ldd	r9, Y+10	; 0x0a
     a54:	ab 84       	ldd	r10, Y+11	; 0x0b
     a56:	bc 84       	ldd	r11, Y+12	; 0x0c
     a58:	8d 85       	ldd	r24, Y+13	; 0x0d
     a5a:	9e 85       	ldd	r25, Y+14	; 0x0e
     a5c:	af 85       	ldd	r26, Y+15	; 0x0f
     a5e:	b8 89       	ldd	r27, Y+16	; 0x10
     a60:	09 89       	ldd	r16, Y+17	; 0x11
     a62:	1a 89       	ldd	r17, Y+18	; 0x12
     a64:	2b 89       	ldd	r18, Y+19	; 0x13
     a66:	3c 89       	ldd	r19, Y+20	; 0x14
     a68:	0d a3       	lds	r16, 0x5d
     a6a:	1e a3       	lds	r17, 0x5e
     a6c:	2f a3       	lds	r18, 0x5f
     a6e:	38 a7       	lds	r19, 0x78
     a70:	cd 88       	ldd	r12, Y+21	; 0x15
     a72:	de 88       	ldd	r13, Y+22	; 0x16
     a74:	ef 88       	ldd	r14, Y+23	; 0x17
     a76:	f8 8c       	ldd	r15, Y+24	; 0x18
     a78:	00 97       	sbiw	r24, 0x00	; 0
     a7a:	a1 05       	cpc	r26, r1
     a7c:	b1 05       	cpc	r27, r1
     a7e:	09 f0       	breq	.+2      	; 0xa82 <__udivdi3+0x5e>
     a80:	b5 c3       	rjmp	.+1898   	; 0x11ec <__udivdi3+0x7c8>
     a82:	c8 14       	cp	r12, r8
     a84:	d9 04       	cpc	r13, r9
     a86:	ea 04       	cpc	r14, r10
     a88:	fb 04       	cpc	r15, r11
     a8a:	08 f0       	brcs	.+2      	; 0xa8e <__udivdi3+0x6a>
     a8c:	4d c1       	rjmp	.+666    	; 0xd28 <__udivdi3+0x304>
     a8e:	10 e0       	ldi	r17, 0x00	; 0
     a90:	81 16       	cp	r8, r17
     a92:	10 e0       	ldi	r17, 0x00	; 0
     a94:	91 06       	cpc	r9, r17
     a96:	11 e0       	ldi	r17, 0x01	; 1
     a98:	a1 06       	cpc	r10, r17
     a9a:	10 e0       	ldi	r17, 0x00	; 0
     a9c:	b1 06       	cpc	r11, r17
     a9e:	58 f4       	brcc	.+22     	; 0xab6 <__udivdi3+0x92>
     aa0:	2f ef       	ldi	r18, 0xFF	; 255
     aa2:	82 16       	cp	r8, r18
     aa4:	91 04       	cpc	r9, r1
     aa6:	a1 04       	cpc	r10, r1
     aa8:	b1 04       	cpc	r11, r1
     aaa:	09 f0       	breq	.+2      	; 0xaae <__udivdi3+0x8a>
     aac:	90 f4       	brcc	.+36     	; 0xad2 <__udivdi3+0xae>
     aae:	80 e0       	ldi	r24, 0x00	; 0
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	dc 01       	movw	r26, r24
     ab4:	17 c0       	rjmp	.+46     	; 0xae4 <__udivdi3+0xc0>
     ab6:	30 e0       	ldi	r19, 0x00	; 0
     ab8:	83 16       	cp	r8, r19
     aba:	30 e0       	ldi	r19, 0x00	; 0
     abc:	93 06       	cpc	r9, r19
     abe:	30 e0       	ldi	r19, 0x00	; 0
     ac0:	a3 06       	cpc	r10, r19
     ac2:	31 e0       	ldi	r19, 0x01	; 1
     ac4:	b3 06       	cpc	r11, r19
     ac6:	50 f4       	brcc	.+20     	; 0xadc <__udivdi3+0xb8>
     ac8:	80 e1       	ldi	r24, 0x10	; 16
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	a0 e0       	ldi	r26, 0x00	; 0
     ace:	b0 e0       	ldi	r27, 0x00	; 0
     ad0:	09 c0       	rjmp	.+18     	; 0xae4 <__udivdi3+0xc0>
     ad2:	88 e0       	ldi	r24, 0x08	; 8
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	a0 e0       	ldi	r26, 0x00	; 0
     ad8:	b0 e0       	ldi	r27, 0x00	; 0
     ada:	04 c0       	rjmp	.+8      	; 0xae4 <__udivdi3+0xc0>
     adc:	88 e1       	ldi	r24, 0x18	; 24
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	a0 e0       	ldi	r26, 0x00	; 0
     ae2:	b0 e0       	ldi	r27, 0x00	; 0
     ae4:	b5 01       	movw	r22, r10
     ae6:	a4 01       	movw	r20, r8
     ae8:	08 2e       	mov	r0, r24
     aea:	04 c0       	rjmp	.+8      	; 0xaf4 <__udivdi3+0xd0>
     aec:	76 95       	lsr	r23
     aee:	67 95       	ror	r22
     af0:	57 95       	ror	r21
     af2:	47 95       	ror	r20
     af4:	0a 94       	dec	r0
     af6:	d2 f7       	brpl	.-12     	; 0xaec <__udivdi3+0xc8>
     af8:	fa 01       	movw	r30, r20
     afa:	e0 5a       	subi	r30, 0xA0	; 160
     afc:	ff 4f       	sbci	r31, 0xFF	; 255
     afe:	20 81       	ld	r18, Z
     b00:	40 e2       	ldi	r20, 0x20	; 32
     b02:	50 e0       	ldi	r21, 0x00	; 0
     b04:	60 e0       	ldi	r22, 0x00	; 0
     b06:	70 e0       	ldi	r23, 0x00	; 0
     b08:	48 1b       	sub	r20, r24
     b0a:	59 0b       	sbc	r21, r25
     b0c:	6a 0b       	sbc	r22, r26
     b0e:	7b 0b       	sbc	r23, r27
     b10:	42 1b       	sub	r20, r18
     b12:	51 09       	sbc	r21, r1
     b14:	61 09       	sbc	r22, r1
     b16:	71 09       	sbc	r23, r1
     b18:	41 15       	cp	r20, r1
     b1a:	51 05       	cpc	r21, r1
     b1c:	61 05       	cpc	r22, r1
     b1e:	71 05       	cpc	r23, r1
     b20:	a1 f1       	breq	.+104    	; 0xb8a <__udivdi3+0x166>
     b22:	04 2e       	mov	r0, r20
     b24:	04 c0       	rjmp	.+8      	; 0xb2e <__udivdi3+0x10a>
     b26:	88 0c       	add	r8, r8
     b28:	99 1c       	adc	r9, r9
     b2a:	aa 1c       	adc	r10, r10
     b2c:	bb 1c       	adc	r11, r11
     b2e:	0a 94       	dec	r0
     b30:	d2 f7       	brpl	.-12     	; 0xb26 <__udivdi3+0x102>
     b32:	97 01       	movw	r18, r14
     b34:	86 01       	movw	r16, r12
     b36:	04 2e       	mov	r0, r20
     b38:	04 c0       	rjmp	.+8      	; 0xb42 <__udivdi3+0x11e>
     b3a:	00 0f       	add	r16, r16
     b3c:	11 1f       	adc	r17, r17
     b3e:	22 1f       	adc	r18, r18
     b40:	33 1f       	adc	r19, r19
     b42:	0a 94       	dec	r0
     b44:	d2 f7       	brpl	.-12     	; 0xb3a <__udivdi3+0x116>
     b46:	80 e2       	ldi	r24, 0x20	; 32
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	84 1b       	sub	r24, r20
     b4c:	95 0b       	sbc	r25, r21
     b4e:	cd a0       	lds	r28, 0x8d
     b50:	de a0       	lds	r29, 0x8e
     b52:	ef a0       	lds	r30, 0x8f
     b54:	f8 a4       	lds	r31, 0xa8
     b56:	04 c0       	rjmp	.+8      	; 0xb60 <__udivdi3+0x13c>
     b58:	f6 94       	lsr	r15
     b5a:	e7 94       	ror	r14
     b5c:	d7 94       	ror	r13
     b5e:	c7 94       	ror	r12
     b60:	8a 95       	dec	r24
     b62:	d2 f7       	brpl	.-12     	; 0xb58 <__udivdi3+0x134>
     b64:	c0 2a       	or	r12, r16
     b66:	d1 2a       	or	r13, r17
     b68:	e2 2a       	or	r14, r18
     b6a:	f3 2a       	or	r15, r19
     b6c:	0d a1       	lds	r16, 0x4d
     b6e:	1e a1       	lds	r17, 0x4e
     b70:	2f a1       	lds	r18, 0x4f
     b72:	38 a5       	lds	r19, 0x68
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__udivdi3+0x15a>
     b76:	00 0f       	add	r16, r16
     b78:	11 1f       	adc	r17, r17
     b7a:	22 1f       	adc	r18, r18
     b7c:	33 1f       	adc	r19, r19
     b7e:	4a 95       	dec	r20
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__udivdi3+0x152>
     b82:	0d a3       	lds	r16, 0x5d
     b84:	1e a3       	lds	r17, 0x5e
     b86:	2f a3       	lds	r18, 0x5f
     b88:	38 a7       	lds	r19, 0x78
     b8a:	25 01       	movw	r4, r10
     b8c:	66 24       	eor	r6, r6
     b8e:	77 24       	eor	r7, r7
     b90:	95 01       	movw	r18, r10
     b92:	84 01       	movw	r16, r8
     b94:	20 70       	andi	r18, 0x00	; 0
     b96:	30 70       	andi	r19, 0x00	; 0
     b98:	09 a3       	lds	r16, 0x59
     b9a:	1a a3       	lds	r17, 0x5a
     b9c:	2b a3       	lds	r18, 0x5b
     b9e:	3c a3       	lds	r19, 0x5c
     ba0:	c7 01       	movw	r24, r14
     ba2:	b6 01       	movw	r22, r12
     ba4:	a3 01       	movw	r20, r6
     ba6:	92 01       	movw	r18, r4
     ba8:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     bac:	2d 8f       	std	Y+29, r18	; 0x1d
     bae:	3e 8f       	std	Y+30, r19	; 0x1e
     bb0:	4f 8f       	std	Y+31, r20	; 0x1f
     bb2:	58 a3       	lds	r21, 0x58
     bb4:	69 8f       	std	Y+25, r22	; 0x19
     bb6:	7a 8f       	std	Y+26, r23	; 0x1a
     bb8:	8b 8f       	std	Y+27, r24	; 0x1b
     bba:	9c 8f       	std	Y+28, r25	; 0x1c
     bbc:	c7 01       	movw	r24, r14
     bbe:	b6 01       	movw	r22, r12
     bc0:	a3 01       	movw	r20, r6
     bc2:	92 01       	movw	r18, r4
     bc4:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     bc8:	ca 01       	movw	r24, r20
     bca:	b9 01       	movw	r22, r18
     bcc:	29 a1       	lds	r18, 0x49
     bce:	3a a1       	lds	r19, 0x4a
     bd0:	4b a1       	lds	r20, 0x4b
     bd2:	5c a1       	lds	r21, 0x4c
     bd4:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
     bd8:	ab 01       	movw	r20, r22
     bda:	bc 01       	movw	r22, r24
     bdc:	09 8d       	ldd	r16, Y+25	; 0x19
     bde:	1a 8d       	ldd	r17, Y+26	; 0x1a
     be0:	2b 8d       	ldd	r18, Y+27	; 0x1b
     be2:	3c 8d       	ldd	r19, Y+28	; 0x1c
     be4:	78 01       	movw	r14, r16
     be6:	dd 24       	eor	r13, r13
     be8:	cc 24       	eor	r12, r12
     bea:	0d a1       	lds	r16, 0x4d
     bec:	1e a1       	lds	r17, 0x4e
     bee:	2f a1       	lds	r18, 0x4f
     bf0:	38 a5       	lds	r19, 0x68
     bf2:	c9 01       	movw	r24, r18
     bf4:	aa 27       	eor	r26, r26
     bf6:	bb 27       	eor	r27, r27
     bf8:	c8 2a       	or	r12, r24
     bfa:	d9 2a       	or	r13, r25
     bfc:	ea 2a       	or	r14, r26
     bfe:	fb 2a       	or	r15, r27
     c00:	0d 8d       	ldd	r16, Y+29	; 0x1d
     c02:	1e 8d       	ldd	r17, Y+30	; 0x1e
     c04:	2f 8d       	ldd	r18, Y+31	; 0x1f
     c06:	38 a1       	lds	r19, 0x48
     c08:	c4 16       	cp	r12, r20
     c0a:	d5 06       	cpc	r13, r21
     c0c:	e6 06       	cpc	r14, r22
     c0e:	f7 06       	cpc	r15, r23
     c10:	38 f5       	brcc	.+78     	; 0xc60 <__udivdi3+0x23c>
     c12:	01 50       	subi	r16, 0x01	; 1
     c14:	10 40       	sbci	r17, 0x00	; 0
     c16:	20 40       	sbci	r18, 0x00	; 0
     c18:	30 40       	sbci	r19, 0x00	; 0
     c1a:	09 8f       	std	Y+25, r16	; 0x19
     c1c:	1a 8f       	std	Y+26, r17	; 0x1a
     c1e:	2b 8f       	std	Y+27, r18	; 0x1b
     c20:	3c 8f       	std	Y+28, r19	; 0x1c
     c22:	c8 0c       	add	r12, r8
     c24:	d9 1c       	adc	r13, r9
     c26:	ea 1c       	adc	r14, r10
     c28:	fb 1c       	adc	r15, r11
     c2a:	c8 14       	cp	r12, r8
     c2c:	d9 04       	cpc	r13, r9
     c2e:	ea 04       	cpc	r14, r10
     c30:	fb 04       	cpc	r15, r11
     c32:	d0 f0       	brcs	.+52     	; 0xc68 <__udivdi3+0x244>
     c34:	c4 16       	cp	r12, r20
     c36:	d5 06       	cpc	r13, r21
     c38:	e6 06       	cpc	r14, r22
     c3a:	f7 06       	cpc	r15, r23
     c3c:	a8 f4       	brcc	.+42     	; 0xc68 <__udivdi3+0x244>
     c3e:	0d 8d       	ldd	r16, Y+29	; 0x1d
     c40:	1e 8d       	ldd	r17, Y+30	; 0x1e
     c42:	2f 8d       	ldd	r18, Y+31	; 0x1f
     c44:	38 a1       	lds	r19, 0x48
     c46:	02 50       	subi	r16, 0x02	; 2
     c48:	10 40       	sbci	r17, 0x00	; 0
     c4a:	20 40       	sbci	r18, 0x00	; 0
     c4c:	30 40       	sbci	r19, 0x00	; 0
     c4e:	09 8f       	std	Y+25, r16	; 0x19
     c50:	1a 8f       	std	Y+26, r17	; 0x1a
     c52:	2b 8f       	std	Y+27, r18	; 0x1b
     c54:	3c 8f       	std	Y+28, r19	; 0x1c
     c56:	c8 0c       	add	r12, r8
     c58:	d9 1c       	adc	r13, r9
     c5a:	ea 1c       	adc	r14, r10
     c5c:	fb 1c       	adc	r15, r11
     c5e:	04 c0       	rjmp	.+8      	; 0xc68 <__udivdi3+0x244>
     c60:	09 8f       	std	Y+25, r16	; 0x19
     c62:	1a 8f       	std	Y+26, r17	; 0x1a
     c64:	2b 8f       	std	Y+27, r18	; 0x1b
     c66:	3c 8f       	std	Y+28, r19	; 0x1c
     c68:	c4 1a       	sub	r12, r20
     c6a:	d5 0a       	sbc	r13, r21
     c6c:	e6 0a       	sbc	r14, r22
     c6e:	f7 0a       	sbc	r15, r23
     c70:	c7 01       	movw	r24, r14
     c72:	b6 01       	movw	r22, r12
     c74:	a3 01       	movw	r20, r6
     c76:	92 01       	movw	r18, r4
     c78:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     c7c:	2d 8f       	std	Y+29, r18	; 0x1d
     c7e:	3e 8f       	std	Y+30, r19	; 0x1e
     c80:	4f 8f       	std	Y+31, r20	; 0x1f
     c82:	58 a3       	lds	r21, 0x58
     c84:	69 a7       	lds	r22, 0x79
     c86:	7a a7       	lds	r23, 0x7a
     c88:	8b a7       	lds	r24, 0x7b
     c8a:	9c a7       	lds	r25, 0x7c
     c8c:	c7 01       	movw	r24, r14
     c8e:	b6 01       	movw	r22, r12
     c90:	a3 01       	movw	r20, r6
     c92:	92 01       	movw	r18, r4
     c94:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     c98:	ca 01       	movw	r24, r20
     c9a:	b9 01       	movw	r22, r18
     c9c:	29 a1       	lds	r18, 0x49
     c9e:	3a a1       	lds	r19, 0x4a
     ca0:	4b a1       	lds	r20, 0x4b
     ca2:	5c a1       	lds	r21, 0x4c
     ca4:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
     ca8:	6b 01       	movw	r12, r22
     caa:	7c 01       	movw	r14, r24
     cac:	49 a5       	lds	r20, 0x69
     cae:	5a a5       	lds	r21, 0x6a
     cb0:	6b a5       	lds	r22, 0x6b
     cb2:	7c a5       	lds	r23, 0x6c
     cb4:	9a 01       	movw	r18, r20
     cb6:	11 27       	eor	r17, r17
     cb8:	00 27       	eor	r16, r16
     cba:	4d a1       	lds	r20, 0x4d
     cbc:	5e a1       	lds	r21, 0x4e
     cbe:	6f a1       	lds	r22, 0x4f
     cc0:	78 a5       	lds	r23, 0x68
     cc2:	60 70       	andi	r22, 0x00	; 0
     cc4:	70 70       	andi	r23, 0x00	; 0
     cc6:	04 2b       	or	r16, r20
     cc8:	15 2b       	or	r17, r21
     cca:	26 2b       	or	r18, r22
     ccc:	37 2b       	or	r19, r23
     cce:	8d 8d       	ldd	r24, Y+29	; 0x1d
     cd0:	9e 8d       	ldd	r25, Y+30	; 0x1e
     cd2:	af 8d       	ldd	r26, Y+31	; 0x1f
     cd4:	b8 a1       	lds	r27, 0x48
     cd6:	0c 15       	cp	r16, r12
     cd8:	1d 05       	cpc	r17, r13
     cda:	2e 05       	cpc	r18, r14
     cdc:	3f 05       	cpc	r19, r15
     cde:	c0 f4       	brcc	.+48     	; 0xd10 <__udivdi3+0x2ec>
     ce0:	01 97       	sbiw	r24, 0x01	; 1
     ce2:	a1 09       	sbc	r26, r1
     ce4:	b1 09       	sbc	r27, r1
     ce6:	08 0d       	add	r16, r8
     ce8:	19 1d       	adc	r17, r9
     cea:	2a 1d       	adc	r18, r10
     cec:	3b 1d       	adc	r19, r11
     cee:	08 15       	cp	r16, r8
     cf0:	19 05       	cpc	r17, r9
     cf2:	2a 05       	cpc	r18, r10
     cf4:	3b 05       	cpc	r19, r11
     cf6:	60 f0       	brcs	.+24     	; 0xd10 <__udivdi3+0x2ec>
     cf8:	0c 15       	cp	r16, r12
     cfa:	1d 05       	cpc	r17, r13
     cfc:	2e 05       	cpc	r18, r14
     cfe:	3f 05       	cpc	r19, r15
     d00:	38 f4       	brcc	.+14     	; 0xd10 <__udivdi3+0x2ec>
     d02:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d04:	9e 8d       	ldd	r25, Y+30	; 0x1e
     d06:	af 8d       	ldd	r26, Y+31	; 0x1f
     d08:	b8 a1       	lds	r27, 0x48
     d0a:	02 97       	sbiw	r24, 0x02	; 2
     d0c:	a1 09       	sbc	r26, r1
     d0e:	b1 09       	sbc	r27, r1
     d10:	09 8d       	ldd	r16, Y+25	; 0x19
     d12:	1a 8d       	ldd	r17, Y+26	; 0x1a
     d14:	2b 8d       	ldd	r18, Y+27	; 0x1b
     d16:	3c 8d       	ldd	r19, Y+28	; 0x1c
     d18:	78 01       	movw	r14, r16
     d1a:	dd 24       	eor	r13, r13
     d1c:	cc 24       	eor	r12, r12
     d1e:	c8 2a       	or	r12, r24
     d20:	d9 2a       	or	r13, r25
     d22:	ea 2a       	or	r14, r26
     d24:	fb 2a       	or	r15, r27
     d26:	a5 c4       	rjmp	.+2378   	; 0x1672 <__udivdi3+0xc4e>
     d28:	81 14       	cp	r8, r1
     d2a:	91 04       	cpc	r9, r1
     d2c:	a1 04       	cpc	r10, r1
     d2e:	b1 04       	cpc	r11, r1
     d30:	51 f4       	brne	.+20     	; 0xd46 <__udivdi3+0x322>
     d32:	61 e0       	ldi	r22, 0x01	; 1
     d34:	70 e0       	ldi	r23, 0x00	; 0
     d36:	80 e0       	ldi	r24, 0x00	; 0
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	a5 01       	movw	r20, r10
     d3c:	94 01       	movw	r18, r8
     d3e:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     d42:	49 01       	movw	r8, r18
     d44:	5a 01       	movw	r10, r20
     d46:	10 e0       	ldi	r17, 0x00	; 0
     d48:	81 16       	cp	r8, r17
     d4a:	10 e0       	ldi	r17, 0x00	; 0
     d4c:	91 06       	cpc	r9, r17
     d4e:	11 e0       	ldi	r17, 0x01	; 1
     d50:	a1 06       	cpc	r10, r17
     d52:	10 e0       	ldi	r17, 0x00	; 0
     d54:	b1 06       	cpc	r11, r17
     d56:	58 f4       	brcc	.+22     	; 0xd6e <__udivdi3+0x34a>
     d58:	2f ef       	ldi	r18, 0xFF	; 255
     d5a:	82 16       	cp	r8, r18
     d5c:	91 04       	cpc	r9, r1
     d5e:	a1 04       	cpc	r10, r1
     d60:	b1 04       	cpc	r11, r1
     d62:	09 f0       	breq	.+2      	; 0xd66 <__udivdi3+0x342>
     d64:	90 f4       	brcc	.+36     	; 0xd8a <__udivdi3+0x366>
     d66:	80 e0       	ldi	r24, 0x00	; 0
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	dc 01       	movw	r26, r24
     d6c:	17 c0       	rjmp	.+46     	; 0xd9c <__udivdi3+0x378>
     d6e:	30 e0       	ldi	r19, 0x00	; 0
     d70:	83 16       	cp	r8, r19
     d72:	30 e0       	ldi	r19, 0x00	; 0
     d74:	93 06       	cpc	r9, r19
     d76:	30 e0       	ldi	r19, 0x00	; 0
     d78:	a3 06       	cpc	r10, r19
     d7a:	31 e0       	ldi	r19, 0x01	; 1
     d7c:	b3 06       	cpc	r11, r19
     d7e:	50 f4       	brcc	.+20     	; 0xd94 <__udivdi3+0x370>
     d80:	80 e1       	ldi	r24, 0x10	; 16
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	a0 e0       	ldi	r26, 0x00	; 0
     d86:	b0 e0       	ldi	r27, 0x00	; 0
     d88:	09 c0       	rjmp	.+18     	; 0xd9c <__udivdi3+0x378>
     d8a:	88 e0       	ldi	r24, 0x08	; 8
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	a0 e0       	ldi	r26, 0x00	; 0
     d90:	b0 e0       	ldi	r27, 0x00	; 0
     d92:	04 c0       	rjmp	.+8      	; 0xd9c <__udivdi3+0x378>
     d94:	88 e1       	ldi	r24, 0x18	; 24
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	a0 e0       	ldi	r26, 0x00	; 0
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	b5 01       	movw	r22, r10
     d9e:	a4 01       	movw	r20, r8
     da0:	08 2e       	mov	r0, r24
     da2:	04 c0       	rjmp	.+8      	; 0xdac <__udivdi3+0x388>
     da4:	76 95       	lsr	r23
     da6:	67 95       	ror	r22
     da8:	57 95       	ror	r21
     daa:	47 95       	ror	r20
     dac:	0a 94       	dec	r0
     dae:	d2 f7       	brpl	.-12     	; 0xda4 <__udivdi3+0x380>
     db0:	fa 01       	movw	r30, r20
     db2:	e0 5a       	subi	r30, 0xA0	; 160
     db4:	ff 4f       	sbci	r31, 0xFF	; 255
     db6:	20 81       	ld	r18, Z
     db8:	ac 01       	movw	r20, r24
     dba:	bd 01       	movw	r22, r26
     dbc:	42 0f       	add	r20, r18
     dbe:	51 1d       	adc	r21, r1
     dc0:	61 1d       	adc	r22, r1
     dc2:	71 1d       	adc	r23, r1
     dc4:	80 e2       	ldi	r24, 0x20	; 32
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	a0 e0       	ldi	r26, 0x00	; 0
     dca:	b0 e0       	ldi	r27, 0x00	; 0
     dcc:	84 1b       	sub	r24, r20
     dce:	95 0b       	sbc	r25, r21
     dd0:	a6 0b       	sbc	r26, r22
     dd2:	b7 0b       	sbc	r27, r23
     dd4:	51 f4       	brne	.+20     	; 0xdea <__udivdi3+0x3c6>
     dd6:	c8 18       	sub	r12, r8
     dd8:	d9 08       	sbc	r13, r9
     dda:	ea 08       	sbc	r14, r10
     ddc:	fb 08       	sbc	r15, r11
     dde:	f1 e0       	ldi	r31, 0x01	; 1
     de0:	4f 2e       	mov	r4, r31
     de2:	51 2c       	mov	r5, r1
     de4:	61 2c       	mov	r6, r1
     de6:	71 2c       	mov	r7, r1
     de8:	24 c1       	rjmp	.+584    	; 0x1032 <__udivdi3+0x60e>
     dea:	08 2e       	mov	r0, r24
     dec:	04 c0       	rjmp	.+8      	; 0xdf6 <__udivdi3+0x3d2>
     dee:	88 0c       	add	r8, r8
     df0:	99 1c       	adc	r9, r9
     df2:	aa 1c       	adc	r10, r10
     df4:	bb 1c       	adc	r11, r11
     df6:	0a 94       	dec	r0
     df8:	d2 f7       	brpl	.-12     	; 0xdee <__udivdi3+0x3ca>
     dfa:	97 01       	movw	r18, r14
     dfc:	86 01       	movw	r16, r12
     dfe:	04 2e       	mov	r0, r20
     e00:	04 c0       	rjmp	.+8      	; 0xe0a <__udivdi3+0x3e6>
     e02:	36 95       	lsr	r19
     e04:	27 95       	ror	r18
     e06:	17 95       	ror	r17
     e08:	07 95       	ror	r16
     e0a:	0a 94       	dec	r0
     e0c:	d2 f7       	brpl	.-12     	; 0xe02 <__udivdi3+0x3de>
     e0e:	09 a3       	lds	r16, 0x59
     e10:	1a a3       	lds	r17, 0x5a
     e12:	2b a3       	lds	r18, 0x5b
     e14:	3c a3       	lds	r19, 0x5c
     e16:	97 01       	movw	r18, r14
     e18:	86 01       	movw	r16, r12
     e1a:	08 2e       	mov	r0, r24
     e1c:	04 c0       	rjmp	.+8      	; 0xe26 <__udivdi3+0x402>
     e1e:	00 0f       	add	r16, r16
     e20:	11 1f       	adc	r17, r17
     e22:	22 1f       	adc	r18, r18
     e24:	33 1f       	adc	r19, r19
     e26:	0a 94       	dec	r0
     e28:	d2 f7       	brpl	.-12     	; 0xe1e <__udivdi3+0x3fa>
     e2a:	0d 8f       	std	Y+29, r16	; 0x1d
     e2c:	1e 8f       	std	Y+30, r17	; 0x1e
     e2e:	2f 8f       	std	Y+31, r18	; 0x1f
     e30:	38 a3       	lds	r19, 0x58
     e32:	0d a1       	lds	r16, 0x4d
     e34:	1e a1       	lds	r17, 0x4e
     e36:	2f a1       	lds	r18, 0x4f
     e38:	38 a5       	lds	r19, 0x68
     e3a:	04 c0       	rjmp	.+8      	; 0xe44 <__udivdi3+0x420>
     e3c:	36 95       	lsr	r19
     e3e:	27 95       	ror	r18
     e40:	17 95       	ror	r17
     e42:	07 95       	ror	r16
     e44:	4a 95       	dec	r20
     e46:	d2 f7       	brpl	.-12     	; 0xe3c <__udivdi3+0x418>
     e48:	b9 01       	movw	r22, r18
     e4a:	a8 01       	movw	r20, r16
     e4c:	0d 8d       	ldd	r16, Y+29	; 0x1d
     e4e:	1e 8d       	ldd	r17, Y+30	; 0x1e
     e50:	2f 8d       	ldd	r18, Y+31	; 0x1f
     e52:	38 a1       	lds	r19, 0x48
     e54:	04 2b       	or	r16, r20
     e56:	15 2b       	or	r17, r21
     e58:	26 2b       	or	r18, r22
     e5a:	37 2b       	or	r19, r23
     e5c:	0d 8f       	std	Y+29, r16	; 0x1d
     e5e:	1e 8f       	std	Y+30, r17	; 0x1e
     e60:	2f 8f       	std	Y+31, r18	; 0x1f
     e62:	38 a3       	lds	r19, 0x58
     e64:	0d a1       	lds	r16, 0x4d
     e66:	1e a1       	lds	r17, 0x4e
     e68:	2f a1       	lds	r18, 0x4f
     e6a:	38 a5       	lds	r19, 0x68
     e6c:	04 c0       	rjmp	.+8      	; 0xe76 <__udivdi3+0x452>
     e6e:	00 0f       	add	r16, r16
     e70:	11 1f       	adc	r17, r17
     e72:	22 1f       	adc	r18, r18
     e74:	33 1f       	adc	r19, r19
     e76:	8a 95       	dec	r24
     e78:	d2 f7       	brpl	.-12     	; 0xe6e <__udivdi3+0x44a>
     e7a:	0d a3       	lds	r16, 0x5d
     e7c:	1e a3       	lds	r17, 0x5e
     e7e:	2f a3       	lds	r18, 0x5f
     e80:	38 a7       	lds	r19, 0x78
     e82:	25 01       	movw	r4, r10
     e84:	66 24       	eor	r6, r6
     e86:	77 24       	eor	r7, r7
     e88:	95 01       	movw	r18, r10
     e8a:	84 01       	movw	r16, r8
     e8c:	20 70       	andi	r18, 0x00	; 0
     e8e:	30 70       	andi	r19, 0x00	; 0
     e90:	09 a7       	lds	r16, 0x79
     e92:	1a a7       	lds	r17, 0x7a
     e94:	2b a7       	lds	r18, 0x7b
     e96:	3c a7       	lds	r19, 0x7c
     e98:	69 a1       	lds	r22, 0x49
     e9a:	7a a1       	lds	r23, 0x4a
     e9c:	8b a1       	lds	r24, 0x4b
     e9e:	9c a1       	lds	r25, 0x4c
     ea0:	a3 01       	movw	r20, r6
     ea2:	92 01       	movw	r18, r4
     ea4:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     ea8:	29 8f       	std	Y+25, r18	; 0x19
     eaa:	3a 8f       	std	Y+26, r19	; 0x1a
     eac:	4b 8f       	std	Y+27, r20	; 0x1b
     eae:	5c 8f       	std	Y+28, r21	; 0x1c
     eb0:	6b 01       	movw	r12, r22
     eb2:	7c 01       	movw	r14, r24
     eb4:	69 a1       	lds	r22, 0x49
     eb6:	7a a1       	lds	r23, 0x4a
     eb8:	8b a1       	lds	r24, 0x4b
     eba:	9c a1       	lds	r25, 0x4c
     ebc:	a3 01       	movw	r20, r6
     ebe:	92 01       	movw	r18, r4
     ec0:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     ec4:	ca 01       	movw	r24, r20
     ec6:	b9 01       	movw	r22, r18
     ec8:	29 a5       	lds	r18, 0x69
     eca:	3a a5       	lds	r19, 0x6a
     ecc:	4b a5       	lds	r20, 0x6b
     ece:	5c a5       	lds	r21, 0x6c
     ed0:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
     ed4:	ab 01       	movw	r20, r22
     ed6:	bc 01       	movw	r22, r24
     ed8:	76 01       	movw	r14, r12
     eda:	dd 24       	eor	r13, r13
     edc:	cc 24       	eor	r12, r12
     ede:	0d 8d       	ldd	r16, Y+29	; 0x1d
     ee0:	1e 8d       	ldd	r17, Y+30	; 0x1e
     ee2:	2f 8d       	ldd	r18, Y+31	; 0x1f
     ee4:	38 a1       	lds	r19, 0x48
     ee6:	c9 01       	movw	r24, r18
     ee8:	aa 27       	eor	r26, r26
     eea:	bb 27       	eor	r27, r27
     eec:	c8 2a       	or	r12, r24
     eee:	d9 2a       	or	r13, r25
     ef0:	ea 2a       	or	r14, r26
     ef2:	fb 2a       	or	r15, r27
     ef4:	09 8d       	ldd	r16, Y+25	; 0x19
     ef6:	1a 8d       	ldd	r17, Y+26	; 0x1a
     ef8:	2b 8d       	ldd	r18, Y+27	; 0x1b
     efa:	3c 8d       	ldd	r19, Y+28	; 0x1c
     efc:	c4 16       	cp	r12, r20
     efe:	d5 06       	cpc	r13, r21
     f00:	e6 06       	cpc	r14, r22
     f02:	f7 06       	cpc	r15, r23
     f04:	38 f5       	brcc	.+78     	; 0xf54 <__udivdi3+0x530>
     f06:	01 50       	subi	r16, 0x01	; 1
     f08:	10 40       	sbci	r17, 0x00	; 0
     f0a:	20 40       	sbci	r18, 0x00	; 0
     f0c:	30 40       	sbci	r19, 0x00	; 0
     f0e:	09 a3       	lds	r16, 0x59
     f10:	1a a3       	lds	r17, 0x5a
     f12:	2b a3       	lds	r18, 0x5b
     f14:	3c a3       	lds	r19, 0x5c
     f16:	c8 0c       	add	r12, r8
     f18:	d9 1c       	adc	r13, r9
     f1a:	ea 1c       	adc	r14, r10
     f1c:	fb 1c       	adc	r15, r11
     f1e:	c8 14       	cp	r12, r8
     f20:	d9 04       	cpc	r13, r9
     f22:	ea 04       	cpc	r14, r10
     f24:	fb 04       	cpc	r15, r11
     f26:	d0 f0       	brcs	.+52     	; 0xf5c <__udivdi3+0x538>
     f28:	c4 16       	cp	r12, r20
     f2a:	d5 06       	cpc	r13, r21
     f2c:	e6 06       	cpc	r14, r22
     f2e:	f7 06       	cpc	r15, r23
     f30:	a8 f4       	brcc	.+42     	; 0xf5c <__udivdi3+0x538>
     f32:	09 8d       	ldd	r16, Y+25	; 0x19
     f34:	1a 8d       	ldd	r17, Y+26	; 0x1a
     f36:	2b 8d       	ldd	r18, Y+27	; 0x1b
     f38:	3c 8d       	ldd	r19, Y+28	; 0x1c
     f3a:	02 50       	subi	r16, 0x02	; 2
     f3c:	10 40       	sbci	r17, 0x00	; 0
     f3e:	20 40       	sbci	r18, 0x00	; 0
     f40:	30 40       	sbci	r19, 0x00	; 0
     f42:	09 a3       	lds	r16, 0x59
     f44:	1a a3       	lds	r17, 0x5a
     f46:	2b a3       	lds	r18, 0x5b
     f48:	3c a3       	lds	r19, 0x5c
     f4a:	c8 0c       	add	r12, r8
     f4c:	d9 1c       	adc	r13, r9
     f4e:	ea 1c       	adc	r14, r10
     f50:	fb 1c       	adc	r15, r11
     f52:	04 c0       	rjmp	.+8      	; 0xf5c <__udivdi3+0x538>
     f54:	09 a3       	lds	r16, 0x59
     f56:	1a a3       	lds	r17, 0x5a
     f58:	2b a3       	lds	r18, 0x5b
     f5a:	3c a3       	lds	r19, 0x5c
     f5c:	c4 1a       	sub	r12, r20
     f5e:	d5 0a       	sbc	r13, r21
     f60:	e6 0a       	sbc	r14, r22
     f62:	f7 0a       	sbc	r15, r23
     f64:	c7 01       	movw	r24, r14
     f66:	b6 01       	movw	r22, r12
     f68:	a3 01       	movw	r20, r6
     f6a:	92 01       	movw	r18, r4
     f6c:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     f70:	29 8f       	std	Y+25, r18	; 0x19
     f72:	3a 8f       	std	Y+26, r19	; 0x1a
     f74:	4b 8f       	std	Y+27, r20	; 0x1b
     f76:	5c 8f       	std	Y+28, r21	; 0x1c
     f78:	6d a7       	lds	r22, 0x7d
     f7a:	7e a7       	lds	r23, 0x7e
     f7c:	8f a7       	lds	r24, 0x7f
     f7e:	98 ab       	sts	0x58, r25
     f80:	c7 01       	movw	r24, r14
     f82:	b6 01       	movw	r22, r12
     f84:	a3 01       	movw	r20, r6
     f86:	92 01       	movw	r18, r4
     f88:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
     f8c:	ca 01       	movw	r24, r20
     f8e:	b9 01       	movw	r22, r18
     f90:	29 a5       	lds	r18, 0x69
     f92:	3a a5       	lds	r19, 0x6a
     f94:	4b a5       	lds	r20, 0x6b
     f96:	5c a5       	lds	r21, 0x6c
     f98:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
     f9c:	8b 01       	movw	r16, r22
     f9e:	9c 01       	movw	r18, r24
     fa0:	4d a5       	lds	r20, 0x6d
     fa2:	5e a5       	lds	r21, 0x6e
     fa4:	6f a5       	lds	r22, 0x6f
     fa6:	78 a9       	sts	0x48, r23
     fa8:	da 01       	movw	r26, r20
     faa:	99 27       	eor	r25, r25
     fac:	88 27       	eor	r24, r24
     fae:	4d 8d       	ldd	r20, Y+29	; 0x1d
     fb0:	5e 8d       	ldd	r21, Y+30	; 0x1e
     fb2:	6f 8d       	ldd	r22, Y+31	; 0x1f
     fb4:	78 a1       	lds	r23, 0x48
     fb6:	60 70       	andi	r22, 0x00	; 0
     fb8:	70 70       	andi	r23, 0x00	; 0
     fba:	84 2b       	or	r24, r20
     fbc:	95 2b       	or	r25, r21
     fbe:	a6 2b       	or	r26, r22
     fc0:	b7 2b       	or	r27, r23
     fc2:	49 8d       	ldd	r20, Y+25	; 0x19
     fc4:	5a 8d       	ldd	r21, Y+26	; 0x1a
     fc6:	6b 8d       	ldd	r22, Y+27	; 0x1b
     fc8:	7c 8d       	ldd	r23, Y+28	; 0x1c
     fca:	80 17       	cp	r24, r16
     fcc:	91 07       	cpc	r25, r17
     fce:	a2 07       	cpc	r26, r18
     fd0:	b3 07       	cpc	r27, r19
     fd2:	f0 f4       	brcc	.+60     	; 0x1010 <__udivdi3+0x5ec>
     fd4:	41 50       	subi	r20, 0x01	; 1
     fd6:	50 40       	sbci	r21, 0x00	; 0
     fd8:	60 40       	sbci	r22, 0x00	; 0
     fda:	70 40       	sbci	r23, 0x00	; 0
     fdc:	88 0d       	add	r24, r8
     fde:	99 1d       	adc	r25, r9
     fe0:	aa 1d       	adc	r26, r10
     fe2:	bb 1d       	adc	r27, r11
     fe4:	88 15       	cp	r24, r8
     fe6:	99 05       	cpc	r25, r9
     fe8:	aa 05       	cpc	r26, r10
     fea:	bb 05       	cpc	r27, r11
     fec:	88 f0       	brcs	.+34     	; 0x1010 <__udivdi3+0x5ec>
     fee:	80 17       	cp	r24, r16
     ff0:	91 07       	cpc	r25, r17
     ff2:	a2 07       	cpc	r26, r18
     ff4:	b3 07       	cpc	r27, r19
     ff6:	60 f4       	brcc	.+24     	; 0x1010 <__udivdi3+0x5ec>
     ff8:	49 8d       	ldd	r20, Y+25	; 0x19
     ffa:	5a 8d       	ldd	r21, Y+26	; 0x1a
     ffc:	6b 8d       	ldd	r22, Y+27	; 0x1b
     ffe:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1000:	42 50       	subi	r20, 0x02	; 2
    1002:	50 40       	sbci	r21, 0x00	; 0
    1004:	60 40       	sbci	r22, 0x00	; 0
    1006:	70 40       	sbci	r23, 0x00	; 0
    1008:	88 0d       	add	r24, r8
    100a:	99 1d       	adc	r25, r9
    100c:	aa 1d       	adc	r26, r10
    100e:	bb 1d       	adc	r27, r11
    1010:	6c 01       	movw	r12, r24
    1012:	7d 01       	movw	r14, r26
    1014:	c0 1a       	sub	r12, r16
    1016:	d1 0a       	sbc	r13, r17
    1018:	e2 0a       	sbc	r14, r18
    101a:	f3 0a       	sbc	r15, r19
    101c:	09 a1       	lds	r16, 0x49
    101e:	1a a1       	lds	r17, 0x4a
    1020:	2b a1       	lds	r18, 0x4b
    1022:	3c a1       	lds	r19, 0x4c
    1024:	38 01       	movw	r6, r16
    1026:	55 24       	eor	r5, r5
    1028:	44 24       	eor	r4, r4
    102a:	44 2a       	or	r4, r20
    102c:	55 2a       	or	r5, r21
    102e:	66 2a       	or	r6, r22
    1030:	77 2a       	or	r7, r23
    1032:	85 01       	movw	r16, r10
    1034:	22 27       	eor	r18, r18
    1036:	33 27       	eor	r19, r19
    1038:	0d 8f       	std	Y+29, r16	; 0x1d
    103a:	1e 8f       	std	Y+30, r17	; 0x1e
    103c:	2f 8f       	std	Y+31, r18	; 0x1f
    103e:	38 a3       	lds	r19, 0x58
    1040:	95 01       	movw	r18, r10
    1042:	84 01       	movw	r16, r8
    1044:	20 70       	andi	r18, 0x00	; 0
    1046:	30 70       	andi	r19, 0x00	; 0
    1048:	09 a7       	lds	r16, 0x79
    104a:	1a a7       	lds	r17, 0x7a
    104c:	2b a7       	lds	r18, 0x7b
    104e:	3c a7       	lds	r19, 0x7c
    1050:	c7 01       	movw	r24, r14
    1052:	b6 01       	movw	r22, r12
    1054:	2d 8d       	ldd	r18, Y+29	; 0x1d
    1056:	3e 8d       	ldd	r19, Y+30	; 0x1e
    1058:	4f 8d       	ldd	r20, Y+31	; 0x1f
    105a:	58 a1       	lds	r21, 0x48
    105c:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    1060:	29 8f       	std	Y+25, r18	; 0x19
    1062:	3a 8f       	std	Y+26, r19	; 0x1a
    1064:	4b 8f       	std	Y+27, r20	; 0x1b
    1066:	5c 8f       	std	Y+28, r21	; 0x1c
    1068:	69 a3       	lds	r22, 0x59
    106a:	7a a3       	lds	r23, 0x5a
    106c:	8b a3       	lds	r24, 0x5b
    106e:	9c a3       	lds	r25, 0x5c
    1070:	c7 01       	movw	r24, r14
    1072:	b6 01       	movw	r22, r12
    1074:	2d 8d       	ldd	r18, Y+29	; 0x1d
    1076:	3e 8d       	ldd	r19, Y+30	; 0x1e
    1078:	4f 8d       	ldd	r20, Y+31	; 0x1f
    107a:	58 a1       	lds	r21, 0x48
    107c:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    1080:	ca 01       	movw	r24, r20
    1082:	b9 01       	movw	r22, r18
    1084:	29 a5       	lds	r18, 0x69
    1086:	3a a5       	lds	r19, 0x6a
    1088:	4b a5       	lds	r20, 0x6b
    108a:	5c a5       	lds	r21, 0x6c
    108c:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    1090:	ab 01       	movw	r20, r22
    1092:	bc 01       	movw	r22, r24
    1094:	09 a1       	lds	r16, 0x49
    1096:	1a a1       	lds	r17, 0x4a
    1098:	2b a1       	lds	r18, 0x4b
    109a:	3c a1       	lds	r19, 0x4c
    109c:	78 01       	movw	r14, r16
    109e:	dd 24       	eor	r13, r13
    10a0:	cc 24       	eor	r12, r12
    10a2:	0d a1       	lds	r16, 0x4d
    10a4:	1e a1       	lds	r17, 0x4e
    10a6:	2f a1       	lds	r18, 0x4f
    10a8:	38 a5       	lds	r19, 0x68
    10aa:	c9 01       	movw	r24, r18
    10ac:	aa 27       	eor	r26, r26
    10ae:	bb 27       	eor	r27, r27
    10b0:	c8 2a       	or	r12, r24
    10b2:	d9 2a       	or	r13, r25
    10b4:	ea 2a       	or	r14, r26
    10b6:	fb 2a       	or	r15, r27
    10b8:	09 8d       	ldd	r16, Y+25	; 0x19
    10ba:	1a 8d       	ldd	r17, Y+26	; 0x1a
    10bc:	2b 8d       	ldd	r18, Y+27	; 0x1b
    10be:	3c 8d       	ldd	r19, Y+28	; 0x1c
    10c0:	c4 16       	cp	r12, r20
    10c2:	d5 06       	cpc	r13, r21
    10c4:	e6 06       	cpc	r14, r22
    10c6:	f7 06       	cpc	r15, r23
    10c8:	38 f5       	brcc	.+78     	; 0x1118 <__udivdi3+0x6f4>
    10ca:	01 50       	subi	r16, 0x01	; 1
    10cc:	10 40       	sbci	r17, 0x00	; 0
    10ce:	20 40       	sbci	r18, 0x00	; 0
    10d0:	30 40       	sbci	r19, 0x00	; 0
    10d2:	09 a3       	lds	r16, 0x59
    10d4:	1a a3       	lds	r17, 0x5a
    10d6:	2b a3       	lds	r18, 0x5b
    10d8:	3c a3       	lds	r19, 0x5c
    10da:	c8 0c       	add	r12, r8
    10dc:	d9 1c       	adc	r13, r9
    10de:	ea 1c       	adc	r14, r10
    10e0:	fb 1c       	adc	r15, r11
    10e2:	c8 14       	cp	r12, r8
    10e4:	d9 04       	cpc	r13, r9
    10e6:	ea 04       	cpc	r14, r10
    10e8:	fb 04       	cpc	r15, r11
    10ea:	d0 f0       	brcs	.+52     	; 0x1120 <__udivdi3+0x6fc>
    10ec:	c4 16       	cp	r12, r20
    10ee:	d5 06       	cpc	r13, r21
    10f0:	e6 06       	cpc	r14, r22
    10f2:	f7 06       	cpc	r15, r23
    10f4:	a8 f4       	brcc	.+42     	; 0x1120 <__udivdi3+0x6fc>
    10f6:	09 8d       	ldd	r16, Y+25	; 0x19
    10f8:	1a 8d       	ldd	r17, Y+26	; 0x1a
    10fa:	2b 8d       	ldd	r18, Y+27	; 0x1b
    10fc:	3c 8d       	ldd	r19, Y+28	; 0x1c
    10fe:	02 50       	subi	r16, 0x02	; 2
    1100:	10 40       	sbci	r17, 0x00	; 0
    1102:	20 40       	sbci	r18, 0x00	; 0
    1104:	30 40       	sbci	r19, 0x00	; 0
    1106:	09 a3       	lds	r16, 0x59
    1108:	1a a3       	lds	r17, 0x5a
    110a:	2b a3       	lds	r18, 0x5b
    110c:	3c a3       	lds	r19, 0x5c
    110e:	c8 0c       	add	r12, r8
    1110:	d9 1c       	adc	r13, r9
    1112:	ea 1c       	adc	r14, r10
    1114:	fb 1c       	adc	r15, r11
    1116:	04 c0       	rjmp	.+8      	; 0x1120 <__udivdi3+0x6fc>
    1118:	09 a3       	lds	r16, 0x59
    111a:	1a a3       	lds	r17, 0x5a
    111c:	2b a3       	lds	r18, 0x5b
    111e:	3c a3       	lds	r19, 0x5c
    1120:	c4 1a       	sub	r12, r20
    1122:	d5 0a       	sbc	r13, r21
    1124:	e6 0a       	sbc	r14, r22
    1126:	f7 0a       	sbc	r15, r23
    1128:	c7 01       	movw	r24, r14
    112a:	b6 01       	movw	r22, r12
    112c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    112e:	3e 8d       	ldd	r19, Y+30	; 0x1e
    1130:	4f 8d       	ldd	r20, Y+31	; 0x1f
    1132:	58 a1       	lds	r21, 0x48
    1134:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    1138:	29 8f       	std	Y+25, r18	; 0x19
    113a:	3a 8f       	std	Y+26, r19	; 0x1a
    113c:	4b 8f       	std	Y+27, r20	; 0x1b
    113e:	5c 8f       	std	Y+28, r21	; 0x1c
    1140:	6d a7       	lds	r22, 0x7d
    1142:	7e a7       	lds	r23, 0x7e
    1144:	8f a7       	lds	r24, 0x7f
    1146:	98 ab       	sts	0x58, r25
    1148:	c7 01       	movw	r24, r14
    114a:	b6 01       	movw	r22, r12
    114c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    114e:	3e 8d       	ldd	r19, Y+30	; 0x1e
    1150:	4f 8d       	ldd	r20, Y+31	; 0x1f
    1152:	58 a1       	lds	r21, 0x48
    1154:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    1158:	ca 01       	movw	r24, r20
    115a:	b9 01       	movw	r22, r18
    115c:	29 a5       	lds	r18, 0x69
    115e:	3a a5       	lds	r19, 0x6a
    1160:	4b a5       	lds	r20, 0x6b
    1162:	5c a5       	lds	r21, 0x6c
    1164:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    1168:	8b 01       	movw	r16, r22
    116a:	9c 01       	movw	r18, r24
    116c:	4d a5       	lds	r20, 0x6d
    116e:	5e a5       	lds	r21, 0x6e
    1170:	6f a5       	lds	r22, 0x6f
    1172:	78 a9       	sts	0x48, r23
    1174:	da 01       	movw	r26, r20
    1176:	99 27       	eor	r25, r25
    1178:	88 27       	eor	r24, r24
    117a:	4d a1       	lds	r20, 0x4d
    117c:	5e a1       	lds	r21, 0x4e
    117e:	6f a1       	lds	r22, 0x4f
    1180:	78 a5       	lds	r23, 0x68
    1182:	60 70       	andi	r22, 0x00	; 0
    1184:	70 70       	andi	r23, 0x00	; 0
    1186:	84 2b       	or	r24, r20
    1188:	95 2b       	or	r25, r21
    118a:	a6 2b       	or	r26, r22
    118c:	b7 2b       	or	r27, r23
    118e:	49 8d       	ldd	r20, Y+25	; 0x19
    1190:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1192:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1194:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1196:	80 17       	cp	r24, r16
    1198:	91 07       	cpc	r25, r17
    119a:	a2 07       	cpc	r26, r18
    119c:	b3 07       	cpc	r27, r19
    119e:	d0 f4       	brcc	.+52     	; 0x11d4 <__udivdi3+0x7b0>
    11a0:	41 50       	subi	r20, 0x01	; 1
    11a2:	50 40       	sbci	r21, 0x00	; 0
    11a4:	60 40       	sbci	r22, 0x00	; 0
    11a6:	70 40       	sbci	r23, 0x00	; 0
    11a8:	88 0d       	add	r24, r8
    11aa:	99 1d       	adc	r25, r9
    11ac:	aa 1d       	adc	r26, r10
    11ae:	bb 1d       	adc	r27, r11
    11b0:	88 15       	cp	r24, r8
    11b2:	99 05       	cpc	r25, r9
    11b4:	aa 05       	cpc	r26, r10
    11b6:	bb 05       	cpc	r27, r11
    11b8:	68 f0       	brcs	.+26     	; 0x11d4 <__udivdi3+0x7b0>
    11ba:	80 17       	cp	r24, r16
    11bc:	91 07       	cpc	r25, r17
    11be:	a2 07       	cpc	r26, r18
    11c0:	b3 07       	cpc	r27, r19
    11c2:	40 f4       	brcc	.+16     	; 0x11d4 <__udivdi3+0x7b0>
    11c4:	49 8d       	ldd	r20, Y+25	; 0x19
    11c6:	5a 8d       	ldd	r21, Y+26	; 0x1a
    11c8:	6b 8d       	ldd	r22, Y+27	; 0x1b
    11ca:	7c 8d       	ldd	r23, Y+28	; 0x1c
    11cc:	42 50       	subi	r20, 0x02	; 2
    11ce:	50 40       	sbci	r21, 0x00	; 0
    11d0:	60 40       	sbci	r22, 0x00	; 0
    11d2:	70 40       	sbci	r23, 0x00	; 0
    11d4:	09 a1       	lds	r16, 0x49
    11d6:	1a a1       	lds	r17, 0x4a
    11d8:	2b a1       	lds	r18, 0x4b
    11da:	3c a1       	lds	r19, 0x4c
    11dc:	78 01       	movw	r14, r16
    11de:	dd 24       	eor	r13, r13
    11e0:	cc 24       	eor	r12, r12
    11e2:	c4 2a       	or	r12, r20
    11e4:	d5 2a       	or	r13, r21
    11e6:	e6 2a       	or	r14, r22
    11e8:	f7 2a       	or	r15, r23
    11ea:	46 c2       	rjmp	.+1164   	; 0x1678 <__udivdi3+0xc54>
    11ec:	c8 16       	cp	r12, r24
    11ee:	d9 06       	cpc	r13, r25
    11f0:	ea 06       	cpc	r14, r26
    11f2:	fb 06       	cpc	r15, r27
    11f4:	08 f4       	brcc	.+2      	; 0x11f8 <__udivdi3+0x7d4>
    11f6:	2d c2       	rjmp	.+1114   	; 0x1652 <__udivdi3+0xc2e>
    11f8:	80 30       	cpi	r24, 0x00	; 0
    11fa:	10 e0       	ldi	r17, 0x00	; 0
    11fc:	91 07       	cpc	r25, r17
    11fe:	11 e0       	ldi	r17, 0x01	; 1
    1200:	a1 07       	cpc	r26, r17
    1202:	10 e0       	ldi	r17, 0x00	; 0
    1204:	b1 07       	cpc	r27, r17
    1206:	50 f4       	brcc	.+20     	; 0x121c <__udivdi3+0x7f8>
    1208:	8f 3f       	cpi	r24, 0xFF	; 255
    120a:	91 05       	cpc	r25, r1
    120c:	a1 05       	cpc	r26, r1
    120e:	b1 05       	cpc	r27, r1
    1210:	09 f0       	breq	.+2      	; 0x1214 <__udivdi3+0x7f0>
    1212:	88 f4       	brcc	.+34     	; 0x1236 <__udivdi3+0x812>
    1214:	00 e0       	ldi	r16, 0x00	; 0
    1216:	10 e0       	ldi	r17, 0x00	; 0
    1218:	98 01       	movw	r18, r16
    121a:	16 c0       	rjmp	.+44     	; 0x1248 <__udivdi3+0x824>
    121c:	80 30       	cpi	r24, 0x00	; 0
    121e:	20 e0       	ldi	r18, 0x00	; 0
    1220:	92 07       	cpc	r25, r18
    1222:	20 e0       	ldi	r18, 0x00	; 0
    1224:	a2 07       	cpc	r26, r18
    1226:	21 e0       	ldi	r18, 0x01	; 1
    1228:	b2 07       	cpc	r27, r18
    122a:	50 f4       	brcc	.+20     	; 0x1240 <__udivdi3+0x81c>
    122c:	00 e1       	ldi	r16, 0x10	; 16
    122e:	10 e0       	ldi	r17, 0x00	; 0
    1230:	20 e0       	ldi	r18, 0x00	; 0
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	09 c0       	rjmp	.+18     	; 0x1248 <__udivdi3+0x824>
    1236:	08 e0       	ldi	r16, 0x08	; 8
    1238:	10 e0       	ldi	r17, 0x00	; 0
    123a:	20 e0       	ldi	r18, 0x00	; 0
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	04 c0       	rjmp	.+8      	; 0x1248 <__udivdi3+0x824>
    1240:	08 e1       	ldi	r16, 0x18	; 24
    1242:	10 e0       	ldi	r17, 0x00	; 0
    1244:	20 e0       	ldi	r18, 0x00	; 0
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	ac 01       	movw	r20, r24
    124a:	bd 01       	movw	r22, r26
    124c:	00 2e       	mov	r0, r16
    124e:	04 c0       	rjmp	.+8      	; 0x1258 <__udivdi3+0x834>
    1250:	76 95       	lsr	r23
    1252:	67 95       	ror	r22
    1254:	57 95       	ror	r21
    1256:	47 95       	ror	r20
    1258:	0a 94       	dec	r0
    125a:	d2 f7       	brpl	.-12     	; 0x1250 <__udivdi3+0x82c>
    125c:	fa 01       	movw	r30, r20
    125e:	e0 5a       	subi	r30, 0xA0	; 160
    1260:	ff 4f       	sbci	r31, 0xFF	; 255
    1262:	40 81       	ld	r20, Z
    1264:	04 0f       	add	r16, r20
    1266:	11 1d       	adc	r17, r1
    1268:	21 1d       	adc	r18, r1
    126a:	31 1d       	adc	r19, r1
    126c:	40 e2       	ldi	r20, 0x20	; 32
    126e:	50 e0       	ldi	r21, 0x00	; 0
    1270:	60 e0       	ldi	r22, 0x00	; 0
    1272:	70 e0       	ldi	r23, 0x00	; 0
    1274:	40 1b       	sub	r20, r16
    1276:	51 0b       	sbc	r21, r17
    1278:	62 0b       	sbc	r22, r18
    127a:	73 0b       	sbc	r23, r19
    127c:	a1 f4       	brne	.+40     	; 0x12a6 <__udivdi3+0x882>
    127e:	8c 15       	cp	r24, r12
    1280:	9d 05       	cpc	r25, r13
    1282:	ae 05       	cpc	r26, r14
    1284:	bf 05       	cpc	r27, r15
    1286:	08 f4       	brcc	.+2      	; 0x128a <__udivdi3+0x866>
    1288:	eb c1       	rjmp	.+982    	; 0x1660 <__udivdi3+0xc3c>
    128a:	0d a1       	lds	r16, 0x4d
    128c:	1e a1       	lds	r17, 0x4e
    128e:	2f a1       	lds	r18, 0x4f
    1290:	38 a5       	lds	r19, 0x68
    1292:	44 24       	eor	r4, r4
    1294:	55 24       	eor	r5, r5
    1296:	32 01       	movw	r6, r4
    1298:	08 15       	cp	r16, r8
    129a:	19 05       	cpc	r17, r9
    129c:	2a 05       	cpc	r18, r10
    129e:	3b 05       	cpc	r19, r11
    12a0:	08 f0       	brcs	.+2      	; 0x12a4 <__udivdi3+0x880>
    12a2:	e1 c1       	rjmp	.+962    	; 0x1666 <__udivdi3+0xc42>
    12a4:	d9 c1       	rjmp	.+946    	; 0x1658 <__udivdi3+0xc34>
    12a6:	34 2e       	mov	r3, r20
    12a8:	2c 01       	movw	r4, r24
    12aa:	3d 01       	movw	r6, r26
    12ac:	04 c0       	rjmp	.+8      	; 0x12b6 <__udivdi3+0x892>
    12ae:	44 0c       	add	r4, r4
    12b0:	55 1c       	adc	r5, r5
    12b2:	66 1c       	adc	r6, r6
    12b4:	77 1c       	adc	r7, r7
    12b6:	4a 95       	dec	r20
    12b8:	d2 f7       	brpl	.-12     	; 0x12ae <__udivdi3+0x88a>
    12ba:	d5 01       	movw	r26, r10
    12bc:	c4 01       	movw	r24, r8
    12be:	00 2e       	mov	r0, r16
    12c0:	04 c0       	rjmp	.+8      	; 0x12ca <__udivdi3+0x8a6>
    12c2:	b6 95       	lsr	r27
    12c4:	a7 95       	ror	r26
    12c6:	97 95       	ror	r25
    12c8:	87 95       	ror	r24
    12ca:	0a 94       	dec	r0
    12cc:	d2 f7       	brpl	.-12     	; 0x12c2 <__udivdi3+0x89e>
    12ce:	48 2a       	or	r4, r24
    12d0:	59 2a       	or	r5, r25
    12d2:	6a 2a       	or	r6, r26
    12d4:	7b 2a       	or	r7, r27
    12d6:	a5 01       	movw	r20, r10
    12d8:	94 01       	movw	r18, r8
    12da:	03 2c       	mov	r0, r3
    12dc:	04 c0       	rjmp	.+8      	; 0x12e6 <__udivdi3+0x8c2>
    12de:	22 0f       	add	r18, r18
    12e0:	33 1f       	adc	r19, r19
    12e2:	44 1f       	adc	r20, r20
    12e4:	55 1f       	adc	r21, r21
    12e6:	0a 94       	dec	r0
    12e8:	d2 f7       	brpl	.-12     	; 0x12de <__udivdi3+0x8ba>
    12ea:	29 a7       	lds	r18, 0x79
    12ec:	3a a7       	lds	r19, 0x7a
    12ee:	4b a7       	lds	r20, 0x7b
    12f0:	5c a7       	lds	r21, 0x7c
    12f2:	b7 01       	movw	r22, r14
    12f4:	a6 01       	movw	r20, r12
    12f6:	00 2e       	mov	r0, r16
    12f8:	04 c0       	rjmp	.+8      	; 0x1302 <__udivdi3+0x8de>
    12fa:	76 95       	lsr	r23
    12fc:	67 95       	ror	r22
    12fe:	57 95       	ror	r21
    1300:	47 95       	ror	r20
    1302:	0a 94       	dec	r0
    1304:	d2 f7       	brpl	.-12     	; 0x12fa <__udivdi3+0x8d6>
    1306:	49 a3       	lds	r20, 0x59
    1308:	5a a3       	lds	r21, 0x5a
    130a:	6b a3       	lds	r22, 0x5b
    130c:	7c a3       	lds	r23, 0x5c
    130e:	c7 01       	movw	r24, r14
    1310:	b6 01       	movw	r22, r12
    1312:	03 2c       	mov	r0, r3
    1314:	04 c0       	rjmp	.+8      	; 0x131e <__udivdi3+0x8fa>
    1316:	66 0f       	add	r22, r22
    1318:	77 1f       	adc	r23, r23
    131a:	88 1f       	adc	r24, r24
    131c:	99 1f       	adc	r25, r25
    131e:	0a 94       	dec	r0
    1320:	d2 f7       	brpl	.-12     	; 0x1316 <__udivdi3+0x8f2>
    1322:	6d 8f       	std	Y+29, r22	; 0x1d
    1324:	7e 8f       	std	Y+30, r23	; 0x1e
    1326:	8f 8f       	std	Y+31, r24	; 0x1f
    1328:	98 a3       	lds	r25, 0x58
    132a:	8d a1       	lds	r24, 0x4d
    132c:	9e a1       	lds	r25, 0x4e
    132e:	af a1       	lds	r26, 0x4f
    1330:	b8 a5       	lds	r27, 0x68
    1332:	04 c0       	rjmp	.+8      	; 0x133c <__udivdi3+0x918>
    1334:	b6 95       	lsr	r27
    1336:	a7 95       	ror	r26
    1338:	97 95       	ror	r25
    133a:	87 95       	ror	r24
    133c:	0a 95       	dec	r16
    133e:	d2 f7       	brpl	.-12     	; 0x1334 <__udivdi3+0x910>
    1340:	4d 8d       	ldd	r20, Y+29	; 0x1d
    1342:	5e 8d       	ldd	r21, Y+30	; 0x1e
    1344:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1346:	78 a1       	lds	r23, 0x48
    1348:	48 2b       	or	r20, r24
    134a:	59 2b       	or	r21, r25
    134c:	6a 2b       	or	r22, r26
    134e:	7b 2b       	or	r23, r27
    1350:	4d 8f       	std	Y+29, r20	; 0x1d
    1352:	5e 8f       	std	Y+30, r21	; 0x1e
    1354:	6f 8f       	std	Y+31, r22	; 0x1f
    1356:	78 a3       	lds	r23, 0x58
    1358:	43 01       	movw	r8, r6
    135a:	aa 24       	eor	r10, r10
    135c:	bb 24       	eor	r11, r11
    135e:	93 01       	movw	r18, r6
    1360:	82 01       	movw	r16, r4
    1362:	20 70       	andi	r18, 0x00	; 0
    1364:	30 70       	andi	r19, 0x00	; 0
    1366:	0d a7       	lds	r16, 0x7d
    1368:	1e a7       	lds	r17, 0x7e
    136a:	2f a7       	lds	r18, 0x7f
    136c:	38 ab       	sts	0x58, r19
    136e:	69 a1       	lds	r22, 0x49
    1370:	7a a1       	lds	r23, 0x4a
    1372:	8b a1       	lds	r24, 0x4b
    1374:	9c a1       	lds	r25, 0x4c
    1376:	a5 01       	movw	r20, r10
    1378:	94 01       	movw	r18, r8
    137a:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    137e:	29 8f       	std	Y+25, r18	; 0x19
    1380:	3a 8f       	std	Y+26, r19	; 0x1a
    1382:	4b 8f       	std	Y+27, r20	; 0x1b
    1384:	5c 8f       	std	Y+28, r21	; 0x1c
    1386:	6b 01       	movw	r12, r22
    1388:	7c 01       	movw	r14, r24
    138a:	69 a1       	lds	r22, 0x49
    138c:	7a a1       	lds	r23, 0x4a
    138e:	8b a1       	lds	r24, 0x4b
    1390:	9c a1       	lds	r25, 0x4c
    1392:	a5 01       	movw	r20, r10
    1394:	94 01       	movw	r18, r8
    1396:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    139a:	ca 01       	movw	r24, r20
    139c:	b9 01       	movw	r22, r18
    139e:	2d a5       	lds	r18, 0x6d
    13a0:	3e a5       	lds	r19, 0x6e
    13a2:	4f a5       	lds	r20, 0x6f
    13a4:	58 a9       	sts	0x48, r21
    13a6:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    13aa:	dc 01       	movw	r26, r24
    13ac:	cb 01       	movw	r24, r22
    13ae:	76 01       	movw	r14, r12
    13b0:	dd 24       	eor	r13, r13
    13b2:	cc 24       	eor	r12, r12
    13b4:	0d 8d       	ldd	r16, Y+29	; 0x1d
    13b6:	1e 8d       	ldd	r17, Y+30	; 0x1e
    13b8:	2f 8d       	ldd	r18, Y+31	; 0x1f
    13ba:	38 a1       	lds	r19, 0x48
    13bc:	a9 01       	movw	r20, r18
    13be:	66 27       	eor	r22, r22
    13c0:	77 27       	eor	r23, r23
    13c2:	c4 2a       	or	r12, r20
    13c4:	d5 2a       	or	r13, r21
    13c6:	e6 2a       	or	r14, r22
    13c8:	f7 2a       	or	r15, r23
    13ca:	09 8d       	ldd	r16, Y+25	; 0x19
    13cc:	1a 8d       	ldd	r17, Y+26	; 0x1a
    13ce:	2b 8d       	ldd	r18, Y+27	; 0x1b
    13d0:	3c 8d       	ldd	r19, Y+28	; 0x1c
    13d2:	c8 16       	cp	r12, r24
    13d4:	d9 06       	cpc	r13, r25
    13d6:	ea 06       	cpc	r14, r26
    13d8:	fb 06       	cpc	r15, r27
    13da:	38 f5       	brcc	.+78     	; 0x142a <__udivdi3+0xa06>
    13dc:	01 50       	subi	r16, 0x01	; 1
    13de:	10 40       	sbci	r17, 0x00	; 0
    13e0:	20 40       	sbci	r18, 0x00	; 0
    13e2:	30 40       	sbci	r19, 0x00	; 0
    13e4:	09 a3       	lds	r16, 0x59
    13e6:	1a a3       	lds	r17, 0x5a
    13e8:	2b a3       	lds	r18, 0x5b
    13ea:	3c a3       	lds	r19, 0x5c
    13ec:	c4 0c       	add	r12, r4
    13ee:	d5 1c       	adc	r13, r5
    13f0:	e6 1c       	adc	r14, r6
    13f2:	f7 1c       	adc	r15, r7
    13f4:	c4 14       	cp	r12, r4
    13f6:	d5 04       	cpc	r13, r5
    13f8:	e6 04       	cpc	r14, r6
    13fa:	f7 04       	cpc	r15, r7
    13fc:	d0 f0       	brcs	.+52     	; 0x1432 <__udivdi3+0xa0e>
    13fe:	c8 16       	cp	r12, r24
    1400:	d9 06       	cpc	r13, r25
    1402:	ea 06       	cpc	r14, r26
    1404:	fb 06       	cpc	r15, r27
    1406:	a8 f4       	brcc	.+42     	; 0x1432 <__udivdi3+0xa0e>
    1408:	09 8d       	ldd	r16, Y+25	; 0x19
    140a:	1a 8d       	ldd	r17, Y+26	; 0x1a
    140c:	2b 8d       	ldd	r18, Y+27	; 0x1b
    140e:	3c 8d       	ldd	r19, Y+28	; 0x1c
    1410:	02 50       	subi	r16, 0x02	; 2
    1412:	10 40       	sbci	r17, 0x00	; 0
    1414:	20 40       	sbci	r18, 0x00	; 0
    1416:	30 40       	sbci	r19, 0x00	; 0
    1418:	09 a3       	lds	r16, 0x59
    141a:	1a a3       	lds	r17, 0x5a
    141c:	2b a3       	lds	r18, 0x5b
    141e:	3c a3       	lds	r19, 0x5c
    1420:	c4 0c       	add	r12, r4
    1422:	d5 1c       	adc	r13, r5
    1424:	e6 1c       	adc	r14, r6
    1426:	f7 1c       	adc	r15, r7
    1428:	04 c0       	rjmp	.+8      	; 0x1432 <__udivdi3+0xa0e>
    142a:	09 a3       	lds	r16, 0x59
    142c:	1a a3       	lds	r17, 0x5a
    142e:	2b a3       	lds	r18, 0x5b
    1430:	3c a3       	lds	r19, 0x5c
    1432:	c8 1a       	sub	r12, r24
    1434:	d9 0a       	sbc	r13, r25
    1436:	ea 0a       	sbc	r14, r26
    1438:	fb 0a       	sbc	r15, r27
    143a:	c7 01       	movw	r24, r14
    143c:	b6 01       	movw	r22, r12
    143e:	a5 01       	movw	r20, r10
    1440:	94 01       	movw	r18, r8
    1442:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    1446:	29 8f       	std	Y+25, r18	; 0x19
    1448:	3a 8f       	std	Y+26, r19	; 0x1a
    144a:	4b 8f       	std	Y+27, r20	; 0x1b
    144c:	5c 8f       	std	Y+28, r21	; 0x1c
    144e:	69 ab       	sts	0x59, r22
    1450:	7a ab       	sts	0x5a, r23
    1452:	8b ab       	sts	0x5b, r24
    1454:	9c ab       	sts	0x5c, r25
    1456:	c7 01       	movw	r24, r14
    1458:	b6 01       	movw	r22, r12
    145a:	a5 01       	movw	r20, r10
    145c:	94 01       	movw	r18, r8
    145e:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <__udivmodsi4>
    1462:	ca 01       	movw	r24, r20
    1464:	b9 01       	movw	r22, r18
    1466:	2d a5       	lds	r18, 0x6d
    1468:	3e a5       	lds	r19, 0x6e
    146a:	4f a5       	lds	r20, 0x6f
    146c:	58 a9       	sts	0x48, r21
    146e:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    1472:	4b 01       	movw	r8, r22
    1474:	5c 01       	movw	r10, r24
    1476:	49 a9       	sts	0x49, r20
    1478:	5a a9       	sts	0x4a, r21
    147a:	6b a9       	sts	0x4b, r22
    147c:	7c a9       	sts	0x4c, r23
    147e:	9a 01       	movw	r18, r20
    1480:	11 27       	eor	r17, r17
    1482:	00 27       	eor	r16, r16
    1484:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1486:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1488:	af 8d       	ldd	r26, Y+31	; 0x1f
    148a:	b8 a1       	lds	r27, 0x48
    148c:	a0 70       	andi	r26, 0x00	; 0
    148e:	b0 70       	andi	r27, 0x00	; 0
    1490:	08 2b       	or	r16, r24
    1492:	19 2b       	or	r17, r25
    1494:	2a 2b       	or	r18, r26
    1496:	3b 2b       	or	r19, r27
    1498:	89 8d       	ldd	r24, Y+25	; 0x19
    149a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    149c:	ab 8d       	ldd	r26, Y+27	; 0x1b
    149e:	bc 8d       	ldd	r27, Y+28	; 0x1c
    14a0:	08 15       	cp	r16, r8
    14a2:	19 05       	cpc	r17, r9
    14a4:	2a 05       	cpc	r18, r10
    14a6:	3b 05       	cpc	r19, r11
    14a8:	e0 f4       	brcc	.+56     	; 0x14e2 <__udivdi3+0xabe>
    14aa:	01 97       	sbiw	r24, 0x01	; 1
    14ac:	a1 09       	sbc	r26, r1
    14ae:	b1 09       	sbc	r27, r1
    14b0:	04 0d       	add	r16, r4
    14b2:	15 1d       	adc	r17, r5
    14b4:	26 1d       	adc	r18, r6
    14b6:	37 1d       	adc	r19, r7
    14b8:	04 15       	cp	r16, r4
    14ba:	15 05       	cpc	r17, r5
    14bc:	26 05       	cpc	r18, r6
    14be:	37 05       	cpc	r19, r7
    14c0:	80 f0       	brcs	.+32     	; 0x14e2 <__udivdi3+0xabe>
    14c2:	08 15       	cp	r16, r8
    14c4:	19 05       	cpc	r17, r9
    14c6:	2a 05       	cpc	r18, r10
    14c8:	3b 05       	cpc	r19, r11
    14ca:	58 f4       	brcc	.+22     	; 0x14e2 <__udivdi3+0xabe>
    14cc:	89 8d       	ldd	r24, Y+25	; 0x19
    14ce:	9a 8d       	ldd	r25, Y+26	; 0x1a
    14d0:	ab 8d       	ldd	r26, Y+27	; 0x1b
    14d2:	bc 8d       	ldd	r27, Y+28	; 0x1c
    14d4:	02 97       	sbiw	r24, 0x02	; 2
    14d6:	a1 09       	sbc	r26, r1
    14d8:	b1 09       	sbc	r27, r1
    14da:	04 0d       	add	r16, r4
    14dc:	15 1d       	adc	r17, r5
    14de:	26 1d       	adc	r18, r6
    14e0:	37 1d       	adc	r19, r7
    14e2:	b9 01       	movw	r22, r18
    14e4:	a8 01       	movw	r20, r16
    14e6:	48 19       	sub	r20, r8
    14e8:	59 09       	sbc	r21, r9
    14ea:	6a 09       	sbc	r22, r10
    14ec:	7b 09       	sbc	r23, r11
    14ee:	4d 8f       	std	Y+29, r20	; 0x1d
    14f0:	5e 8f       	std	Y+30, r21	; 0x1e
    14f2:	6f 8f       	std	Y+31, r22	; 0x1f
    14f4:	78 a3       	lds	r23, 0x58
    14f6:	09 a1       	lds	r16, 0x49
    14f8:	1a a1       	lds	r17, 0x4a
    14fa:	2b a1       	lds	r18, 0x4b
    14fc:	3c a1       	lds	r19, 0x4c
    14fe:	78 01       	movw	r14, r16
    1500:	dd 24       	eor	r13, r13
    1502:	cc 24       	eor	r12, r12
    1504:	c8 2a       	or	r12, r24
    1506:	d9 2a       	or	r13, r25
    1508:	ea 2a       	or	r14, r26
    150a:	fb 2a       	or	r15, r27
    150c:	ff ef       	ldi	r31, 0xFF	; 255
    150e:	8f 2e       	mov	r8, r31
    1510:	ff ef       	ldi	r31, 0xFF	; 255
    1512:	9f 2e       	mov	r9, r31
    1514:	a1 2c       	mov	r10, r1
    1516:	b1 2c       	mov	r11, r1
    1518:	8c 20       	and	r8, r12
    151a:	9d 20       	and	r9, r13
    151c:	ae 20       	and	r10, r14
    151e:	bf 20       	and	r11, r15
    1520:	87 01       	movw	r16, r14
    1522:	22 27       	eor	r18, r18
    1524:	33 27       	eor	r19, r19
    1526:	09 8f       	std	Y+25, r16	; 0x19
    1528:	1a 8f       	std	Y+26, r17	; 0x1a
    152a:	2b 8f       	std	Y+27, r18	; 0x1b
    152c:	3c 8f       	std	Y+28, r19	; 0x1c
    152e:	49 a4       	lds	r20, 0xa9
    1530:	5a a4       	lds	r21, 0xaa
    1532:	6b a4       	lds	r22, 0xab
    1534:	7c a4       	lds	r23, 0xac
    1536:	2f ef       	ldi	r18, 0xFF	; 255
    1538:	3f ef       	ldi	r19, 0xFF	; 255
    153a:	40 e0       	ldi	r20, 0x00	; 0
    153c:	50 e0       	ldi	r21, 0x00	; 0
    153e:	42 22       	and	r4, r18
    1540:	53 22       	and	r5, r19
    1542:	64 22       	and	r6, r20
    1544:	75 22       	and	r7, r21
    1546:	29 a5       	lds	r18, 0x69
    1548:	3a a5       	lds	r19, 0x6a
    154a:	4b a5       	lds	r20, 0x6b
    154c:	5c a5       	lds	r21, 0x6c
    154e:	8a 01       	movw	r16, r20
    1550:	22 27       	eor	r18, r18
    1552:	33 27       	eor	r19, r19
    1554:	09 a3       	lds	r16, 0x59
    1556:	1a a3       	lds	r17, 0x5a
    1558:	2b a3       	lds	r18, 0x5b
    155a:	3c a3       	lds	r19, 0x5c
    155c:	c5 01       	movw	r24, r10
    155e:	b4 01       	movw	r22, r8
    1560:	a3 01       	movw	r20, r6
    1562:	92 01       	movw	r18, r4
    1564:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    1568:	69 a7       	lds	r22, 0x79
    156a:	7a a7       	lds	r23, 0x7a
    156c:	8b a7       	lds	r24, 0x7b
    156e:	9c a7       	lds	r25, 0x7c
    1570:	c5 01       	movw	r24, r10
    1572:	b4 01       	movw	r22, r8
    1574:	29 a1       	lds	r18, 0x49
    1576:	3a a1       	lds	r19, 0x4a
    1578:	4b a1       	lds	r20, 0x4b
    157a:	5c a1       	lds	r21, 0x4c
    157c:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    1580:	4b 01       	movw	r8, r22
    1582:	5c 01       	movw	r10, r24
    1584:	69 8d       	ldd	r22, Y+25	; 0x19
    1586:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1588:	8b 8d       	ldd	r24, Y+27	; 0x1b
    158a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    158c:	a3 01       	movw	r20, r6
    158e:	92 01       	movw	r18, r4
    1590:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    1594:	2b 01       	movw	r4, r22
    1596:	3c 01       	movw	r6, r24
    1598:	69 8d       	ldd	r22, Y+25	; 0x19
    159a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    159c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    159e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    15a0:	29 a1       	lds	r18, 0x49
    15a2:	3a a1       	lds	r19, 0x4a
    15a4:	4b a1       	lds	r20, 0x4b
    15a6:	5c a1       	lds	r21, 0x4c
    15a8:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsi3>
    15ac:	ab 01       	movw	r20, r22
    15ae:	bc 01       	movw	r22, r24
    15b0:	84 0c       	add	r8, r4
    15b2:	95 1c       	adc	r9, r5
    15b4:	a6 1c       	adc	r10, r6
    15b6:	b7 1c       	adc	r11, r7
    15b8:	09 a5       	lds	r16, 0x69
    15ba:	1a a5       	lds	r17, 0x6a
    15bc:	2b a5       	lds	r18, 0x6b
    15be:	3c a5       	lds	r19, 0x6c
    15c0:	c9 01       	movw	r24, r18
    15c2:	aa 27       	eor	r26, r26
    15c4:	bb 27       	eor	r27, r27
    15c6:	88 0e       	add	r8, r24
    15c8:	99 1e       	adc	r9, r25
    15ca:	aa 1e       	adc	r10, r26
    15cc:	bb 1e       	adc	r11, r27
    15ce:	84 14       	cp	r8, r4
    15d0:	95 04       	cpc	r9, r5
    15d2:	a6 04       	cpc	r10, r6
    15d4:	b7 04       	cpc	r11, r7
    15d6:	20 f4       	brcc	.+8      	; 0x15e0 <__udivdi3+0xbbc>
    15d8:	40 50       	subi	r20, 0x00	; 0
    15da:	50 40       	sbci	r21, 0x00	; 0
    15dc:	6f 4f       	sbci	r22, 0xFF	; 255
    15de:	7f 4f       	sbci	r23, 0xFF	; 255
    15e0:	c5 01       	movw	r24, r10
    15e2:	aa 27       	eor	r26, r26
    15e4:	bb 27       	eor	r27, r27
    15e6:	84 0f       	add	r24, r20
    15e8:	95 1f       	adc	r25, r21
    15ea:	a6 1f       	adc	r26, r22
    15ec:	b7 1f       	adc	r27, r23
    15ee:	0d 8d       	ldd	r16, Y+29	; 0x1d
    15f0:	1e 8d       	ldd	r17, Y+30	; 0x1e
    15f2:	2f 8d       	ldd	r18, Y+31	; 0x1f
    15f4:	38 a1       	lds	r19, 0x48
    15f6:	08 17       	cp	r16, r24
    15f8:	19 07       	cpc	r17, r25
    15fa:	2a 07       	cpc	r18, r26
    15fc:	3b 07       	cpc	r19, r27
    15fe:	18 f1       	brcs	.+70     	; 0x1646 <__udivdi3+0xc22>
    1600:	80 17       	cp	r24, r16
    1602:	91 07       	cpc	r25, r17
    1604:	a2 07       	cpc	r26, r18
    1606:	b3 07       	cpc	r27, r19
    1608:	a1 f5       	brne	.+104    	; 0x1672 <__udivdi3+0xc4e>
    160a:	54 01       	movw	r10, r8
    160c:	99 24       	eor	r9, r9
    160e:	88 24       	eor	r8, r8
    1610:	89 a5       	lds	r24, 0x69
    1612:	9a a5       	lds	r25, 0x6a
    1614:	ab a5       	lds	r26, 0x6b
    1616:	bc a5       	lds	r27, 0x6c
    1618:	a0 70       	andi	r26, 0x00	; 0
    161a:	b0 70       	andi	r27, 0x00	; 0
    161c:	88 0e       	add	r8, r24
    161e:	99 1e       	adc	r9, r25
    1620:	aa 1e       	adc	r10, r26
    1622:	bb 1e       	adc	r11, r27
    1624:	4d a1       	lds	r20, 0x4d
    1626:	5e a1       	lds	r21, 0x4e
    1628:	6f a1       	lds	r22, 0x4f
    162a:	78 a5       	lds	r23, 0x68
    162c:	03 2c       	mov	r0, r3
    162e:	04 c0       	rjmp	.+8      	; 0x1638 <__udivdi3+0xc14>
    1630:	44 0f       	add	r20, r20
    1632:	55 1f       	adc	r21, r21
    1634:	66 1f       	adc	r22, r22
    1636:	77 1f       	adc	r23, r23
    1638:	0a 94       	dec	r0
    163a:	d2 f7       	brpl	.-12     	; 0x1630 <__udivdi3+0xc0c>
    163c:	48 15       	cp	r20, r8
    163e:	59 05       	cpc	r21, r9
    1640:	6a 05       	cpc	r22, r10
    1642:	7b 05       	cpc	r23, r11
    1644:	b0 f4       	brcc	.+44     	; 0x1672 <__udivdi3+0xc4e>
    1646:	08 94       	sec
    1648:	c1 08       	sbc	r12, r1
    164a:	d1 08       	sbc	r13, r1
    164c:	e1 08       	sbc	r14, r1
    164e:	f1 08       	sbc	r15, r1
    1650:	10 c0       	rjmp	.+32     	; 0x1672 <__udivdi3+0xc4e>
    1652:	44 24       	eor	r4, r4
    1654:	55 24       	eor	r5, r5
    1656:	32 01       	movw	r6, r4
    1658:	cc 24       	eor	r12, r12
    165a:	dd 24       	eor	r13, r13
    165c:	76 01       	movw	r14, r12
    165e:	0c c0       	rjmp	.+24     	; 0x1678 <__udivdi3+0xc54>
    1660:	44 24       	eor	r4, r4
    1662:	55 24       	eor	r5, r5
    1664:	32 01       	movw	r6, r4
    1666:	81 e0       	ldi	r24, 0x01	; 1
    1668:	c8 2e       	mov	r12, r24
    166a:	d1 2c       	mov	r13, r1
    166c:	e1 2c       	mov	r14, r1
    166e:	f1 2c       	mov	r15, r1
    1670:	03 c0       	rjmp	.+6      	; 0x1678 <__udivdi3+0xc54>
    1672:	44 24       	eor	r4, r4
    1674:	55 24       	eor	r5, r5
    1676:	32 01       	movw	r6, r4
    1678:	fe 01       	movw	r30, r28
    167a:	31 96       	adiw	r30, 0x01	; 1
    167c:	88 e0       	ldi	r24, 0x08	; 8
    167e:	df 01       	movw	r26, r30
    1680:	1d 92       	st	X+, r1
    1682:	8a 95       	dec	r24
    1684:	e9 f7       	brne	.-6      	; 0x1680 <__udivdi3+0xc5c>
    1686:	c9 82       	std	Y+1, r12	; 0x01
    1688:	da 82       	std	Y+2, r13	; 0x02
    168a:	eb 82       	std	Y+3, r14	; 0x03
    168c:	fc 82       	std	Y+4, r15	; 0x04
    168e:	4d 82       	std	Y+5, r4	; 0x05
    1690:	5e 82       	std	Y+6, r5	; 0x06
    1692:	6f 82       	std	Y+7, r6	; 0x07
    1694:	78 86       	std	Y+8, r7	; 0x08
    1696:	2c 2d       	mov	r18, r12
    1698:	3a 81       	ldd	r19, Y+2	; 0x02
    169a:	4b 81       	ldd	r20, Y+3	; 0x03
    169c:	5c 81       	ldd	r21, Y+4	; 0x04
    169e:	64 2d       	mov	r22, r4
    16a0:	7e 81       	ldd	r23, Y+6	; 0x06
    16a2:	8f 81       	ldd	r24, Y+7	; 0x07
    16a4:	98 85       	ldd	r25, Y+8	; 0x08
    16a6:	e4 96       	adiw	r28, 0x34	; 52
    16a8:	e1 e1       	ldi	r30, 0x11	; 17
    16aa:	0c 94 3a 0d 	jmp	0x1a74	; 0x1a74 <__epilogue_restores__+0x2>

000016ae <__divsf3>:
    16ae:	0c d0       	rcall	.+24     	; 0x16c8 <__divsf3x>
    16b0:	e6 c0       	rjmp	.+460    	; 0x187e <__fp_round>
    16b2:	de d0       	rcall	.+444    	; 0x1870 <__fp_pscB>
    16b4:	40 f0       	brcs	.+16     	; 0x16c6 <__divsf3+0x18>
    16b6:	d5 d0       	rcall	.+426    	; 0x1862 <__fp_pscA>
    16b8:	30 f0       	brcs	.+12     	; 0x16c6 <__divsf3+0x18>
    16ba:	21 f4       	brne	.+8      	; 0x16c4 <__divsf3+0x16>
    16bc:	5f 3f       	cpi	r21, 0xFF	; 255
    16be:	19 f0       	breq	.+6      	; 0x16c6 <__divsf3+0x18>
    16c0:	c7 c0       	rjmp	.+398    	; 0x1850 <__fp_inf>
    16c2:	51 11       	cpse	r21, r1
    16c4:	10 c1       	rjmp	.+544    	; 0x18e6 <__fp_szero>
    16c6:	ca c0       	rjmp	.+404    	; 0x185c <__fp_nan>

000016c8 <__divsf3x>:
    16c8:	eb d0       	rcall	.+470    	; 0x18a0 <__fp_split3>
    16ca:	98 f3       	brcs	.-26     	; 0x16b2 <__divsf3+0x4>

000016cc <__divsf3_pse>:
    16cc:	99 23       	and	r25, r25
    16ce:	c9 f3       	breq	.-14     	; 0x16c2 <__divsf3+0x14>
    16d0:	55 23       	and	r21, r21
    16d2:	b1 f3       	breq	.-20     	; 0x16c0 <__divsf3+0x12>
    16d4:	95 1b       	sub	r25, r21
    16d6:	55 0b       	sbc	r21, r21
    16d8:	bb 27       	eor	r27, r27
    16da:	aa 27       	eor	r26, r26
    16dc:	62 17       	cp	r22, r18
    16de:	73 07       	cpc	r23, r19
    16e0:	84 07       	cpc	r24, r20
    16e2:	38 f0       	brcs	.+14     	; 0x16f2 <__divsf3_pse+0x26>
    16e4:	9f 5f       	subi	r25, 0xFF	; 255
    16e6:	5f 4f       	sbci	r21, 0xFF	; 255
    16e8:	22 0f       	add	r18, r18
    16ea:	33 1f       	adc	r19, r19
    16ec:	44 1f       	adc	r20, r20
    16ee:	aa 1f       	adc	r26, r26
    16f0:	a9 f3       	breq	.-22     	; 0x16dc <__divsf3_pse+0x10>
    16f2:	33 d0       	rcall	.+102    	; 0x175a <__divsf3_pse+0x8e>
    16f4:	0e 2e       	mov	r0, r30
    16f6:	3a f0       	brmi	.+14     	; 0x1706 <__divsf3_pse+0x3a>
    16f8:	e0 e8       	ldi	r30, 0x80	; 128
    16fa:	30 d0       	rcall	.+96     	; 0x175c <__divsf3_pse+0x90>
    16fc:	91 50       	subi	r25, 0x01	; 1
    16fe:	50 40       	sbci	r21, 0x00	; 0
    1700:	e6 95       	lsr	r30
    1702:	00 1c       	adc	r0, r0
    1704:	ca f7       	brpl	.-14     	; 0x16f8 <__divsf3_pse+0x2c>
    1706:	29 d0       	rcall	.+82     	; 0x175a <__divsf3_pse+0x8e>
    1708:	fe 2f       	mov	r31, r30
    170a:	27 d0       	rcall	.+78     	; 0x175a <__divsf3_pse+0x8e>
    170c:	66 0f       	add	r22, r22
    170e:	77 1f       	adc	r23, r23
    1710:	88 1f       	adc	r24, r24
    1712:	bb 1f       	adc	r27, r27
    1714:	26 17       	cp	r18, r22
    1716:	37 07       	cpc	r19, r23
    1718:	48 07       	cpc	r20, r24
    171a:	ab 07       	cpc	r26, r27
    171c:	b0 e8       	ldi	r27, 0x80	; 128
    171e:	09 f0       	breq	.+2      	; 0x1722 <__divsf3_pse+0x56>
    1720:	bb 0b       	sbc	r27, r27
    1722:	80 2d       	mov	r24, r0
    1724:	bf 01       	movw	r22, r30
    1726:	ff 27       	eor	r31, r31
    1728:	93 58       	subi	r25, 0x83	; 131
    172a:	5f 4f       	sbci	r21, 0xFF	; 255
    172c:	2a f0       	brmi	.+10     	; 0x1738 <__divsf3_pse+0x6c>
    172e:	9e 3f       	cpi	r25, 0xFE	; 254
    1730:	51 05       	cpc	r21, r1
    1732:	68 f0       	brcs	.+26     	; 0x174e <__divsf3_pse+0x82>
    1734:	8d c0       	rjmp	.+282    	; 0x1850 <__fp_inf>
    1736:	d7 c0       	rjmp	.+430    	; 0x18e6 <__fp_szero>
    1738:	5f 3f       	cpi	r21, 0xFF	; 255
    173a:	ec f3       	brlt	.-6      	; 0x1736 <__divsf3_pse+0x6a>
    173c:	98 3e       	cpi	r25, 0xE8	; 232
    173e:	dc f3       	brlt	.-10     	; 0x1736 <__divsf3_pse+0x6a>
    1740:	86 95       	lsr	r24
    1742:	77 95       	ror	r23
    1744:	67 95       	ror	r22
    1746:	b7 95       	ror	r27
    1748:	f7 95       	ror	r31
    174a:	9f 5f       	subi	r25, 0xFF	; 255
    174c:	c9 f7       	brne	.-14     	; 0x1740 <__divsf3_pse+0x74>
    174e:	88 0f       	add	r24, r24
    1750:	91 1d       	adc	r25, r1
    1752:	96 95       	lsr	r25
    1754:	87 95       	ror	r24
    1756:	97 f9       	bld	r25, 7
    1758:	08 95       	ret
    175a:	e1 e0       	ldi	r30, 0x01	; 1
    175c:	66 0f       	add	r22, r22
    175e:	77 1f       	adc	r23, r23
    1760:	88 1f       	adc	r24, r24
    1762:	bb 1f       	adc	r27, r27
    1764:	62 17       	cp	r22, r18
    1766:	73 07       	cpc	r23, r19
    1768:	84 07       	cpc	r24, r20
    176a:	ba 07       	cpc	r27, r26
    176c:	20 f0       	brcs	.+8      	; 0x1776 <__divsf3_pse+0xaa>
    176e:	62 1b       	sub	r22, r18
    1770:	73 0b       	sbc	r23, r19
    1772:	84 0b       	sbc	r24, r20
    1774:	ba 0b       	sbc	r27, r26
    1776:	ee 1f       	adc	r30, r30
    1778:	88 f7       	brcc	.-30     	; 0x175c <__divsf3_pse+0x90>
    177a:	e0 95       	com	r30
    177c:	08 95       	ret

0000177e <__fixunssfsi>:
    177e:	98 d0       	rcall	.+304    	; 0x18b0 <__fp_splitA>
    1780:	88 f0       	brcs	.+34     	; 0x17a4 <__fixunssfsi+0x26>
    1782:	9f 57       	subi	r25, 0x7F	; 127
    1784:	90 f0       	brcs	.+36     	; 0x17aa <__fixunssfsi+0x2c>
    1786:	b9 2f       	mov	r27, r25
    1788:	99 27       	eor	r25, r25
    178a:	b7 51       	subi	r27, 0x17	; 23
    178c:	a0 f0       	brcs	.+40     	; 0x17b6 <__fixunssfsi+0x38>
    178e:	d1 f0       	breq	.+52     	; 0x17c4 <__fixunssfsi+0x46>
    1790:	66 0f       	add	r22, r22
    1792:	77 1f       	adc	r23, r23
    1794:	88 1f       	adc	r24, r24
    1796:	99 1f       	adc	r25, r25
    1798:	1a f0       	brmi	.+6      	; 0x17a0 <__fixunssfsi+0x22>
    179a:	ba 95       	dec	r27
    179c:	c9 f7       	brne	.-14     	; 0x1790 <__fixunssfsi+0x12>
    179e:	12 c0       	rjmp	.+36     	; 0x17c4 <__fixunssfsi+0x46>
    17a0:	b1 30       	cpi	r27, 0x01	; 1
    17a2:	81 f0       	breq	.+32     	; 0x17c4 <__fixunssfsi+0x46>
    17a4:	9f d0       	rcall	.+318    	; 0x18e4 <__fp_zero>
    17a6:	b1 e0       	ldi	r27, 0x01	; 1
    17a8:	08 95       	ret
    17aa:	9c c0       	rjmp	.+312    	; 0x18e4 <__fp_zero>
    17ac:	67 2f       	mov	r22, r23
    17ae:	78 2f       	mov	r23, r24
    17b0:	88 27       	eor	r24, r24
    17b2:	b8 5f       	subi	r27, 0xF8	; 248
    17b4:	39 f0       	breq	.+14     	; 0x17c4 <__fixunssfsi+0x46>
    17b6:	b9 3f       	cpi	r27, 0xF9	; 249
    17b8:	cc f3       	brlt	.-14     	; 0x17ac <__fixunssfsi+0x2e>
    17ba:	86 95       	lsr	r24
    17bc:	77 95       	ror	r23
    17be:	67 95       	ror	r22
    17c0:	b3 95       	inc	r27
    17c2:	d9 f7       	brne	.-10     	; 0x17ba <__fixunssfsi+0x3c>
    17c4:	3e f4       	brtc	.+14     	; 0x17d4 <__fixunssfsi+0x56>
    17c6:	90 95       	com	r25
    17c8:	80 95       	com	r24
    17ca:	70 95       	com	r23
    17cc:	61 95       	neg	r22
    17ce:	7f 4f       	sbci	r23, 0xFF	; 255
    17d0:	8f 4f       	sbci	r24, 0xFF	; 255
    17d2:	9f 4f       	sbci	r25, 0xFF	; 255
    17d4:	08 95       	ret

000017d6 <__floatunsisf>:
    17d6:	e8 94       	clt
    17d8:	09 c0       	rjmp	.+18     	; 0x17ec <__floatsisf+0x12>

000017da <__floatsisf>:
    17da:	97 fb       	bst	r25, 7
    17dc:	3e f4       	brtc	.+14     	; 0x17ec <__floatsisf+0x12>
    17de:	90 95       	com	r25
    17e0:	80 95       	com	r24
    17e2:	70 95       	com	r23
    17e4:	61 95       	neg	r22
    17e6:	7f 4f       	sbci	r23, 0xFF	; 255
    17e8:	8f 4f       	sbci	r24, 0xFF	; 255
    17ea:	9f 4f       	sbci	r25, 0xFF	; 255
    17ec:	99 23       	and	r25, r25
    17ee:	a9 f0       	breq	.+42     	; 0x181a <__floatsisf+0x40>
    17f0:	f9 2f       	mov	r31, r25
    17f2:	96 e9       	ldi	r25, 0x96	; 150
    17f4:	bb 27       	eor	r27, r27
    17f6:	93 95       	inc	r25
    17f8:	f6 95       	lsr	r31
    17fa:	87 95       	ror	r24
    17fc:	77 95       	ror	r23
    17fe:	67 95       	ror	r22
    1800:	b7 95       	ror	r27
    1802:	f1 11       	cpse	r31, r1
    1804:	f8 cf       	rjmp	.-16     	; 0x17f6 <__floatsisf+0x1c>
    1806:	fa f4       	brpl	.+62     	; 0x1846 <__floatsisf+0x6c>
    1808:	bb 0f       	add	r27, r27
    180a:	11 f4       	brne	.+4      	; 0x1810 <__floatsisf+0x36>
    180c:	60 ff       	sbrs	r22, 0
    180e:	1b c0       	rjmp	.+54     	; 0x1846 <__floatsisf+0x6c>
    1810:	6f 5f       	subi	r22, 0xFF	; 255
    1812:	7f 4f       	sbci	r23, 0xFF	; 255
    1814:	8f 4f       	sbci	r24, 0xFF	; 255
    1816:	9f 4f       	sbci	r25, 0xFF	; 255
    1818:	16 c0       	rjmp	.+44     	; 0x1846 <__floatsisf+0x6c>
    181a:	88 23       	and	r24, r24
    181c:	11 f0       	breq	.+4      	; 0x1822 <__floatsisf+0x48>
    181e:	96 e9       	ldi	r25, 0x96	; 150
    1820:	11 c0       	rjmp	.+34     	; 0x1844 <__floatsisf+0x6a>
    1822:	77 23       	and	r23, r23
    1824:	21 f0       	breq	.+8      	; 0x182e <__floatsisf+0x54>
    1826:	9e e8       	ldi	r25, 0x8E	; 142
    1828:	87 2f       	mov	r24, r23
    182a:	76 2f       	mov	r23, r22
    182c:	05 c0       	rjmp	.+10     	; 0x1838 <__floatsisf+0x5e>
    182e:	66 23       	and	r22, r22
    1830:	71 f0       	breq	.+28     	; 0x184e <__floatsisf+0x74>
    1832:	96 e8       	ldi	r25, 0x86	; 134
    1834:	86 2f       	mov	r24, r22
    1836:	70 e0       	ldi	r23, 0x00	; 0
    1838:	60 e0       	ldi	r22, 0x00	; 0
    183a:	2a f0       	brmi	.+10     	; 0x1846 <__floatsisf+0x6c>
    183c:	9a 95       	dec	r25
    183e:	66 0f       	add	r22, r22
    1840:	77 1f       	adc	r23, r23
    1842:	88 1f       	adc	r24, r24
    1844:	da f7       	brpl	.-10     	; 0x183c <__floatsisf+0x62>
    1846:	88 0f       	add	r24, r24
    1848:	96 95       	lsr	r25
    184a:	87 95       	ror	r24
    184c:	97 f9       	bld	r25, 7
    184e:	08 95       	ret

00001850 <__fp_inf>:
    1850:	97 f9       	bld	r25, 7
    1852:	9f 67       	ori	r25, 0x7F	; 127
    1854:	80 e8       	ldi	r24, 0x80	; 128
    1856:	70 e0       	ldi	r23, 0x00	; 0
    1858:	60 e0       	ldi	r22, 0x00	; 0
    185a:	08 95       	ret

0000185c <__fp_nan>:
    185c:	9f ef       	ldi	r25, 0xFF	; 255
    185e:	80 ec       	ldi	r24, 0xC0	; 192
    1860:	08 95       	ret

00001862 <__fp_pscA>:
    1862:	00 24       	eor	r0, r0
    1864:	0a 94       	dec	r0
    1866:	16 16       	cp	r1, r22
    1868:	17 06       	cpc	r1, r23
    186a:	18 06       	cpc	r1, r24
    186c:	09 06       	cpc	r0, r25
    186e:	08 95       	ret

00001870 <__fp_pscB>:
    1870:	00 24       	eor	r0, r0
    1872:	0a 94       	dec	r0
    1874:	12 16       	cp	r1, r18
    1876:	13 06       	cpc	r1, r19
    1878:	14 06       	cpc	r1, r20
    187a:	05 06       	cpc	r0, r21
    187c:	08 95       	ret

0000187e <__fp_round>:
    187e:	09 2e       	mov	r0, r25
    1880:	03 94       	inc	r0
    1882:	00 0c       	add	r0, r0
    1884:	11 f4       	brne	.+4      	; 0x188a <__fp_round+0xc>
    1886:	88 23       	and	r24, r24
    1888:	52 f0       	brmi	.+20     	; 0x189e <__fp_round+0x20>
    188a:	bb 0f       	add	r27, r27
    188c:	40 f4       	brcc	.+16     	; 0x189e <__fp_round+0x20>
    188e:	bf 2b       	or	r27, r31
    1890:	11 f4       	brne	.+4      	; 0x1896 <__fp_round+0x18>
    1892:	60 ff       	sbrs	r22, 0
    1894:	04 c0       	rjmp	.+8      	; 0x189e <__fp_round+0x20>
    1896:	6f 5f       	subi	r22, 0xFF	; 255
    1898:	7f 4f       	sbci	r23, 0xFF	; 255
    189a:	8f 4f       	sbci	r24, 0xFF	; 255
    189c:	9f 4f       	sbci	r25, 0xFF	; 255
    189e:	08 95       	ret

000018a0 <__fp_split3>:
    18a0:	57 fd       	sbrc	r21, 7
    18a2:	90 58       	subi	r25, 0x80	; 128
    18a4:	44 0f       	add	r20, r20
    18a6:	55 1f       	adc	r21, r21
    18a8:	59 f0       	breq	.+22     	; 0x18c0 <__fp_splitA+0x10>
    18aa:	5f 3f       	cpi	r21, 0xFF	; 255
    18ac:	71 f0       	breq	.+28     	; 0x18ca <__fp_splitA+0x1a>
    18ae:	47 95       	ror	r20

000018b0 <__fp_splitA>:
    18b0:	88 0f       	add	r24, r24
    18b2:	97 fb       	bst	r25, 7
    18b4:	99 1f       	adc	r25, r25
    18b6:	61 f0       	breq	.+24     	; 0x18d0 <__fp_splitA+0x20>
    18b8:	9f 3f       	cpi	r25, 0xFF	; 255
    18ba:	79 f0       	breq	.+30     	; 0x18da <__fp_splitA+0x2a>
    18bc:	87 95       	ror	r24
    18be:	08 95       	ret
    18c0:	12 16       	cp	r1, r18
    18c2:	13 06       	cpc	r1, r19
    18c4:	14 06       	cpc	r1, r20
    18c6:	55 1f       	adc	r21, r21
    18c8:	f2 cf       	rjmp	.-28     	; 0x18ae <__fp_split3+0xe>
    18ca:	46 95       	lsr	r20
    18cc:	f1 df       	rcall	.-30     	; 0x18b0 <__fp_splitA>
    18ce:	08 c0       	rjmp	.+16     	; 0x18e0 <__fp_splitA+0x30>
    18d0:	16 16       	cp	r1, r22
    18d2:	17 06       	cpc	r1, r23
    18d4:	18 06       	cpc	r1, r24
    18d6:	99 1f       	adc	r25, r25
    18d8:	f1 cf       	rjmp	.-30     	; 0x18bc <__fp_splitA+0xc>
    18da:	86 95       	lsr	r24
    18dc:	71 05       	cpc	r23, r1
    18de:	61 05       	cpc	r22, r1
    18e0:	08 94       	sec
    18e2:	08 95       	ret

000018e4 <__fp_zero>:
    18e4:	e8 94       	clt

000018e6 <__fp_szero>:
    18e6:	bb 27       	eor	r27, r27
    18e8:	66 27       	eor	r22, r22
    18ea:	77 27       	eor	r23, r23
    18ec:	cb 01       	movw	r24, r22
    18ee:	97 f9       	bld	r25, 7
    18f0:	08 95       	ret

000018f2 <__mulsf3>:
    18f2:	0b d0       	rcall	.+22     	; 0x190a <__mulsf3x>
    18f4:	c4 cf       	rjmp	.-120    	; 0x187e <__fp_round>
    18f6:	b5 df       	rcall	.-150    	; 0x1862 <__fp_pscA>
    18f8:	28 f0       	brcs	.+10     	; 0x1904 <__mulsf3+0x12>
    18fa:	ba df       	rcall	.-140    	; 0x1870 <__fp_pscB>
    18fc:	18 f0       	brcs	.+6      	; 0x1904 <__mulsf3+0x12>
    18fe:	95 23       	and	r25, r21
    1900:	09 f0       	breq	.+2      	; 0x1904 <__mulsf3+0x12>
    1902:	a6 cf       	rjmp	.-180    	; 0x1850 <__fp_inf>
    1904:	ab cf       	rjmp	.-170    	; 0x185c <__fp_nan>
    1906:	11 24       	eor	r1, r1
    1908:	ee cf       	rjmp	.-36     	; 0x18e6 <__fp_szero>

0000190a <__mulsf3x>:
    190a:	ca df       	rcall	.-108    	; 0x18a0 <__fp_split3>
    190c:	a0 f3       	brcs	.-24     	; 0x18f6 <__mulsf3+0x4>

0000190e <__mulsf3_pse>:
    190e:	95 9f       	mul	r25, r21
    1910:	d1 f3       	breq	.-12     	; 0x1906 <__mulsf3+0x14>
    1912:	95 0f       	add	r25, r21
    1914:	50 e0       	ldi	r21, 0x00	; 0
    1916:	55 1f       	adc	r21, r21
    1918:	62 9f       	mul	r22, r18
    191a:	f0 01       	movw	r30, r0
    191c:	72 9f       	mul	r23, r18
    191e:	bb 27       	eor	r27, r27
    1920:	f0 0d       	add	r31, r0
    1922:	b1 1d       	adc	r27, r1
    1924:	63 9f       	mul	r22, r19
    1926:	aa 27       	eor	r26, r26
    1928:	f0 0d       	add	r31, r0
    192a:	b1 1d       	adc	r27, r1
    192c:	aa 1f       	adc	r26, r26
    192e:	64 9f       	mul	r22, r20
    1930:	66 27       	eor	r22, r22
    1932:	b0 0d       	add	r27, r0
    1934:	a1 1d       	adc	r26, r1
    1936:	66 1f       	adc	r22, r22
    1938:	82 9f       	mul	r24, r18
    193a:	22 27       	eor	r18, r18
    193c:	b0 0d       	add	r27, r0
    193e:	a1 1d       	adc	r26, r1
    1940:	62 1f       	adc	r22, r18
    1942:	73 9f       	mul	r23, r19
    1944:	b0 0d       	add	r27, r0
    1946:	a1 1d       	adc	r26, r1
    1948:	62 1f       	adc	r22, r18
    194a:	83 9f       	mul	r24, r19
    194c:	a0 0d       	add	r26, r0
    194e:	61 1d       	adc	r22, r1
    1950:	22 1f       	adc	r18, r18
    1952:	74 9f       	mul	r23, r20
    1954:	33 27       	eor	r19, r19
    1956:	a0 0d       	add	r26, r0
    1958:	61 1d       	adc	r22, r1
    195a:	23 1f       	adc	r18, r19
    195c:	84 9f       	mul	r24, r20
    195e:	60 0d       	add	r22, r0
    1960:	21 1d       	adc	r18, r1
    1962:	82 2f       	mov	r24, r18
    1964:	76 2f       	mov	r23, r22
    1966:	6a 2f       	mov	r22, r26
    1968:	11 24       	eor	r1, r1
    196a:	9f 57       	subi	r25, 0x7F	; 127
    196c:	50 40       	sbci	r21, 0x00	; 0
    196e:	8a f0       	brmi	.+34     	; 0x1992 <__mulsf3_pse+0x84>
    1970:	e1 f0       	breq	.+56     	; 0x19aa <__mulsf3_pse+0x9c>
    1972:	88 23       	and	r24, r24
    1974:	4a f0       	brmi	.+18     	; 0x1988 <__mulsf3_pse+0x7a>
    1976:	ee 0f       	add	r30, r30
    1978:	ff 1f       	adc	r31, r31
    197a:	bb 1f       	adc	r27, r27
    197c:	66 1f       	adc	r22, r22
    197e:	77 1f       	adc	r23, r23
    1980:	88 1f       	adc	r24, r24
    1982:	91 50       	subi	r25, 0x01	; 1
    1984:	50 40       	sbci	r21, 0x00	; 0
    1986:	a9 f7       	brne	.-22     	; 0x1972 <__mulsf3_pse+0x64>
    1988:	9e 3f       	cpi	r25, 0xFE	; 254
    198a:	51 05       	cpc	r21, r1
    198c:	70 f0       	brcs	.+28     	; 0x19aa <__mulsf3_pse+0x9c>
    198e:	60 cf       	rjmp	.-320    	; 0x1850 <__fp_inf>
    1990:	aa cf       	rjmp	.-172    	; 0x18e6 <__fp_szero>
    1992:	5f 3f       	cpi	r21, 0xFF	; 255
    1994:	ec f3       	brlt	.-6      	; 0x1990 <__mulsf3_pse+0x82>
    1996:	98 3e       	cpi	r25, 0xE8	; 232
    1998:	dc f3       	brlt	.-10     	; 0x1990 <__mulsf3_pse+0x82>
    199a:	86 95       	lsr	r24
    199c:	77 95       	ror	r23
    199e:	67 95       	ror	r22
    19a0:	b7 95       	ror	r27
    19a2:	f7 95       	ror	r31
    19a4:	e7 95       	ror	r30
    19a6:	9f 5f       	subi	r25, 0xFF	; 255
    19a8:	c1 f7       	brne	.-16     	; 0x199a <__mulsf3_pse+0x8c>
    19aa:	fe 2b       	or	r31, r30
    19ac:	88 0f       	add	r24, r24
    19ae:	91 1d       	adc	r25, r1
    19b0:	96 95       	lsr	r25
    19b2:	87 95       	ror	r24
    19b4:	97 f9       	bld	r25, 7
    19b6:	08 95       	ret

000019b8 <__mulsi3>:
    19b8:	62 9f       	mul	r22, r18
    19ba:	d0 01       	movw	r26, r0
    19bc:	73 9f       	mul	r23, r19
    19be:	f0 01       	movw	r30, r0
    19c0:	82 9f       	mul	r24, r18
    19c2:	e0 0d       	add	r30, r0
    19c4:	f1 1d       	adc	r31, r1
    19c6:	64 9f       	mul	r22, r20
    19c8:	e0 0d       	add	r30, r0
    19ca:	f1 1d       	adc	r31, r1
    19cc:	92 9f       	mul	r25, r18
    19ce:	f0 0d       	add	r31, r0
    19d0:	83 9f       	mul	r24, r19
    19d2:	f0 0d       	add	r31, r0
    19d4:	74 9f       	mul	r23, r20
    19d6:	f0 0d       	add	r31, r0
    19d8:	65 9f       	mul	r22, r21
    19da:	f0 0d       	add	r31, r0
    19dc:	99 27       	eor	r25, r25
    19de:	72 9f       	mul	r23, r18
    19e0:	b0 0d       	add	r27, r0
    19e2:	e1 1d       	adc	r30, r1
    19e4:	f9 1f       	adc	r31, r25
    19e6:	63 9f       	mul	r22, r19
    19e8:	b0 0d       	add	r27, r0
    19ea:	e1 1d       	adc	r30, r1
    19ec:	f9 1f       	adc	r31, r25
    19ee:	bd 01       	movw	r22, r26
    19f0:	cf 01       	movw	r24, r30
    19f2:	11 24       	eor	r1, r1
    19f4:	08 95       	ret

000019f6 <__udivmodsi4>:
    19f6:	a1 e2       	ldi	r26, 0x21	; 33
    19f8:	1a 2e       	mov	r1, r26
    19fa:	aa 1b       	sub	r26, r26
    19fc:	bb 1b       	sub	r27, r27
    19fe:	fd 01       	movw	r30, r26
    1a00:	0d c0       	rjmp	.+26     	; 0x1a1c <__udivmodsi4_ep>

00001a02 <__udivmodsi4_loop>:
    1a02:	aa 1f       	adc	r26, r26
    1a04:	bb 1f       	adc	r27, r27
    1a06:	ee 1f       	adc	r30, r30
    1a08:	ff 1f       	adc	r31, r31
    1a0a:	a2 17       	cp	r26, r18
    1a0c:	b3 07       	cpc	r27, r19
    1a0e:	e4 07       	cpc	r30, r20
    1a10:	f5 07       	cpc	r31, r21
    1a12:	20 f0       	brcs	.+8      	; 0x1a1c <__udivmodsi4_ep>
    1a14:	a2 1b       	sub	r26, r18
    1a16:	b3 0b       	sbc	r27, r19
    1a18:	e4 0b       	sbc	r30, r20
    1a1a:	f5 0b       	sbc	r31, r21

00001a1c <__udivmodsi4_ep>:
    1a1c:	66 1f       	adc	r22, r22
    1a1e:	77 1f       	adc	r23, r23
    1a20:	88 1f       	adc	r24, r24
    1a22:	99 1f       	adc	r25, r25
    1a24:	1a 94       	dec	r1
    1a26:	69 f7       	brne	.-38     	; 0x1a02 <__udivmodsi4_loop>
    1a28:	60 95       	com	r22
    1a2a:	70 95       	com	r23
    1a2c:	80 95       	com	r24
    1a2e:	90 95       	com	r25
    1a30:	9b 01       	movw	r18, r22
    1a32:	ac 01       	movw	r20, r24
    1a34:	bd 01       	movw	r22, r26
    1a36:	cf 01       	movw	r24, r30
    1a38:	08 95       	ret

00001a3a <__prologue_saves__>:
    1a3a:	2f 92       	push	r2
    1a3c:	3f 92       	push	r3
    1a3e:	4f 92       	push	r4
    1a40:	5f 92       	push	r5
    1a42:	6f 92       	push	r6
    1a44:	7f 92       	push	r7
    1a46:	8f 92       	push	r8
    1a48:	9f 92       	push	r9
    1a4a:	af 92       	push	r10
    1a4c:	bf 92       	push	r11
    1a4e:	cf 92       	push	r12
    1a50:	df 92       	push	r13
    1a52:	ef 92       	push	r14
    1a54:	ff 92       	push	r15
    1a56:	0f 93       	push	r16
    1a58:	1f 93       	push	r17
    1a5a:	cf 93       	push	r28
    1a5c:	df 93       	push	r29
    1a5e:	cd b7       	in	r28, 0x3d	; 61
    1a60:	de b7       	in	r29, 0x3e	; 62
    1a62:	ca 1b       	sub	r28, r26
    1a64:	db 0b       	sbc	r29, r27
    1a66:	0f b6       	in	r0, 0x3f	; 63
    1a68:	f8 94       	cli
    1a6a:	de bf       	out	0x3e, r29	; 62
    1a6c:	0f be       	out	0x3f, r0	; 63
    1a6e:	cd bf       	out	0x3d, r28	; 61
    1a70:	09 94       	ijmp

00001a72 <__epilogue_restores__>:
    1a72:	2a 88       	ldd	r2, Y+18	; 0x12
    1a74:	39 88       	ldd	r3, Y+17	; 0x11
    1a76:	48 88       	ldd	r4, Y+16	; 0x10
    1a78:	5f 84       	ldd	r5, Y+15	; 0x0f
    1a7a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1a7c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1a7e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1a80:	9b 84       	ldd	r9, Y+11	; 0x0b
    1a82:	aa 84       	ldd	r10, Y+10	; 0x0a
    1a84:	b9 84       	ldd	r11, Y+9	; 0x09
    1a86:	c8 84       	ldd	r12, Y+8	; 0x08
    1a88:	df 80       	ldd	r13, Y+7	; 0x07
    1a8a:	ee 80       	ldd	r14, Y+6	; 0x06
    1a8c:	fd 80       	ldd	r15, Y+5	; 0x05
    1a8e:	0c 81       	ldd	r16, Y+4	; 0x04
    1a90:	1b 81       	ldd	r17, Y+3	; 0x03
    1a92:	aa 81       	ldd	r26, Y+2	; 0x02
    1a94:	b9 81       	ldd	r27, Y+1	; 0x01
    1a96:	ce 0f       	add	r28, r30
    1a98:	d1 1d       	adc	r29, r1
    1a9a:	0f b6       	in	r0, 0x3f	; 63
    1a9c:	f8 94       	cli
    1a9e:	de bf       	out	0x3e, r29	; 62
    1aa0:	0f be       	out	0x3f, r0	; 63
    1aa2:	cd bf       	out	0x3d, r28	; 61
    1aa4:	ed 01       	movw	r28, r26
    1aa6:	08 95       	ret

00001aa8 <_exit>:
    1aa8:	f8 94       	cli

00001aaa <__stop_program>:
    1aaa:	ff cf       	rjmp	.-2      	; 0x1aaa <__stop_program>
