#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Nov 30 18:41:51 2018
# Process ID: 653329
# Current directory: /home/kristbp2/cs296-33fa18-secret
# Command line: vivado
# Log file: /home/kristbp2/cs296-33fa18-secret/vivado.log
# Journal file: /home/kristbp2/cs296-33fa18-secret/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.xpr}
remove_files -fileset constrs_1 /home/kristbp2/jzw2/FPGALab0/src/Basys3_Master.xdc
add_files -fileset constrs_1 -norecurse /home/kristbp2/cs296-33fa18-secret/src/Basys3_Master.xdc
remove_files -fileset blk_mem_gen_0 {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}
file delete -force {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/blk_mem_gen_0}
file delete -force {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/ip/blk_mem_gen_0} {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/sim_scripts/blk_mem_gen_0}
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name wave_memory
set_property -dict [list CONFIG.depth {2880} CONFIG.data_width {8} CONFIG.memory_type {dual_port_ram} CONFIG.input_options {non_registered} CONFIG.input_clock_enable {false} CONFIG.coefficient_file {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/sine_waveform.coe}] [get_ips wave_memory]
generate_target {instantiation_template} [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/wave_memory/wave_memory.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/wave_memory/wave_memory.xci}}]
export_ip_user_files -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/wave_memory/wave_memory.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/wave_memory/wave_memory.xci}}]
launch_run -jobs 2 wave_memory_synth_1
wait_on_run wave_memory_synth_1
export_simulation -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/wave_memory/wave_memory.xci}}] -directory {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/sim_scripts} -force -quiet
remove_files -fileset wave_memory {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/wave_memory/wave_memory.xci}}
file delete -force {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/wave_memory}
file delete -force {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/ip/wave_memory} {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/sim_scripts/wave_memory}
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name sine_wave_mem
set_property -dict [list CONFIG.depth {2880} CONFIG.data_width {8} CONFIG.memory_type {dual_port_ram} CONFIG.coefficient_file {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/sine_waveform.coe}] [get_ips sine_wave_mem]
generate_target {instantiation_template} [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci}}]
export_ip_user_files -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci}}]
launch_run -jobs 2 sine_wave_mem_synth_1
wait_on_run sine_wave_mem_synth_1
export_simulation -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci}}] -directory {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/sim_scripts} -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name offset_mem
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {23} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/sine_waveform_offsets.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips offset_mem]
generate_target {instantiation_template} [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/offset_mem/offset_mem.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/offset_mem/offset_mem.xci}}]
export_ip_user_files -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/offset_mem/offset_mem.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/offset_mem/offset_mem.xci}}]
launch_run -jobs 2 offset_mem_synth_1
wait_on_run offset_mem_synth_1
export_simulation -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/offset_mem/offset_mem.xci}}] -directory {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/sim_scripts} -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name lengths_mem
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {23} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/sine_waveform_lengths.coe} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips lengths_mem]
generate_target {instantiation_template} [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/lengths_mem/lengths_mem.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/lengths_mem/lengths_mem.xci}}]
export_ip_user_files -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/lengths_mem/lengths_mem.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/lengths_mem/lengths_mem.xci}}]
launch_run -jobs 2 lengths_mem_synth_1
wait_on_run lengths_mem_synth_1
export_simulation -of_objects [get_files {{/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/lengths_mem/lengths_mem.xci}}] -directory {/home/kristbp2/cs296-33fa18-secret/Our project/Our project.ip_user_files/sim_scripts} -force -quiet
