// Seed: 261585208
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  bufif0 primCall (id_1, id_2, id_3);
  module_2 modCall_1 ();
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output wor  id_3
);
  assign id_2 = id_3++;
  wire id_5;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
endmodule
module module_2 ();
  logic [7:0] id_1 = id_1[1 : 1];
  real id_3;
endmodule
module module_0 (
    id_1,
    module_3
);
  input wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
endmodule
