library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity muxALU is
    Port ( SEL : in  STD_LOGIC_VECTOR (1  downto 0);
           A   : in  STD_LOGIC_VECTOR (31 downto 0);
           B   : in  STD_LOGIC_VECTOR (31 downto 0);
           C   : in  STD_LOGIC_VECTOR (31 downto 0);
           D   : in  STD_LOGIC_VECTOR (31 downto 0);
			  

			  X   : out STD_LOGIC_VECTOR (31 downto 0)
	 );
end entity;

architecture behavioral of muxALU is
begin

	 process(A,B,C,D,SEL) is
		 begin
			case SEL is
				
				when "00" => X <= A;
				when "01" => X <= B;
				when "10" => X <= C;
				when "11" => X <= D;
				--when others => X <= "11111111111111111111111111111111";

				
			end case;
	end process;
end architecture;