// Seed: 1201975013
`define pp_4 0
`define pp_5 0
`define pp_6 0
`default_nettype id_3
`define pp_7 0
`timescale 1 ps / 1ps
`define pp_8 0
`define pp_9 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  type_7(
      1, id_1, 1
  );
  logic id_3;
  assign id_1 = id_3;
  logic id_5, id_6;
endmodule
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
localparam module_0 = id_1;
`define pp_21 0
`define pp_22 0
localparam id_23 = 1;
`define pp_24 0
`define pp_25 0
`timescale 1ps / 1 ps `default_nettype wire
`define pp_26 0
`define pp_27 0
`define pp_28 0
`define pp_29 0
`define pp_30 0
`define pp_31 0
`define pp_32 0
`define pp_33 0
`define pp_34 0
localparam id_35 = `pp_34 - `pp_31;
module module_1 (
    input logic id_0,
    input logic id_1
);
  logic id_4;
  logic id_5 = 1;
  type_12(
      1'h0, id_1
  );
  logic id_6;
  type_14 id_7 (
      .id_0(1),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_6),
      .id_4((id_4)),
      .id_5(1),
      .id_6(id_4),
      .id_7(id_1),
      .id_8({1, 1, (1)}),
      .id_9(1 + id_1)
  );
endmodule
`default_nettype id_36
