#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000226dfd9c7c0 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v00000226dfdf5640_0 .var "CLK", 0 0;
v00000226dfdf60e0_0 .var "INSTRUCTION", 31 0;
v00000226dfdf6900_0 .net "PC", 31 0, v00000226dfdf2da0_0;  1 drivers
v00000226dfdf5280_0 .var "RESET", 0 0;
v00000226dfdf6360_0 .var/i "i", 31 0;
E_00000226dfd9a2c0 .event anyedge, v00000226dfdf2da0_0;
S_00000226dfd9cbe0 .scope module, "mycpu" "cpu" 2 15, 3 147 0, S_00000226dfd9c7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000226dfdf2f80_0 .net "ALUOP", 2 0, v00000226dfd9d270_0;  1 drivers
v00000226dfdf23a0_0 .net "ALURESULT", 7 0, v00000226dfd9d130_0;  1 drivers
v00000226dfdf2800_0 .net "CLK", 0 0, v00000226dfdf5640_0;  1 drivers
v00000226dfdf3520_0 .net "IMMIDIATE", 7 0, v00000226dfdf2e40_0;  1 drivers
v00000226dfdf2b20_0 .net "IMMIDIATE_SELECT", 0 0, v00000226dfd9d310_0;  1 drivers
v00000226dfdf30c0_0 .net "IMMIDIATE_SELECTED", 7 0, v00000226dfd9cf50_0;  1 drivers
v00000226dfdf35c0_0 .net "INSTRUCTION", 31 0, v00000226dfdf60e0_0;  1 drivers
v00000226dfdf3660_0 .net "OPCODE", 7 0, v00000226dfdf2d00_0;  1 drivers
v00000226dfdf3d40_0 .net "PCOUT", 31 0, v00000226dfdf2da0_0;  alias, 1 drivers
v00000226dfdf3de0_0 .net "READREG1", 2 0, v00000226dfdf24e0_0;  1 drivers
v00000226dfdf3e80_0 .net "READREG2", 2 0, v00000226dfdf3160_0;  1 drivers
v00000226dfdf29e0_0 .net "REGOUT1", 7 0, L_00000226dfd98f50;  1 drivers
v00000226dfdf2bc0_0 .net "REGOUT2", 7 0, L_00000226dfd99030;  1 drivers
v00000226dfdf3840_0 .net "RESET", 0 0, v00000226dfdf5280_0;  1 drivers
v00000226dfdf38e0_0 .net "TWOS_COMP", 7 0, v00000226dfdf28a0_0;  1 drivers
v00000226dfdf62c0_0 .net "TWOS_COMP_SELECT", 0 0, v00000226dfdf3020_0;  1 drivers
v00000226dfdf50a0_0 .net "TWOS_COMP_SELECTED", 7 0, v00000226dfdf3480_0;  1 drivers
v00000226dfdf65e0_0 .net "WRITEENABLE", 0 0, v00000226dfdf3c00_0;  1 drivers
v00000226dfdf5320_0 .net "WRITEREG", 2 0, v00000226dfdf3980_0;  1 drivers
S_00000226dfd9cd70 .scope module, "alu" "alu" 3 188, 4 47 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000226dfd9dd10_0 .net "ADD_RESULT", 7 0, v00000226dfd9dbd0_0;  1 drivers
v00000226dfd9d9f0_0 .net "AND_RESULT", 7 0, L_00000226dfd99490;  1 drivers
v00000226dfd9d8b0_0 .net "DATA1", 7 0, L_00000226dfd98f50;  alias, 1 drivers
v00000226dfd9d590_0 .net "DATA2", 7 0, v00000226dfd9cf50_0;  alias, 1 drivers
v00000226dfd9cff0_0 .net "MOV_RESULT", 7 0, L_00000226dfd989a0;  1 drivers
v00000226dfd9d950_0 .net "OR_RESULT", 7 0, L_00000226dfd98ee0;  1 drivers
v00000226dfd9d130_0 .var "RESULT", 7 0;
v00000226dfd9da90_0 .net "SELECT", 2 0, v00000226dfd9d270_0;  alias, 1 drivers
E_00000226dfd9a000/0 .event anyedge, v00000226dfd9da90_0, v00000226dfd9d4f0_0, v00000226dfd9dbd0_0, v00000226dfd9d3b0_0;
E_00000226dfd9a000/1 .event anyedge, v00000226dfd9d1d0_0;
E_00000226dfd9a000 .event/or E_00000226dfd9a000/0, E_00000226dfd9a000/1;
S_00000226dfd74ac0 .scope module, "add1" "add_module" 4 61, 4 13 0, S_00000226dfd9cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000226dfd9d450_0 .net "DATA1", 7 0, L_00000226dfd98f50;  alias, 1 drivers
v00000226dfd9dc70_0 .net "DATA2", 7 0, v00000226dfd9cf50_0;  alias, 1 drivers
v00000226dfd9dbd0_0 .var "RESULT", 7 0;
E_00000226dfd99bc0 .event anyedge, v00000226dfd9dc70_0, v00000226dfd9d450_0;
S_00000226dfd74c50 .scope module, "and1" "and_module" 4 62, 4 28 0, S_00000226dfd9cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000226dfd99490 .functor AND 8, L_00000226dfd98f50, v00000226dfd9cf50_0, C4<11111111>, C4<11111111>;
v00000226dfd9d770_0 .net "DATA1", 7 0, L_00000226dfd98f50;  alias, 1 drivers
v00000226dfd9d810_0 .net "DATA2", 7 0, v00000226dfd9cf50_0;  alias, 1 drivers
v00000226dfd9d3b0_0 .net "RESULT", 7 0, L_00000226dfd99490;  alias, 1 drivers
S_00000226dfd782c0 .scope module, "mov1" "mov_module" 4 60, 4 5 0, S_00000226dfd9cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000226dfd989a0 .functor BUFZ 8, v00000226dfd9cf50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000226dfd9d630_0 .net "DATA2", 7 0, v00000226dfd9cf50_0;  alias, 1 drivers
v00000226dfd9d4f0_0 .net "RESULT", 7 0, L_00000226dfd989a0;  alias, 1 drivers
S_00000226dfd78450 .scope module, "or1" "or_module" 4 63, 4 37 0, S_00000226dfd9cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000226dfd98ee0 .functor OR 8, L_00000226dfd98f50, v00000226dfd9cf50_0, C4<00000000>, C4<00000000>;
v00000226dfd9d6d0_0 .net "DATA1", 7 0, L_00000226dfd98f50;  alias, 1 drivers
v00000226dfd9db30_0 .net "DATA2", 7 0, v00000226dfd9cf50_0;  alias, 1 drivers
v00000226dfd9d1d0_0 .net "RESULT", 7 0, L_00000226dfd98ee0;  alias, 1 drivers
S_00000226dfd1e0c0 .scope module, "alu_immidiate_mux" "mux_module" 3 187, 3 24 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000226dfd9ddb0_0 .net "DATA1", 7 0, v00000226dfdf3480_0;  alias, 1 drivers
v00000226dfd9de50_0 .net "DATA2", 7 0, v00000226dfdf2e40_0;  alias, 1 drivers
v00000226dfd9cf50_0 .var "RESULT", 7 0;
v00000226dfd9d090_0 .net "SELECT", 0 0, v00000226dfd9d310_0;  alias, 1 drivers
E_00000226dfd9a500 .event anyedge, v00000226dfd9d090_0, v00000226dfd9de50_0, v00000226dfd9ddb0_0;
S_00000226dfd1e250 .scope module, "control_unit" "control_unit" 3 182, 3 90 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v00000226dfd9d270_0 .var "ALU_OP", 2 0;
v00000226dfd9d310_0 .var "ALU_SRC", 0 0;
v00000226dfdf2940_0 .net "OPCODE", 7 0, v00000226dfdf2d00_0;  alias, 1 drivers
v00000226dfdf3c00_0 .var "REG_WRITE", 0 0;
v00000226dfdf3020_0 .var "TWOS_COMP", 0 0;
E_00000226dfd9a080 .event anyedge, v00000226dfdf2940_0;
S_00000226dfd73a70 .scope module, "instruction_decoder" "instruction_decoder" 3 181, 3 71 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
v00000226dfdf2e40_0 .var "IMMIDIATE", 7 0;
v00000226dfdf3200_0 .net "INSTRUCTION", 31 0, v00000226dfdf60e0_0;  alias, 1 drivers
v00000226dfdf2d00_0 .var "OPCODE", 7 0;
v00000226dfdf24e0_0 .var "REGISTER_1", 2 0;
v00000226dfdf3160_0 .var "REGISTER_2", 2 0;
v00000226dfdf3980_0 .var "REGISTER_DEST", 2 0;
E_00000226dfd99880 .event anyedge, v00000226dfdf3200_0;
S_00000226dfd73c00 .scope module, "pc" "programme_counter" 3 180, 3 47 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v00000226dfdf33e0_0 .net "CLK", 0 0, v00000226dfdf5640_0;  alias, 1 drivers
v00000226dfdf3700_0 .net "RESET", 0 0, v00000226dfdf5280_0;  alias, 1 drivers
v00000226dfdf2da0_0 .var "RESULT", 31 0;
E_00000226dfd9a380 .event posedge, v00000226dfdf33e0_0;
S_00000226dfd7a310 .scope module, "reg_file" "reg_file" 3 184, 5 4 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000226dfd98f50/d .functor BUFZ 8, L_00000226dfdf53c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000226dfd98f50 .delay 8 (2,2,2) L_00000226dfd98f50/d;
L_00000226dfd99030/d .functor BUFZ 8, L_00000226dfdf6400, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000226dfd99030 .delay 8 (2,2,2) L_00000226dfd99030/d;
v00000226dfdf3ac0_0 .net "CLK", 0 0, v00000226dfdf5640_0;  alias, 1 drivers
v00000226dfdf37a0_0 .net "IN", 7 0, v00000226dfd9d130_0;  alias, 1 drivers
v00000226dfdf2120_0 .net "INADDRESS", 2 0, v00000226dfdf3980_0;  alias, 1 drivers
v00000226dfdf3f20_0 .net "OUT1", 7 0, L_00000226dfd98f50;  alias, 1 drivers
v00000226dfdf2c60_0 .net "OUT1ADDRESS", 2 0, v00000226dfdf24e0_0;  alias, 1 drivers
v00000226dfdf3a20_0 .net "OUT2", 7 0, L_00000226dfd99030;  alias, 1 drivers
v00000226dfdf2a80_0 .net "OUT2ADDRESS", 2 0, v00000226dfdf3160_0;  alias, 1 drivers
v00000226dfdf2620_0 .net "RESET", 0 0, v00000226dfdf5280_0;  alias, 1 drivers
v00000226dfdf2300_0 .net "WRITE", 0 0, v00000226dfdf3c00_0;  alias, 1 drivers
v00000226dfdf2580_0 .net *"_ivl_0", 7 0, L_00000226dfdf53c0;  1 drivers
v00000226dfdf2080_0 .net *"_ivl_10", 4 0, L_00000226dfdf67c0;  1 drivers
L_00000226dfe200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226dfdf26c0_0 .net *"_ivl_13", 1 0, L_00000226dfe200d0;  1 drivers
v00000226dfdf32a0_0 .net *"_ivl_2", 4 0, L_00000226dfdf6180;  1 drivers
L_00000226dfe20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226dfdf3b60_0 .net *"_ivl_5", 1 0, L_00000226dfe20088;  1 drivers
v00000226dfdf21c0_0 .net *"_ivl_8", 7 0, L_00000226dfdf6400;  1 drivers
v00000226dfdf2260 .array "registers", 0 7, 7 0;
L_00000226dfdf53c0 .array/port v00000226dfdf2260, L_00000226dfdf6180;
L_00000226dfdf6180 .concat [ 3 2 0 0], v00000226dfdf24e0_0, L_00000226dfe20088;
L_00000226dfdf6400 .array/port v00000226dfdf2260, L_00000226dfdf67c0;
L_00000226dfdf67c0 .concat [ 3 2 0 0], v00000226dfdf3160_0, L_00000226dfe200d0;
S_00000226dfd7a4a0 .scope module, "twos_complement_mux" "mux_module" 3 186, 3 24 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000226dfdf3ca0_0 .net "DATA1", 7 0, L_00000226dfd99030;  alias, 1 drivers
v00000226dfdf2760_0 .net "DATA2", 7 0, v00000226dfdf28a0_0;  alias, 1 drivers
v00000226dfdf3480_0 .var "RESULT", 7 0;
v00000226dfdf2ee0_0 .net "SELECT", 0 0, v00000226dfdf3020_0;  alias, 1 drivers
E_00000226dfd99c40 .event anyedge, v00000226dfdf3020_0, v00000226dfdf2760_0, v00000226dfdf3a20_0;
S_00000226dfd84c00 .scope module, "twoscomp" "twos_complement" 3 185, 3 36 0, S_00000226dfd9cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v00000226dfdf2440_0 .net "DATA", 7 0, L_00000226dfd99030;  alias, 1 drivers
v00000226dfdf28a0_0 .var "RESULT", 7 0;
E_00000226dfd9a0c0 .event anyedge, v00000226dfdf3a20_0;
    .scope S_00000226dfd73c00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226dfdf2da0_0, 0;
    %end;
    .thread T_0;
    .scope S_00000226dfd73c00;
T_1 ;
    %wait E_00000226dfd9a380;
    %delay 1, 0;
    %load/vec4 v00000226dfdf3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226dfdf2da0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000226dfdf2da0_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000226dfdf2da0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000226dfd73a70;
T_2 ;
    %wait E_00000226dfd99880;
    %delay 1, 0;
    %load/vec4 v00000226dfdf3200_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v00000226dfdf2d00_0, 0, 8;
    %load/vec4 v00000226dfdf3200_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v00000226dfdf24e0_0, 0, 3;
    %load/vec4 v00000226dfdf3200_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v00000226dfdf3160_0, 0, 3;
    %load/vec4 v00000226dfdf3200_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v00000226dfdf3980_0, 0, 3;
    %load/vec4 v00000226dfdf3200_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v00000226dfdf2e40_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000226dfd1e250;
T_3 ;
    %wait E_00000226dfd9a080;
    %load/vec4 v00000226dfdf2940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000226dfd9d270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf3020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfd9d310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf3c00_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000226dfd9d270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf3020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfd9d310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf3c00_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000226dfd9d270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf3020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfd9d310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf3c00_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000226dfd9d270_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf3020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfd9d310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf3c00_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000226dfd9d270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf3020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfd9d310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf3c00_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000226dfd9d270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf3020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfd9d310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf3c00_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000226dfd7a310;
T_4 ;
    %wait E_00000226dfd9a380;
    %load/vec4 v00000226dfdf2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000226dfdf2300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000226dfdf37a0_0;
    %load/vec4 v00000226dfdf2120_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000226dfdf2260, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000226dfd84c00;
T_5 ;
    %wait E_00000226dfd9a0c0;
    %delay 1, 0;
    %load/vec4 v00000226dfdf2440_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000226dfdf28a0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000226dfd7a4a0;
T_6 ;
    %wait E_00000226dfd99c40;
    %load/vec4 v00000226dfdf2ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v00000226dfdf2760_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v00000226dfdf3ca0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v00000226dfdf3480_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000226dfd1e0c0;
T_7 ;
    %wait E_00000226dfd9a500;
    %load/vec4 v00000226dfd9d090_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v00000226dfd9de50_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v00000226dfd9ddb0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v00000226dfd9cf50_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000226dfd74ac0;
T_8 ;
    %wait E_00000226dfd99bc0;
    %load/vec4 v00000226dfd9dc70_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v00000226dfd9d450_0;
    %load/vec4 v00000226dfd9dc70_0;
    %sub;
    %store/vec4 v00000226dfd9dbd0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000226dfd9d450_0;
    %load/vec4 v00000226dfd9dc70_0;
    %add;
    %store/vec4 v00000226dfd9dbd0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000226dfd9cd70;
T_9 ;
    %wait E_00000226dfd9a000;
    %load/vec4 v00000226dfd9da90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v00000226dfd9cff0_0;
    %store/vec4 v00000226dfd9d130_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %delay 2, 0;
    %load/vec4 v00000226dfd9dd10_0;
    %store/vec4 v00000226dfd9d130_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %delay 1, 0;
    %load/vec4 v00000226dfd9d9f0_0;
    %store/vec4 v00000226dfd9d130_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %delay 1, 0;
    %load/vec4 v00000226dfd9d950_0;
    %store/vec4 v00000226dfd9d130_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000226dfd9c7c0;
T_10 ;
    %wait E_00000226dfd9a2c0;
    %delay 2, 0;
    %load/vec4 v00000226dfdf6900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v00000226dfdf60e0_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 131081, 0, 32;
    %store/vec4 v00000226dfdf60e0_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 33948674, 0, 32;
    %store/vec4 v00000226dfdf60e0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 16777222, 0, 32;
    %store/vec4 v00000226dfdf60e0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 65537, 0, 32;
    %store/vec4 v00000226dfdf60e0_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 33686017, 0, 32;
    %store/vec4 v00000226dfdf60e0_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000226dfd9c7c0;
T_11 ;
    %vpi_call 2 39 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000226dfd9c7c0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226dfdf6360_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000226dfdf6360_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000226dfdf2260, v00000226dfdf6360_0 > {0 0 0};
    %load/vec4 v00000226dfdf6360_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226dfdf6360_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226dfdf5280_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226dfdf5280_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000226dfd9c7c0;
T_12 ;
    %delay 4, 0;
    %load/vec4 v00000226dfdf5640_0;
    %inv;
    %store/vec4 v00000226dfdf5640_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb3.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
