 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Tue Nov 20 12:59:40 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: h/H_reg[4][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: h/H_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  h/H_reg[4][12]/CK (DFF_X2)                            0.0000 #   0.0000 r
  h/H_reg[4][12]/Q (DFF_X2)                             0.6039     0.6039 f
  h/U431/Z (XOR2_X2)                                    0.3881     0.9920 f
  h/U430/Z (XOR2_X2)                                    0.4187     1.4107 f
  h/add_3_root_add_123_4/U1_1/S (FA_X1)                 0.9007     2.3114 f
  h/add_1_root_add_123_4/U1_1/CO (FA_X1)                0.6478     2.9593 f
  h/add_1_root_add_123_4/U1_2/CO (FA_X1)                0.5172     3.4765 f
  h/add_1_root_add_123_4/U1_3/CO (FA_X1)                0.5172     3.9937 f
  h/add_1_root_add_123_4/U1_4/CO (FA_X1)                0.5172     4.5110 f
  h/add_1_root_add_123_4/U1_5/CO (FA_X1)                0.5172     5.0282 f
  h/add_1_root_add_123_4/U1_6/CO (FA_X1)                0.5172     5.5455 f
  h/add_1_root_add_123_4/U1_7/CO (FA_X1)                0.5172     6.0627 f
  h/add_1_root_add_123_4/U1_8/CO (FA_X1)                0.5172     6.5800 f
  h/add_1_root_add_123_4/U1_9/CO (FA_X1)                0.5172     7.0972 f
  h/add_1_root_add_123_4/U1_10/CO (FA_X1)               0.5172     7.6145 f
  h/add_1_root_add_123_4/U1_11/CO (FA_X1)               0.5172     8.1317 f
  h/add_1_root_add_123_4/U1_12/CO (FA_X1)               0.5172     8.6489 f
  h/add_1_root_add_123_4/U1_13/CO (FA_X1)               0.5172     9.1662 f
  h/add_1_root_add_123_4/U1_14/CO (FA_X1)               0.5172     9.6834 f
  h/add_1_root_add_123_4/U1_15/CO (FA_X1)               0.5172    10.2007 f
  h/add_1_root_add_123_4/U1_16/CO (FA_X1)               0.5172    10.7179 f
  h/add_1_root_add_123_4/U1_17/CO (FA_X1)               0.5172    11.2352 f
  h/add_1_root_add_123_4/U1_18/CO (FA_X1)               0.5172    11.7524 f
  h/add_1_root_add_123_4/U1_19/CO (FA_X1)               0.5172    12.2696 f
  h/add_1_root_add_123_4/U1_20/S (FA_X1)                0.8374    13.1071 r
  h/add_0_root_add_123_4/U1_20/S (FA_X1)                0.7063    13.8133 f
  h/U915/ZN (INV_X2)                                    0.0934    13.9067 r
  h/U916/ZN (INV_X2)                                    0.0673    13.9740 f
  h/add_1_root_add_97/U1_20/S (FA_X1)                   0.8624    14.8364 f
  h/add_0_root_add_97/U1_20/CO (FA_X1)                  0.6478    15.4843 f
  h/add_0_root_add_97/U1_21/CO (FA_X1)                  0.5172    16.0015 f
  h/add_0_root_add_97/U1_22/CO (FA_X1)                  0.5172    16.5187 f
  h/add_0_root_add_97/U1_23/CO (FA_X1)                  0.5172    17.0360 f
  h/add_0_root_add_97/U1_24/CO (FA_X1)                  0.5172    17.5532 f
  h/add_0_root_add_97/U1_25/CO (FA_X1)                  0.5172    18.0705 f
  h/add_0_root_add_97/U1_26/CO (FA_X1)                  0.5172    18.5877 f
  h/add_0_root_add_97/U1_27/CO (FA_X1)                  0.5172    19.1050 f
  h/add_0_root_add_97/U1_28/CO (FA_X1)                  0.5172    19.6222 f
  h/add_0_root_add_97/U1_29/CO (FA_X1)                  0.5172    20.1395 f
  h/add_0_root_add_97/U1_30/CO (FA_X1)                  0.5172    20.6567 f
  h/add_0_root_add_97/U1_31/S (FA_X1)                   0.7176    21.3743 r
  h/U924/ZN (NAND2_X1)                                  0.0769    21.4512 f
  h/U82/ZN (NAND3_X2)                                   0.2030    21.6542 r
  h/H_reg[0][31]/D (DFF_X2)                             0.0000    21.6542 r
  data arrival time                                               21.6542

  clock clk (rise edge)                                22.0000    22.0000
  clock network delay (ideal)                           0.0000    22.0000
  clock uncertainty                                    -0.0500    21.9500
  h/H_reg[0][31]/CK (DFF_X2)                            0.0000    21.9500 r
  library setup time                                   -0.2008    21.7492
  data required time                                              21.7492
  --------------------------------------------------------------------------
  data required time                                              21.7492
  data arrival time                                              -21.6542
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0949


1
