{"top":"global.resnet_layer_gen",
"namespaces":{
  "global":{
    "modules":{
      "ADD":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"]
        ]],
        "instances":{
          "ADD_comb_inst0$bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "ADD_comb_inst0$bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "ADD_comb_inst0$const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "ADD_comb_inst0$const_0_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",17]},
            "modargs":{"value":[["BitVector",17],"17'h00000"]}
          },
          "ADD_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "ADD_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "ADD_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "ADD_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "ADD_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "ADD_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "ADD_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "ADD_comb_inst0$magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "ADD_comb_inst0$magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "ADD_comb_inst0$magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ADD_comb_inst0$magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ADD_comb_inst0$self_O0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ADD_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ADD_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          }
        },
        "connections":[
          ["ADD_comb_inst0$magma_Bits_17_add_inst0.in0.16","ADD_comb_inst0$bit_const_0_None1_lutcnst0.O1"],
          ["ADD_comb_inst0$magma_Bits_17_add_inst0.in1.16","ADD_comb_inst0$bit_const_0_None_lutcnst0.O1"],
          ["ADD_comb_inst0$magma_Bits_16_eq_inst0.in1","ADD_comb_inst0$const_0_16.out"],
          ["ADD_comb_inst0$magma_Bits_17_add_inst1.in1","ADD_comb_inst0$const_0_17.out"],
          ["ADD_comb_inst0$self_a_out_out.out.15","ADD_comb_inst0$magma_Bit_and_inst0.in0"],
          ["ADD_comb_inst0$self_b_out_out.out.15","ADD_comb_inst0$magma_Bit_and_inst0.in1"],
          ["ADD_comb_inst0$magma_Bit_and_inst1.in0","ADD_comb_inst0$magma_Bit_and_inst0.out"],
          ["ADD_comb_inst0$magma_Bit_not_inst0.out","ADD_comb_inst0$magma_Bit_and_inst1.in1"],
          ["ADD_comb_inst0$magma_Bit_or_inst0.in0","ADD_comb_inst0$magma_Bit_and_inst1.out"],
          ["ADD_comb_inst0$magma_Bit_not_inst1.out","ADD_comb_inst0$magma_Bit_and_inst2.in0"],
          ["ADD_comb_inst0$magma_Bit_not_inst2.out","ADD_comb_inst0$magma_Bit_and_inst2.in1"],
          ["ADD_comb_inst0$magma_Bit_and_inst3.in0","ADD_comb_inst0$magma_Bit_and_inst2.out"],
          ["ADD_comb_inst0$magma_Bits_17_add_inst1.out.15","ADD_comb_inst0$magma_Bit_and_inst3.in1"],
          ["ADD_comb_inst0$magma_Bit_or_inst0.in1","ADD_comb_inst0$magma_Bit_and_inst3.out"],
          ["ADD_comb_inst0$magma_Bits_17_add_inst1.out.15","ADD_comb_inst0$magma_Bit_not_inst0.in"],
          ["ADD_comb_inst0$self_a_out_out.out.15","ADD_comb_inst0$magma_Bit_not_inst1.in"],
          ["ADD_comb_inst0$self_b_out_out.out.15","ADD_comb_inst0$magma_Bit_not_inst2.in"],
          ["self.O5","ADD_comb_inst0$magma_Bit_or_inst0.out"],
          ["ADD_comb_inst0$magma_Bits_17_add_inst1.out.0:16","ADD_comb_inst0$magma_Bits_16_eq_inst0.in0.0:16"],
          ["self.O2","ADD_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["ADD_comb_inst0$self_a_out_out.out.0:16","ADD_comb_inst0$magma_Bits_17_add_inst0.in0.0:16"],
          ["ADD_comb_inst0$self_b_out_out.out.0:16","ADD_comb_inst0$magma_Bits_17_add_inst0.in1.0:16"],
          ["ADD_comb_inst0$magma_Bits_17_add_inst1.in0","ADD_comb_inst0$magma_Bits_17_add_inst0.out"],
          ["ADD_comb_inst0$self_O0_out_out.out.0:16","ADD_comb_inst0$magma_Bits_17_add_inst1.out.0:16"],
          ["self.O3","ADD_comb_inst0$magma_Bits_17_add_inst1.out.15"],
          ["self.O1","ADD_comb_inst0$magma_Bits_17_add_inst1.out.16"],
          ["self.O4","ADD_comb_inst0$magma_Bits_17_add_inst1.out.16"],
          ["self.O0","ADD_comb_inst0$self_O0_out_out.in"],
          ["self.a","ADD_comb_inst0$self_a_out_out.in"],
          ["self.b","ADD_comb_inst0$self_b_out_out.in"]
        ]
      },
      "ADD_comb":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"]
        ]],
        "instances":{
          "bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",17]},
            "modargs":{"value":[["BitVector",17],"17'h00000"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          }
        },
        "connections":[
          ["magma_Bits_17_add_inst0.in0.16","bit_const_0_None1_lutcnst0.O1"],
          ["magma_Bits_17_add_inst0.in1.16","bit_const_0_None_lutcnst0.O1"],
          ["magma_Bits_16_eq_inst0.in1","const_0_16.out"],
          ["magma_Bits_17_add_inst1.in1","const_0_17.out"],
          ["self.a.15","magma_Bit_and_inst0.in0"],
          ["self.b.15","magma_Bit_and_inst0.in1"],
          ["magma_Bit_and_inst1.in0","magma_Bit_and_inst0.out"],
          ["magma_Bit_not_inst0.out","magma_Bit_and_inst1.in1"],
          ["magma_Bit_or_inst0.in0","magma_Bit_and_inst1.out"],
          ["magma_Bit_not_inst1.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst2.out","magma_Bit_and_inst2.in1"],
          ["magma_Bit_and_inst3.in0","magma_Bit_and_inst2.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_and_inst3.in1"],
          ["magma_Bit_or_inst0.in1","magma_Bit_and_inst3.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_not_inst0.in"],
          ["self.a.15","magma_Bit_not_inst1.in"],
          ["self.b.15","magma_Bit_not_inst2.in"],
          ["self.O5","magma_Bit_or_inst0.out"],
          ["magma_Bits_17_add_inst1.out.0:16","magma_Bits_16_eq_inst0.in0.0:16"],
          ["self.O2","magma_Bits_16_eq_inst0.out"],
          ["self.a.0:16","magma_Bits_17_add_inst0.in0.0:16"],
          ["self.b.0:16","magma_Bits_17_add_inst0.in1.0:16"],
          ["magma_Bits_17_add_inst1.in0","magma_Bits_17_add_inst0.out"],
          ["self.O0.0:16","magma_Bits_17_add_inst1.out.0:16"],
          ["self.O3","magma_Bits_17_add_inst1.out.15"],
          ["self.O1","magma_Bits_17_add_inst1.out.16"],
          ["self.O4","magma_Bits_17_add_inst1.out.16"]
        ]
      },
      "MUL":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$bit_const_0_None10_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None11_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None12_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None13_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None14_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None15_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None16_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None17_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None18_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None19_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None20_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None21_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None22_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None23_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None24_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None25_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None26_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None27_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None28_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None29_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None2_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None30_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None31_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None3_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None4_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None5_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None6_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None7_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None8_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None9_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "MUL_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "MUL_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          }
        },
        "connections":[
          ["MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out.in","MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out.in","MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O","MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst2.out","MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out.out.0:16"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out.out.0:16"],
          ["MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.in","MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.in","MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.in0","MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst0.out","MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_comb_inst0$self_a_out_out.out.0:16","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.0:16"],
          ["MUL_comb_inst0$bit_const_0_None15_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.16"],
          ["MUL_comb_inst0$bit_const_0_None16_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.17"],
          ["MUL_comb_inst0$bit_const_0_None17_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.18"],
          ["MUL_comb_inst0$bit_const_0_None18_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.19"],
          ["MUL_comb_inst0$bit_const_0_None19_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.20"],
          ["MUL_comb_inst0$bit_const_0_None20_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.21"],
          ["MUL_comb_inst0$bit_const_0_None21_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.22"],
          ["MUL_comb_inst0$bit_const_0_None22_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.23"],
          ["MUL_comb_inst0$bit_const_0_None23_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.24"],
          ["MUL_comb_inst0$bit_const_0_None24_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.25"],
          ["MUL_comb_inst0$bit_const_0_None25_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.26"],
          ["MUL_comb_inst0$bit_const_0_None26_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.27"],
          ["MUL_comb_inst0$bit_const_0_None27_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.28"],
          ["MUL_comb_inst0$bit_const_0_None28_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.29"],
          ["MUL_comb_inst0$bit_const_0_None29_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.30"],
          ["MUL_comb_inst0$bit_const_0_None30_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.31"],
          ["MUL_comb_inst0$self_a_out_out.out.0:16","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.0:16"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.16"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.17"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.18"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.19"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.20"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.21"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.22"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.23"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.24"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.25"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.26"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.27"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.28"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.29"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.30"],
          ["MUL_comb_inst0$self_a_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.31"],
          ["MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.in","MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.in","MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.in1","MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst1.out","MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_comb_inst0$self_b_out_out.out.0:16","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.0:16"],
          ["MUL_comb_inst0$bit_const_0_None6_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.16"],
          ["MUL_comb_inst0$bit_const_0_None5_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.17"],
          ["MUL_comb_inst0$bit_const_0_None2_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.18"],
          ["MUL_comb_inst0$bit_const_0_None8_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.19"],
          ["MUL_comb_inst0$bit_const_0_None13_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.20"],
          ["MUL_comb_inst0$bit_const_0_None31_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.21"],
          ["MUL_comb_inst0$bit_const_0_None4_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.22"],
          ["MUL_comb_inst0$bit_const_0_None9_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.23"],
          ["MUL_comb_inst0$bit_const_0_None3_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.24"],
          ["MUL_comb_inst0$bit_const_0_None7_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.25"],
          ["MUL_comb_inst0$bit_const_0_None1_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.26"],
          ["MUL_comb_inst0$bit_const_0_None12_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.27"],
          ["MUL_comb_inst0$bit_const_0_None11_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.28"],
          ["MUL_comb_inst0$bit_const_0_None14_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.29"],
          ["MUL_comb_inst0$bit_const_0_None10_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.30"],
          ["MUL_comb_inst0$bit_const_0_None_lutcnst0.O1","MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.31"],
          ["MUL_comb_inst0$self_b_out_out.out.0:16","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.0:16"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.16"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.17"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.18"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.19"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.20"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.21"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.22"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.23"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.24"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.25"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.26"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.27"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.28"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.29"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.30"],
          ["MUL_comb_inst0$self_b_out_out.out.15","MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.31"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst2.in1","MUL_comb_inst0$const_0_1.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst0.in1","MUL_comb_inst0$const_1_1.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst1.in1","MUL_comb_inst0$const_1_11.out"],
          ["self.signed_","MUL_comb_inst0$magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","MUL_comb_inst0$magma_Bits_1_eq_inst1.in0"],
          ["self.instr","MUL_comb_inst0$magma_Bits_1_eq_inst2.in0"],
          ["self.a","MUL_comb_inst0$self_a_out_out.in"],
          ["self.b","MUL_comb_inst0$self_b_out_out.in"]
        ]
      },
      "MUL_comb":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xUInt16_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt16_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "Mux2xUInt32_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt32_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "Mux2xUInt32_inst1_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt32_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "bit_const_0_None10_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None11_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None12_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None13_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None14_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None15_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None16_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None17_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None18_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None19_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None20_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None21_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None22_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None23_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None24_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None25_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None26_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None27_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None28_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None29_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None2_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None30_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None31_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None3_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None4_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None5_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None6_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None7_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None8_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None9_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["Mux2xUInt16_inst0_I0_out_out.in","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["Mux2xUInt16_inst0_I1_out_out.in","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_1_eq_inst2.out","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_32_mul_inst0.out.16:32","Mux2xUInt16_inst0_I0_out_out.out.0:16"],
          ["magma_Bits_32_mul_inst0.out.0:16","Mux2xUInt16_inst0_I1_out_out.out.0:16"],
          ["Mux2xUInt32_inst0_I0_out_out.in","Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["Mux2xUInt32_inst0_I1_out_out.in","Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["self.a.0:16","Mux2xUInt32_inst0_I0_out_out.out.0:16"],
          ["bit_const_0_None15_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.16"],
          ["bit_const_0_None16_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.17"],
          ["bit_const_0_None17_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.18"],
          ["bit_const_0_None18_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.19"],
          ["bit_const_0_None19_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.20"],
          ["bit_const_0_None20_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.21"],
          ["bit_const_0_None21_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.22"],
          ["bit_const_0_None22_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.23"],
          ["bit_const_0_None23_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.24"],
          ["bit_const_0_None24_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.25"],
          ["bit_const_0_None25_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.26"],
          ["bit_const_0_None26_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.27"],
          ["bit_const_0_None27_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.28"],
          ["bit_const_0_None28_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.29"],
          ["bit_const_0_None29_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.30"],
          ["bit_const_0_None30_lutcnst0.O1","Mux2xUInt32_inst0_I0_out_out.out.31"],
          ["self.a.0:16","Mux2xUInt32_inst0_I1_out_out.out.0:16"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.16"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.17"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.18"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.19"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.20"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.21"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.22"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.23"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.24"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.25"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.26"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.27"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.28"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.29"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.30"],
          ["self.a.15","Mux2xUInt32_inst0_I1_out_out.out.31"],
          ["Mux2xUInt32_inst1_I0_out_out.in","Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["Mux2xUInt32_inst1_I1_out_out.in","Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["magma_Bits_1_eq_inst1.out","Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["self.b.0:16","Mux2xUInt32_inst1_I0_out_out.out.0:16"],
          ["bit_const_0_None1_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.16"],
          ["bit_const_0_None_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.17"],
          ["bit_const_0_None4_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.18"],
          ["bit_const_0_None8_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.19"],
          ["bit_const_0_None13_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.20"],
          ["bit_const_0_None31_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.21"],
          ["bit_const_0_None7_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.22"],
          ["bit_const_0_None9_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.23"],
          ["bit_const_0_None2_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.24"],
          ["bit_const_0_None5_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.25"],
          ["bit_const_0_None3_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.26"],
          ["bit_const_0_None12_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.27"],
          ["bit_const_0_None11_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.28"],
          ["bit_const_0_None14_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.29"],
          ["bit_const_0_None10_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.30"],
          ["bit_const_0_None6_lutcnst0.O1","Mux2xUInt32_inst1_I0_out_out.out.31"],
          ["self.b.0:16","Mux2xUInt32_inst1_I1_out_out.out.0:16"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.16"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.17"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.18"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.19"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.20"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.21"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.22"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.23"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.24"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.25"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.26"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.27"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.28"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.29"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.30"],
          ["self.b.15","Mux2xUInt32_inst1_I1_out_out.out.31"],
          ["magma_Bits_1_eq_inst2.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_11.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","magma_Bits_1_eq_inst1.in0"],
          ["self.instr","magma_Bits_1_eq_inst2.in0"]
        ]
      },
      "Mux2xUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O","coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.S","coreir_commonlib_mux2x16_inst0$_join.sel"]
        ]
      },
      "Mux2xUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["self.O","coreir_commonlib_mux2x32_inst0$_join.out"],
          ["self.S","coreir_commonlib_mux2x32_inst0$_join.sel"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",22,"BitIn"]],
          ["inputs",["Array",48,"BitIn"]],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",17,"Bit"]]
        ]],
        "instances":{
          "ADD_inst0$ADD_comb_inst0$bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "ADD_inst0$ADD_comb_inst0$bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "ADD_inst0$ADD_comb_inst0$const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "ADD_inst0$ADD_comb_inst0$const_0_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",17]},
            "modargs":{"value":[["BitVector",17],"17'h00000"]}
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ADD_inst0$ADD_comb_inst0$self_O0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ADD_inst0$ADD_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ADD_inst0$ADD_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None10_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None11_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None12_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None13_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None14_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None15_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None16_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None17_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None18_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None19_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None20_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None21_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None22_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None23_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None24_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None25_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None26_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None27_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None28_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None29_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None2_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None30_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None31_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None3_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None4_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None5_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None6_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None7_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None8_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None9_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "MUL_inst0$MUL_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "MUL_inst0$MUL_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_inst0$MUL_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "MUL_inst0$MUL_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_comb_inst0$Mux2xUInt16_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_comb_inst0$Mux2xUInt16_inst2_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$Mux2xUInt16_inst2_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_comb_inst0$Mux2xUInt16_inst4_O_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "PE_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_comb_inst0$const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "PE_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "PE_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "PE_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "PE_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "PE_comb_inst0$self_O2_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O3_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O5_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O6_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",17,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_inputs_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",48,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_inst_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",22,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          }
        },
        "connections":[
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in0.16","ADD_inst0$ADD_comb_inst0$bit_const_0_None1_lutcnst0.O1"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in1.16","ADD_inst0$ADD_comb_inst0$bit_const_0_None_lutcnst0.O1"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_16_eq_inst0.in1","ADD_inst0$ADD_comb_inst0$const_0_16.out"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.in1","ADD_inst0$ADD_comb_inst0$const_0_17.out"],
          ["ADD_inst0$ADD_comb_inst0$self_a_out_out.out.15","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0.in0"],
          ["ADD_inst0$ADD_comb_inst0$self_b_out_out.out.15","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0.in1"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1.in0","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0.out"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst0.out","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1.in1"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bit_or_inst0.in0","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1.out"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst1.out","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2.in0"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst2.out","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2.in1"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3.in0","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2.out"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.15","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3.in1"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bit_or_inst0.in1","ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3.out"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.15","ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst0.in"],
          ["ADD_inst0$ADD_comb_inst0$self_a_out_out.out.15","ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst1.in"],
          ["ADD_inst0$ADD_comb_inst0$self_b_out_out.out.15","ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst2.in"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.0:16","ADD_inst0$ADD_comb_inst0$magma_Bits_16_eq_inst0.in0.0:16"],
          ["ADD_inst0$ADD_comb_inst0$self_a_out_out.out.0:16","ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in0.0:16"],
          ["ADD_inst0$ADD_comb_inst0$self_b_out_out.out.0:16","ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in1.0:16"],
          ["ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.in0","ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.out"],
          ["ADD_inst0$ADD_comb_inst0$self_O0_out_out.out.0:16","ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.0:16"],
          ["PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1","ADD_inst0$ADD_comb_inst0$self_O0_out_out.in"],
          ["PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out","ADD_inst0$ADD_comb_inst0$self_a_out_out.in"],
          ["PE_comb_inst0$self_O5_out_out.in","ADD_inst0$ADD_comb_inst0$self_b_out_out.in"],
          ["MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out.in","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out.in","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.out","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.in","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.in","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in0","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.out","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.0:16","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None15_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None16_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.17"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None17_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.18"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None18_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.19"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None19_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.20"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None20_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.21"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None21_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.22"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None22_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.23"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None23_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.24"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None24_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.25"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None25_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.26"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None26_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.27"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None27_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.28"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None28_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.29"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None29_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.30"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None30_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.31"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.0:16","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.16"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.17"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.18"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.19"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.20"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.21"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.22"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.23"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.24"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.25"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.26"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.27"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.28"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.29"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.30"],
          ["MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.31"],
          ["MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.in","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.in","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.out","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.0:16","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None6_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None5_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.17"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None2_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.18"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None8_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.19"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None13_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.20"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None31_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.21"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None4_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.22"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None9_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.23"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None3_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.24"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None7_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.25"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None1_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.26"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None12_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.27"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None11_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.28"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None14_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.29"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None10_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.30"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None_lutcnst0.O1","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.31"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.0:16","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.16"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.17"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.18"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.19"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.20"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.21"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.22"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.23"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.24"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.25"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.26"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.27"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.28"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.29"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.30"],
          ["MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.31"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in1","MUL_inst0$MUL_comb_inst0$const_0_1.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in1","MUL_inst0$MUL_comb_inst0$const_1_1.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in1","MUL_inst0$MUL_comb_inst0$const_1_11.out"],
          ["PE_comb_inst0$self_inst_out_out.out.21","MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.21","MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.0","MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in0.0"],
          ["PE_comb_inst0$self_O2_out_out.in","MUL_inst0$MUL_comb_inst0$self_a_out_out.in"],
          ["PE_comb_inst0$self_O3_out_out.in","MUL_inst0$MUL_comb_inst0$self_b_out_out.in"],
          ["PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0","PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst0.out","PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_comb_inst0$Mux2xUInt16_inst1_I1_out_out.in","PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst1.out","PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_comb_inst0$self_inputs_out_out.out.16:32","PE_comb_inst0$Mux2xUInt16_inst1_I1_out_out.out.0:16"],
          ["PE_comb_inst0$Mux2xUInt16_inst2_I0_out_out.in","PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["PE_comb_inst0$Mux2xUInt16_inst2_I1_out_out.in","PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_comb_inst0$magma_Bits_2_eq_inst0.out","PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_comb_inst0$self_inst_out_out.out.2:18","PE_comb_inst0$Mux2xUInt16_inst2_I0_out_out.out.0:16"],
          ["PE_comb_inst0$self_inst_out_out.out.2:18","PE_comb_inst0$Mux2xUInt16_inst2_I1_out_out.out.0:16"],
          ["PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0","PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_comb_inst0$magma_Bits_2_eq_inst1.out","PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_comb_inst0$Mux2xUInt16_inst4_O_out_out.in","PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_comb_inst0$magma_Bits_2_eq_inst2.out","PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_comb_inst0$self_O6_out_out.out.0:16","PE_comb_inst0$Mux2xUInt16_inst4_O_out_out.out.0:16"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_comb_inst0$const_0_1.out"],
          ["PE_comb_inst0$magma_Bits_2_eq_inst0.in1","PE_comb_inst0$const_0_2.out"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_comb_inst0$const_1_1.out"],
          ["PE_comb_inst0$magma_Bits_2_eq_inst1.in1","PE_comb_inst0$const_1_2.out"],
          ["PE_comb_inst0$magma_Bits_2_eq_inst2.in1","PE_comb_inst0$const_2_2.out"],
          ["PE_comb_inst0$self_inst_out_out.out.18","PE_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.18","PE_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.19:21","PE_comb_inst0$magma_Bits_2_eq_inst0.in0.0:2"],
          ["PE_comb_inst0$self_inst_out_out.out.19:21","PE_comb_inst0$magma_Bits_2_eq_inst1.in0.0:2"],
          ["PE_comb_inst0$self_inst_out_out.out.19:21","PE_comb_inst0$magma_Bits_2_eq_inst2.in0.0:2"],
          ["PE_comb_inst0$self_inputs_out_out.out.0:16","PE_comb_inst0$self_O2_out_out.out.0:16"],
          ["PE_comb_inst0$self_inputs_out_out.out.16:32","PE_comb_inst0$self_O3_out_out.out.0:16"],
          ["PE_comb_inst0$self_inputs_out_out.out.32:48","PE_comb_inst0$self_O5_out_out.out.0:16"],
          ["self.O","PE_comb_inst0$self_O6_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.1","PE_comb_inst0$self_O6_out_out.out.16"],
          ["self.inputs","PE_comb_inst0$self_inputs_out_out.in"],
          ["self.inst","PE_comb_inst0$self_inst_out_out.in"]
        ]
      },
      "PE_comb":{
        "type":["Record",[
          ["inst",["Array",22,"BitIn"]],
          ["inputs",["Array",48,"BitIn"]],
          ["clk_en","BitIn"],
          ["self_modules_0_O",["Array",16,"BitIn"]],
          ["self_modules_1_O0",["Array",16,"BitIn"]],
          ["self_modules_1_O1","BitIn"],
          ["self_modules_1_O2","BitIn"],
          ["self_modules_1_O3","BitIn"],
          ["self_modules_1_O4","BitIn"],
          ["self_modules_1_O5","BitIn"],
          ["O0",["Array",1,"Bit"]],
          ["O1",["Array",1,"Bit"]],
          ["O2",["Array",16,"Bit"]],
          ["O3",["Array",16,"Bit"]],
          ["O4",["Array",16,"Bit"]],
          ["O5",["Array",16,"Bit"]],
          ["O6",["Array",17,"Bit"]]
        ]],
        "instances":{
          "Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xUInt16_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xUInt16_inst2_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt16_inst2_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xUInt16_inst4_O_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.self_modules_0_O","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.self_modules_0_O","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xUInt16_inst1_I1_out_out.in","Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O4","Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_1_eq_inst1.out","Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.inputs.16:32","Mux2xUInt16_inst1_I1_out_out.out.0:16"],
          ["Mux2xUInt16_inst2_I0_out_out.in","Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["Mux2xUInt16_inst2_I1_out_out.in","Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst0.out","Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.inst.2:18","Mux2xUInt16_inst2_I0_out_out.out.0:16"],
          ["self.inst.2:18","Mux2xUInt16_inst2_I1_out_out.out.0:16"],
          ["self.self_modules_1_O0","Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst1.out","Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.self_modules_0_O","Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xUInt16_inst4_O_out_out.in","Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst2.out","Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.O6.0:16","Mux2xUInt16_inst4_O_out_out.out.0:16"],
          ["magma_Bits_1_eq_inst0.in1","const_0_1.out"],
          ["magma_Bits_2_eq_inst0.in1","const_0_2.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_2_eq_inst1.in1","const_1_2.out"],
          ["magma_Bits_2_eq_inst2.in1","const_2_2.out"],
          ["self.inst.18","magma_Bits_1_eq_inst0.in0.0"],
          ["self.inst.18","magma_Bits_1_eq_inst1.in0.0"],
          ["self.inst.19:21","magma_Bits_2_eq_inst0.in0.0:2"],
          ["self.inst.19:21","magma_Bits_2_eq_inst1.in0.0:2"],
          ["self.inst.19:21","magma_Bits_2_eq_inst2.in0.0:2"],
          ["self.inst.0","self.O0.0"],
          ["self.inst.21","self.O1.0"],
          ["self.inputs.0:16","self.O2.0:16"],
          ["self.inputs.16:32","self.O3.0:16"],
          ["self.inputs.32:48","self.O5.0:16"],
          ["self.inst.1","self.O6.16"]
        ]
      },
      "PE_wrapped":{
        "type":["Record",[
          ["inst",["Array",22,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["inputs2",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"]
        ]],
        "instances":{
          "PE_inst0$ADD_inst0$ADD_comb_inst0$bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$const_0_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",17]},
            "modargs":{"value":[["BitVector",17],"17'h00000"]}
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$self_O0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$ADD_inst0$ADD_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None10_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None11_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None12_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None13_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None14_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None15_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None16_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None17_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None18_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None19_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None1_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None20_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None21_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None22_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None23_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None24_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None25_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None26_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None27_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None28_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None29_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None2_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None30_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None31_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None3_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None4_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None5_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None6_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None7_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None8_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None9_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4_O_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_inst0$PE_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "PE_inst0$PE_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_inst0$PE_comb_inst0$const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "PE_inst0$PE_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "PE_inst0$PE_comb_inst0$self_O2_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$self_O3_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$self_O5_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$self_O6_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",17,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$self_inputs_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",48,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$self_inst_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",22,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$self_O1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",48,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$self_O3_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$self_inputs0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$self_inputs1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$self_inputs2_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$self_self_PE_O_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",17,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          }
        },
        "connections":[
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in0.16","PE_inst0$ADD_inst0$ADD_comb_inst0$bit_const_0_None1_lutcnst0.O1"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in1.16","PE_inst0$ADD_inst0$ADD_comb_inst0$bit_const_0_None_lutcnst0.O1"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_16_eq_inst0.in1","PE_inst0$ADD_inst0$ADD_comb_inst0$const_0_16.out"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.in1","PE_inst0$ADD_inst0$ADD_comb_inst0$const_0_17.out"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$self_a_out_out.out.15","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0.in0"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$self_b_out_out.out.15","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0.in1"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1.in0","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst0.out"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst0.out","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1.in1"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_or_inst0.in0","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst1.out"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst1.out","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2.in0"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst2.out","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2.in1"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3.in0","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst2.out"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.15","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3.in1"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_or_inst0.in1","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_and_inst3.out"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.15","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst0.in"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$self_a_out_out.out.15","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst1.in"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$self_b_out_out.out.15","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bit_not_inst2.in"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.0:16","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_16_eq_inst0.in0.0:16"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$self_a_out_out.out.0:16","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in0.0:16"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$self_b_out_out.out.0:16","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.in1.0:16"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.in0","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst0.out"],
          ["PE_inst0$ADD_inst0$ADD_comb_inst0$self_O0_out_out.out.0:16","PE_inst0$ADD_inst0$ADD_comb_inst0$magma_Bits_17_add_inst1.out.0:16"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1","PE_inst0$ADD_inst0$ADD_comb_inst0$self_O0_out_out.in"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out","PE_inst0$ADD_inst0$ADD_comb_inst0$self_a_out_out.in"],
          ["PE_inst0$PE_comb_inst0$self_O5_out_out.in","PE_inst0$ADD_inst0$ADD_comb_inst0$self_b_out_out.in"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.out","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I0_out_out.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt16_inst0_I1_out_out.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in0","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.out","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None15_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None16_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None17_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None18_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None19_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None20_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None21_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None22_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None23_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None24_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None25_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None26_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None27_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None28_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None29_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None30_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I0_out_out.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst0_I1_out_out.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.out","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None6_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None5_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None2_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None8_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None13_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None31_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None4_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None9_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None3_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None7_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None1_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None12_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None11_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None14_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None10_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None_lutcnst0.O1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I0_out_out.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xUInt32_inst1_I1_out_out.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$const_0_1.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_1.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_11.out"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.21","PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.21","PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.0","PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in0.0"],
          ["PE_inst0$PE_comb_inst0$self_O2_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$self_a_out_out.in"],
          ["PE_inst0$PE_comb_inst0$self_O3_out_out.in","PE_inst0$MUL_inst0$MUL_comb_inst0$self_b_out_out.in"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.out","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1_I1_out_out.in","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.out","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_inst0$PE_comb_inst0$self_inputs_out_out.out.16:32","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst1_I1_out_out.out.0:16"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2_I0_out_out.in","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2_I1_out_out.in","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst0.out","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.2:18","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2_I0_out_out.out.0:16"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.2:18","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst2_I1_out_out.out.0:16"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst1.out","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4_O_out_out.in","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst2.out","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["PE_inst0$PE_comb_inst0$self_O6_out_out.out.0:16","PE_inst0$PE_comb_inst0$Mux2xUInt16_inst4_O_out_out.out.0:16"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_inst0$PE_comb_inst0$const_0_1.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst0.in1","PE_inst0$PE_comb_inst0$const_0_2.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_inst0$PE_comb_inst0$const_1_1.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst1.in1","PE_inst0$PE_comb_inst0$const_1_2.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst2.in1","PE_inst0$PE_comb_inst0$const_2_2.out"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.18","PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.18","PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.19:21","PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst0.in0.0:2"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.19:21","PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst1.in0.0:2"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.19:21","PE_inst0$PE_comb_inst0$magma_Bits_2_eq_inst2.in0.0:2"],
          ["PE_inst0$PE_comb_inst0$self_inputs_out_out.out.0:16","PE_inst0$PE_comb_inst0$self_O2_out_out.out.0:16"],
          ["PE_inst0$PE_comb_inst0$self_inputs_out_out.out.16:32","PE_inst0$PE_comb_inst0$self_O3_out_out.out.0:16"],
          ["PE_inst0$PE_comb_inst0$self_inputs_out_out.out.32:48","PE_inst0$PE_comb_inst0$self_O5_out_out.out.0:16"],
          ["PE_wrapped_comb_inst0$self_self_PE_O_out_out.in","PE_inst0$PE_comb_inst0$self_O6_out_out.in"],
          ["PE_inst0$PE_comb_inst0$self_inst_out_out.out.1","PE_inst0$PE_comb_inst0$self_O6_out_out.out.16"],
          ["PE_wrapped_comb_inst0$self_O1_out_out.in","PE_inst0$PE_comb_inst0$self_inputs_out_out.in"],
          ["self.inst","PE_inst0$PE_comb_inst0$self_inst_out_out.in"],
          ["PE_wrapped_comb_inst0$self_inputs0_out_out.out.0:16","PE_wrapped_comb_inst0$self_O1_out_out.out.0:16"],
          ["PE_wrapped_comb_inst0$self_inputs1_out_out.out.0:16","PE_wrapped_comb_inst0$self_O1_out_out.out.16:32"],
          ["PE_wrapped_comb_inst0$self_inputs2_out_out.out.0:16","PE_wrapped_comb_inst0$self_O1_out_out.out.32:48"],
          ["self.O0","PE_wrapped_comb_inst0$self_O3_out_out.in"],
          ["PE_wrapped_comb_inst0$self_self_PE_O_out_out.out.0:16","PE_wrapped_comb_inst0$self_O3_out_out.out.0:16"],
          ["self.inputs0","PE_wrapped_comb_inst0$self_inputs0_out_out.in"],
          ["self.inputs1","PE_wrapped_comb_inst0$self_inputs1_out_out.in"],
          ["self.inputs2","PE_wrapped_comb_inst0$self_inputs2_out_out.in"],
          ["self.O1","PE_wrapped_comb_inst0$self_self_PE_O_out_out.out.16"]
        ]
      },
      "PE_wrapped_comb":{
        "type":["Record",[
          ["inst",["Array",22,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["inputs2",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["self_PE_O",["Array",17,"BitIn"]],
          ["O0",["Array",22,"Bit"]],
          ["O1",["Array",48,"Bit"]],
          ["O2","Bit"],
          ["O3",["Array",16,"Bit"]],
          ["O4","Bit"]
        ]],
        "connections":[
          ["self.inst","self.O0"],
          ["self.inputs0.0:16","self.O1.0:16"],
          ["self.inputs1.0:16","self.O1.16:32"],
          ["self.inputs2.0:16","self.O1.32:48"],
          ["self.clk_en","self.O2"],
          ["self.self_PE_O.0:16","self.O3.0:16"],
          ["self.self_PE_O.16","self.O4"]
        ]
      },
      "WrappedPE":{
        "type":["Record",[
          ["inst",["Array",22,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["inputs2",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"]
        ]]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_disen_const_U41_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U42_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U43_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U4_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_0_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"in2agg_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[19995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[20000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          },
          "ub_conv_stencil_cyclic_1_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_1_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_1_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[29995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[30000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          },
          "ub_conv_stencil_cyclic_2_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_2_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_2_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[39995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[40000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          },
          "ub_conv_stencil_cyclic_3_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_3_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_conv_stencil_cyclic_3_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[49995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"stencil_valid":{"cycle_starting_addr":[50000],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[50000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_conv_stencil_cyclic_2_0_0_garnet.chain_chain_en","chain_disen_const_U41_lutcnst0.O1"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.chain_chain_en","chain_disen_const_U42_lutcnst0.O1"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.chain_chain_en","chain_disen_const_U43_lutcnst0.O1"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.chain_chain_en","chain_disen_const_U4_lutcnst0.O1"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.clk","self.clk"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.clk","self.clk"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.clk","self.clk"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.clk","self.clk"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.data_in_0","self.op_hcompute_conv_stencil_1_write.0"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.data_in_0","self.op_hcompute_conv_stencil_2_write.0"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.data_in_0","self.op_hcompute_conv_stencil_3_write.0"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.data_in_0","self.op_hcompute_conv_stencil_4_write.0"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.data_in_1","self.op_hcompute_conv_stencil_5_write.0"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.0"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.data_in_1","self.op_hcompute_conv_stencil_6_write.0"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.0"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.stencil_valid","self.op_hcompute_conv_stencil_7_read_extra_ctrl"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.data_in_1","self.op_hcompute_conv_stencil_7_write.0"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.data_in_1","self.op_hcompute_conv_stencil_write.0"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.data_out_1","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.data_out_1","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.data_out_1","self.op_hcompute_hw_output_stencil_3_read.0"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.stencil_valid","self.op_hcompute_hw_output_stencil_3_read_extra_ctrl"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.data_out_1","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.flush","self.reset"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.flush","self.reset"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.flush","self.reset"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.flush","self.reset"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.rst_n","ub_conv_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1.O1"],
          ["ub_conv_stencil_cyclic_0_0_0_garnet.clk_en","ub_conv_stencil_cyclic_0_0_0_clk_en_const_lutcnst1.O1"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.rst_n","ub_conv_stencil_cyclic_1_0_0_clk_en_const1_lutcnst1.O1"],
          ["ub_conv_stencil_cyclic_1_0_0_garnet.clk_en","ub_conv_stencil_cyclic_1_0_0_clk_en_const_lutcnst1.O1"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.clk_en","ub_conv_stencil_cyclic_2_0_0_clk_en_const1_lutcnst1.O1"],
          ["ub_conv_stencil_cyclic_2_0_0_garnet.rst_n","ub_conv_stencil_cyclic_2_0_0_clk_en_const_lutcnst1.O1"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.rst_n","ub_conv_stencil_cyclic_3_0_0_clk_en_const1_lutcnst1.O1"],
          ["ub_conv_stencil_cyclic_3_0_0_garnet.clk_en","ub_conv_stencil_cyclic_3_0_0_clk_en_const_lutcnst1.O1"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688189244816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "inner_compute$i139688196867024_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688196867024_i139688189243472.inst","inner_compute$c139688189244816.out"],
          ["self.clk","inner_compute$i139688196867024_i139688189243472.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$i139688196867024_i139688189243472.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688192485328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "inner_compute$i139688189669264_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688189669264_i139688189243472.inst","inner_compute$c139688192485328.out"],
          ["self.clk","inner_compute$i139688189669264_i139688189243472.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$i139688189669264_i139688189243472.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688188977872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "inner_compute$i139688189529168_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688189529168_i139688189243472.inst","inner_compute$c139688188977872.out"],
          ["self.clk","inner_compute$i139688189529168_i139688189243472.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute$i139688189529168_i139688189243472.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688189129936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "inner_compute$i139688188977680_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688188977680_i139688189243472.inst","inner_compute$c139688189129936.out"],
          ["self.clk","inner_compute$i139688188977680_i139688189243472.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute$i139688188977680_i139688189243472.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688188818064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "inner_compute$c139688188820560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188820816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188821328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188838864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "inner_compute$i139688189085648_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688189129168_i139688190198224":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688189146192_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688189147536_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688189147984_i139688189529232":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688189147984_i139688189529232.inst","inner_compute$c139688188818064.out"],
          ["inner_compute$i139688189146192_i139688190422992.inst","inner_compute$c139688188820560.out"],
          ["inner_compute$i139688189085648_i139688190422992.inst","inner_compute$c139688188820816.out"],
          ["inner_compute$i139688189147536_i139688190422992.inst","inner_compute$c139688188821328.out"],
          ["inner_compute$i139688189129168_i139688190198224.inst","inner_compute$c139688188838864.out"],
          ["self.clk","inner_compute$i139688189085648_i139688190422992.CLK"],
          ["inner_compute$i139688189146192_i139688190422992.inputs2","inner_compute$i139688189085648_i139688190422992.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$i139688189085648_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$i139688189085648_i139688190422992.inputs1"],
          ["inner_compute$i139688189129168_i139688190198224.O0","inner_compute$i139688189085648_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688189129168_i139688190198224.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$i139688189129168_i139688190198224.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$i139688189129168_i139688190198224.inputs1"],
          ["self.clk","inner_compute$i139688189146192_i139688190422992.CLK"],
          ["inner_compute$i139688189147984_i139688189529232.inputs2","inner_compute$i139688189146192_i139688190422992.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$i139688189146192_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$i139688189146192_i139688190422992.inputs1"],
          ["self.clk","inner_compute$i139688189147536_i139688190422992.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute$i139688189147536_i139688190422992.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$i139688189147536_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$i139688189147536_i139688190422992.inputs1"],
          ["inner_compute$i139688189147984_i139688189529232.O0","inner_compute$i139688189147536_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688189147984_i139688189529232.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$i139688189147984_i139688189529232.inputs1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688188527952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188528336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188528912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188530576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "inner_compute$c139688188530640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "inner_compute$i139688188737424_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188839696_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188867728_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188867920_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188868112_i139688190198224":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688188737424_i139688190422992.inst","inner_compute$c139688188527952.out"],
          ["inner_compute$i139688188867728_i139688190422992.inst","inner_compute$c139688188528336.out"],
          ["inner_compute$i139688188867920_i139688190422992.inst","inner_compute$c139688188528912.out"],
          ["inner_compute$i139688188868112_i139688190198224.inst","inner_compute$c139688188530576.out"],
          ["inner_compute$i139688188839696_i139688189529232.inst","inner_compute$c139688188530640.out"],
          ["self.clk","inner_compute$i139688188737424_i139688190422992.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute$i139688188737424_i139688190422992.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$i139688188737424_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$i139688188737424_i139688190422992.inputs1"],
          ["inner_compute$i139688188839696_i139688189529232.O0","inner_compute$i139688188737424_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188839696_i139688189529232.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$i139688188839696_i139688189529232.inputs1"],
          ["inner_compute$i139688188867728_i139688190422992.O0","inner_compute$i139688188839696_i139688189529232.inputs2"],
          ["self.clk","inner_compute$i139688188867728_i139688190422992.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$i139688188867728_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$i139688188867728_i139688190422992.inputs1"],
          ["inner_compute$i139688188867920_i139688190422992.O0","inner_compute$i139688188867728_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188867920_i139688190422992.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$i139688188867920_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$i139688188867920_i139688190422992.inputs1"],
          ["inner_compute$i139688188868112_i139688190198224.O0","inner_compute$i139688188867920_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188868112_i139688190198224.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$i139688188868112_i139688190198224.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$i139688188868112_i139688190198224.inputs1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_6_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_6_read",["Array",4,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688188236496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188237520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188238224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688188239184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "inner_compute$c139688188239248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "inner_compute$i139688188513936_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188554960_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188576848_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188577104_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188577424_i139688190198224":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688188576848_i139688190422992.inst","inner_compute$c139688188236496.out"],
          ["inner_compute$i139688188577104_i139688190422992.inst","inner_compute$c139688188237520.out"],
          ["inner_compute$i139688188554960_i139688190422992.inst","inner_compute$c139688188238224.out"],
          ["inner_compute$i139688188577424_i139688190198224.inst","inner_compute$c139688188239184.out"],
          ["inner_compute$i139688188513936_i139688189529232.inst","inner_compute$c139688188239248.out"],
          ["self.clk","inner_compute$i139688188513936_i139688189529232.CLK"],
          ["inner_compute$i139688188554960_i139688190422992.inputs2","inner_compute$i139688188513936_i139688189529232.O0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_6_read.0","inner_compute$i139688188513936_i139688189529232.inputs1"],
          ["inner_compute$i139688188576848_i139688190422992.O0","inner_compute$i139688188513936_i139688189529232.inputs2"],
          ["self.clk","inner_compute$i139688188554960_i139688190422992.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write.0","inner_compute$i139688188554960_i139688190422992.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.3","inner_compute$i139688188554960_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.3","inner_compute$i139688188554960_i139688190422992.inputs1"],
          ["self.clk","inner_compute$i139688188576848_i139688190422992.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.0","inner_compute$i139688188576848_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.0","inner_compute$i139688188576848_i139688190422992.inputs1"],
          ["inner_compute$i139688188577104_i139688190422992.O0","inner_compute$i139688188576848_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188577104_i139688190422992.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.1","inner_compute$i139688188577104_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.1","inner_compute$i139688188577104_i139688190422992.inputs1"],
          ["inner_compute$i139688188577424_i139688190198224.O0","inner_compute$i139688188577104_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188577424_i139688190198224.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.2","inner_compute$i139688188577424_i139688190198224.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_6_read.2","inner_compute$i139688188577424_i139688190198224.inputs1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_7_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_7_read",["Array",4,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139688187964816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "inner_compute$c139688187969680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688187970192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688187970896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "inner_compute$c139688187971856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "inner_compute$i139688188218768_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188219088_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188267472_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188267600_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "inner_compute$i139688188301648_i139688190198224":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i139688188219088_i139688189529232.inst","inner_compute$c139688187964816.out"],
          ["inner_compute$i139688188267472_i139688190422992.inst","inner_compute$c139688187969680.out"],
          ["inner_compute$i139688188267600_i139688190422992.inst","inner_compute$c139688187970192.out"],
          ["inner_compute$i139688188218768_i139688190422992.inst","inner_compute$c139688187970896.out"],
          ["inner_compute$i139688188301648_i139688190198224.inst","inner_compute$c139688187971856.out"],
          ["self.clk","inner_compute$i139688188218768_i139688190422992.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write.0","inner_compute$i139688188218768_i139688190422992.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.0","inner_compute$i139688188218768_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.0","inner_compute$i139688188218768_i139688190422992.inputs1"],
          ["inner_compute$i139688188219088_i139688189529232.O0","inner_compute$i139688188218768_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188219088_i139688189529232.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_7_read.0","inner_compute$i139688188219088_i139688189529232.inputs1"],
          ["inner_compute$i139688188267472_i139688190422992.O0","inner_compute$i139688188219088_i139688189529232.inputs2"],
          ["self.clk","inner_compute$i139688188267472_i139688190422992.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.1","inner_compute$i139688188267472_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.1","inner_compute$i139688188267472_i139688190422992.inputs1"],
          ["inner_compute$i139688188267600_i139688190422992.O0","inner_compute$i139688188267472_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188267600_i139688190422992.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.2","inner_compute$i139688188267600_i139688190422992.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.2","inner_compute$i139688188267600_i139688190422992.inputs1"],
          ["inner_compute$i139688188301648_i139688190198224.O0","inner_compute$i139688188267600_i139688190422992.inputs2"],
          ["self.clk","inner_compute$i139688188301648_i139688190198224.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.3","inner_compute$i139688188301648_i139688190198224.inputs0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_7_read.3","inner_compute$i139688188301648_i139688190198224.inputs1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_1_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_1_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_6_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_6_op_hcompute_hw_output_stencil_2_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_2_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_3_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__677.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__680.out"]
        ]
      },
      "hcompute_conv_stencil_1_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688192485328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "i139688189669264_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688189669264_i139688189243472.inst","c139688192485328.out"],
          ["self.clk","i139688189669264_i139688189243472.CLK"],
          ["self.out_conv_stencil","i139688189669264_i139688189243472.O0"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__683.out"]
        ]
      },
      "hcompute_conv_stencil_2_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688188977872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "i139688189529168_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688189529168_i139688189243472.inst","c139688188977872.out"],
          ["self.clk","i139688189529168_i139688189243472.CLK"],
          ["self.out_conv_stencil","i139688189529168_i139688189243472.O0"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__686.out"]
        ]
      },
      "hcompute_conv_stencil_3_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688189129936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "i139688188977680_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688188977680_i139688189243472.inst","c139688189129936.out"],
          ["self.clk","i139688188977680_i139688189243472.CLK"],
          ["self.out_conv_stencil","i139688188977680_i139688189243472.O0"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_696_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_698_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696.out","add_696_702_703.in0"],
          ["add_conv_stencil_1_701_702.out","add_696_702_703.in1"],
          ["self.out_conv_stencil","add_696_702_703.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_697.out","add_697_700_701.in0"],
          ["add_698_699_700.out","add_697_700_701.in1"],
          ["add_conv_stencil_1_701_702.in1","add_697_700_701.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698.out","add_698_699_700.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699.out","add_698_699_700.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_701_702.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699.in1"]
        ]
      },
      "hcompute_conv_stencil_4_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688188818064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "c139688188820560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188820816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188821328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188838864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "i139688189085648_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688189129168_i139688190198224":{
            "modref":"global.WrappedPE"
          },
          "i139688189146192_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688189147536_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688189147984_i139688189529232":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688189147984_i139688189529232.inst","c139688188818064.out"],
          ["i139688189146192_i139688190422992.inst","c139688188820560.out"],
          ["i139688189085648_i139688190422992.inst","c139688188820816.out"],
          ["i139688189147536_i139688190422992.inst","c139688188821328.out"],
          ["i139688189129168_i139688190198224.inst","c139688188838864.out"],
          ["self.clk","i139688189085648_i139688190422992.CLK"],
          ["i139688189146192_i139688190422992.inputs2","i139688189085648_i139688190422992.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","i139688189085648_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","i139688189085648_i139688190422992.inputs1"],
          ["i139688189129168_i139688190198224.O0","i139688189085648_i139688190422992.inputs2"],
          ["self.clk","i139688189129168_i139688190198224.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","i139688189129168_i139688190198224.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","i139688189129168_i139688190198224.inputs1"],
          ["self.clk","i139688189146192_i139688190422992.CLK"],
          ["i139688189147984_i139688189529232.inputs2","i139688189146192_i139688190422992.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","i139688189146192_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i139688189146192_i139688190422992.inputs1"],
          ["self.clk","i139688189147536_i139688190422992.CLK"],
          ["self.out_conv_stencil","i139688189147536_i139688190422992.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","i139688189147536_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i139688189147536_i139688190422992.inputs1"],
          ["i139688189147984_i139688189529232.O0","i139688189147536_i139688190422992.inputs2"],
          ["self.clk","i139688189147984_i139688189529232.CLK"],
          ["self.in0_conv_stencil.0","i139688189147984_i139688189529232.inputs1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_731_737_738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_732_735_736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_733_734_735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_736_737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_731.out","add_731_737_738.in0"],
          ["add_conv_stencil_2_736_737.out","add_731_737_738.in1"],
          ["self.out_conv_stencil","add_731_737_738.out"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_732.out","add_732_735_736.in0"],
          ["add_733_734_735.out","add_732_735_736.in1"],
          ["add_conv_stencil_2_736_737.in1","add_732_735_736.out"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_733.out","add_733_734_735.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_734.out","add_733_734_735.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_736_737.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_731.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_731.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_732.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_732.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_733.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_733.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_734.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_734.in1"]
        ]
      },
      "hcompute_conv_stencil_5_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688188527952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188528336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188528912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188530576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "c139688188530640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "i139688188737424_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188839696_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "i139688188867728_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188867920_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188868112_i139688190198224":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688188737424_i139688190422992.inst","c139688188527952.out"],
          ["i139688188867728_i139688190422992.inst","c139688188528336.out"],
          ["i139688188867920_i139688190422992.inst","c139688188528912.out"],
          ["i139688188868112_i139688190198224.inst","c139688188530576.out"],
          ["i139688188839696_i139688189529232.inst","c139688188530640.out"],
          ["self.clk","i139688188737424_i139688190422992.CLK"],
          ["self.out_conv_stencil","i139688188737424_i139688190422992.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","i139688188737424_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i139688188737424_i139688190422992.inputs1"],
          ["i139688188839696_i139688189529232.O0","i139688188737424_i139688190422992.inputs2"],
          ["self.clk","i139688188839696_i139688189529232.CLK"],
          ["self.in0_conv_stencil.0","i139688188839696_i139688189529232.inputs1"],
          ["i139688188867728_i139688190422992.O0","i139688188839696_i139688189529232.inputs2"],
          ["self.clk","i139688188867728_i139688190422992.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","i139688188867728_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i139688188867728_i139688190422992.inputs1"],
          ["i139688188867920_i139688190422992.O0","i139688188867728_i139688190422992.inputs2"],
          ["self.clk","i139688188867920_i139688190422992.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","i139688188867920_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","i139688188867920_i139688190422992.inputs1"],
          ["i139688188868112_i139688190198224.O0","i139688188867920_i139688190422992.inputs2"],
          ["self.clk","i139688188868112_i139688190198224.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","i139688188868112_i139688190198224.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","i139688188868112_i139688190198224.inputs1"]
        ]
      },
      "hcompute_conv_stencil_6":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_766_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_767_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_768_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_766":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_766.out","add_766_772_773.in0"],
          ["add_conv_stencil_3_771_772.out","add_766_772_773.in1"],
          ["self.out_conv_stencil","add_766_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_767.out","add_767_770_771.in0"],
          ["add_768_769_770.out","add_767_770_771.in1"],
          ["add_conv_stencil_3_771_772.in1","add_767_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_768.out","add_768_769_770.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_769.out","add_768_769_770.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_767.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_767.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_768.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_768.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_769.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_769.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_766.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_766.in1"]
        ]
      },
      "hcompute_conv_stencil_6_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688188236496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188237520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188238224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688188239184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "c139688188239248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "i139688188513936_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "i139688188554960_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188576848_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188577104_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188577424_i139688190198224":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688188576848_i139688190422992.inst","c139688188236496.out"],
          ["i139688188577104_i139688190422992.inst","c139688188237520.out"],
          ["i139688188554960_i139688190422992.inst","c139688188238224.out"],
          ["i139688188577424_i139688190198224.inst","c139688188239184.out"],
          ["i139688188513936_i139688189529232.inst","c139688188239248.out"],
          ["self.clk","i139688188513936_i139688189529232.CLK"],
          ["i139688188554960_i139688190422992.inputs2","i139688188513936_i139688189529232.O0"],
          ["self.in0_conv_stencil.0","i139688188513936_i139688189529232.inputs1"],
          ["i139688188576848_i139688190422992.O0","i139688188513936_i139688189529232.inputs2"],
          ["self.clk","i139688188554960_i139688190422992.CLK"],
          ["self.out_conv_stencil","i139688188554960_i139688190422992.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","i139688188554960_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","i139688188554960_i139688190422992.inputs1"],
          ["self.clk","i139688188576848_i139688190422992.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","i139688188576848_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i139688188576848_i139688190422992.inputs1"],
          ["i139688188577104_i139688190422992.O0","i139688188576848_i139688190422992.inputs2"],
          ["self.clk","i139688188577104_i139688190422992.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","i139688188577104_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i139688188577104_i139688190422992.inputs1"],
          ["i139688188577424_i139688190198224.O0","i139688188577104_i139688190422992.inputs2"],
          ["self.clk","i139688188577424_i139688190198224.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","i139688188577424_i139688190198224.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","i139688188577424_i139688190198224.inputs1"]
        ]
      },
      "hcompute_conv_stencil_7":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_801_807_808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_802_805_806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_803_804_805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_4_806_807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_801.out","add_801_807_808.in0"],
          ["add_conv_stencil_4_806_807.out","add_801_807_808.in1"],
          ["self.out_conv_stencil","add_801_807_808.out"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_802.out","add_802_805_806.in0"],
          ["add_803_804_805.out","add_802_805_806.in1"],
          ["add_conv_stencil_4_806_807.in1","add_802_805_806.out"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_803.out","add_803_804_805.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_804.out","add_803_804_805.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_4_806_807.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_801.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_801.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_802.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_802.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_803.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_803.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_804.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_804.in1"]
        ]
      },
      "hcompute_conv_stencil_7_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688187964816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "c139688187969680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688187970192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688187970896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "c139688187971856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "i139688188218768_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188219088_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "i139688188267472_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188267600_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "i139688188301648_i139688190198224":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688188219088_i139688189529232.inst","c139688187964816.out"],
          ["i139688188267472_i139688190422992.inst","c139688187969680.out"],
          ["i139688188267600_i139688190422992.inst","c139688187970192.out"],
          ["i139688188218768_i139688190422992.inst","c139688187970896.out"],
          ["i139688188301648_i139688190198224.inst","c139688187971856.out"],
          ["self.clk","i139688188218768_i139688190422992.CLK"],
          ["self.out_conv_stencil","i139688188218768_i139688190422992.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","i139688188218768_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i139688188218768_i139688190422992.inputs1"],
          ["i139688188219088_i139688189529232.O0","i139688188218768_i139688190422992.inputs2"],
          ["self.clk","i139688188219088_i139688189529232.CLK"],
          ["self.in0_conv_stencil.0","i139688188219088_i139688189529232.inputs1"],
          ["i139688188267472_i139688190422992.O0","i139688188219088_i139688189529232.inputs2"],
          ["self.clk","i139688188267472_i139688190422992.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","i139688188267472_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i139688188267472_i139688190422992.inputs1"],
          ["i139688188267600_i139688190422992.O0","i139688188267472_i139688190422992.inputs2"],
          ["self.clk","i139688188267600_i139688190422992.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","i139688188267600_i139688190422992.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","i139688188267600_i139688190422992.inputs1"],
          ["i139688188301648_i139688190198224.O0","i139688188267600_i139688190422992.inputs2"],
          ["self.clk","i139688188301648_i139688190198224.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","i139688188301648_i139688190198224.inputs0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","i139688188301648_i139688190198224.inputs1"]
        ]
      },
      "hcompute_conv_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139688189244816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "i139688196867024_i139688189243472":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139688196867024_i139688189243472.inst","c139688189244816.out"],
          ["self.clk","i139688196867024_i139688189243472.CLK"],
          ["self.out_conv_stencil","i139688196867024_i139688189243472.O0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_6_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_7_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U91_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U92_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U93_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U9_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U5"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.chain_chain_en","chain_disen_const_U91_lutcnst0.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.chain_chain_en","chain_disen_const_U92_lutcnst0.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.chain_chain_en","chain_disen_const_U93_lutcnst0.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.chain_chain_en","chain_disen_const_U9_lutcnst0.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.stencil_valid","self.op_hcompute_conv_stencil_4_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.stencil_valid","self.op_hcompute_conv_stencil_5_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.3"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.stencil_valid","self.op_hcompute_conv_stencil_6_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.3"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.stencil_valid","self.op_hcompute_conv_stencil_7_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.rst_n","ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.clk_en","ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst1.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.rst_n","ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.clk_en","ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst1.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.rst_n","ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.clk_en","ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst1.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.rst_n","ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.clk_en","ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst1.O1"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_6_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_7_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U2610_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U2611_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U2612_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U2613_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U2614_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U2615_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U261_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U262_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U263_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U264_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U265_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U266_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U267_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U268_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U269_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "chain_disen_const_U26_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[64],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[65],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[66],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[67],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[68],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[69],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[70],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[71],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[72],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[73],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[74],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[75],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[76],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[77],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[78],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[79],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.chain_chain_en","chain_disen_const_U2610_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.chain_chain_en","chain_disen_const_U2611_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.chain_chain_en","chain_disen_const_U2612_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.chain_chain_en","chain_disen_const_U2613_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.chain_chain_en","chain_disen_const_U2614_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.chain_chain_en","chain_disen_const_U2615_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.chain_chain_en","chain_disen_const_U261_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.chain_chain_en","chain_disen_const_U262_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.chain_chain_en","chain_disen_const_U263_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.chain_chain_en","chain_disen_const_U264_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.chain_chain_en","chain_disen_const_U265_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.chain_chain_en","chain_disen_const_U266_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.chain_chain_en","chain_disen_const_U267_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.chain_chain_en","chain_disen_const_U268_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.chain_chain_en","chain_disen_const_U269_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.chain_chain_en","chain_disen_const_U26_lutcnst0.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.data_out_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.stencil_valid","self.op_hcompute_conv_stencil_4_read_extra_ctrl"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.data_out_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.data_out_0","self.op_hcompute_conv_stencil_6_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.data_out_0","self.op_hcompute_conv_stencil_7_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.rst_n","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const1_lutcnst1.O1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.clk_en","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const_lutcnst1.O1"]
        ]
      },
      "mapping_function_0":{
        "type":["Record",[
          ["in0",["Array",16,"BitIn"]],
          ["in1",["Array",16,"BitIn"]],
          ["in2",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "mapping_function_0_comb_inst0$magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0.out","mapping_function_0_comb_inst0$magma_Bits_16_add_inst0.in0"],
          ["self.in2","mapping_function_0_comb_inst0$magma_Bits_16_add_inst0.in1"],
          ["self.O","mapping_function_0_comb_inst0$magma_Bits_16_add_inst0.out"],
          ["self.in0","mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0.in0"],
          ["self.in1","mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0.in1"]
        ]
      },
      "mapping_function_0_comb":{
        "type":["Record",[
          ["in0",["Array",16,"BitIn"]],
          ["in1",["Array",16,"BitIn"]],
          ["in2",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["magma_Bits_16_mul_inst0.out","magma_Bits_16_add_inst0.in0"],
          ["self.in2","magma_Bits_16_add_inst0.in1"],
          ["self.O","magma_Bits_16_add_inst0.out"],
          ["self.in0","magma_Bits_16_mul_inst0.in0"],
          ["self.in1","magma_Bits_16_mul_inst0.in1"]
        ]
      },
      "mapping_function_1":{
        "type":["Record",[
          ["in0",["Array",16,"BitIn"]],
          ["in1",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0","mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0.in0"],
          ["self.in1","mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0.in1"],
          ["self.O","mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0.out"]
        ]
      },
      "mapping_function_1_comb":{
        "type":["Record",[
          ["in0",["Array",16,"BitIn"]],
          ["in1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0","magma_Bits_16_mul_inst0.in0"],
          ["self.in1","magma_Bits_16_mul_inst0.in1"],
          ["self.O","magma_Bits_16_mul_inst0.out"]
        ]
      },
      "mapping_function_2":{
        "type":["Record",[
          ["bit_const0","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O","Bit"]
        ]],
        "connections":[
          ["self.bit_const0","self.O"]
        ]
      },
      "mapping_function_2_comb":{
        "type":["Record",[
          ["bit_const0","BitIn"],
          ["O","Bit"]
        ]],
        "connections":[
          ["self.bit_const0","self.O"]
        ]
      },
      "mapping_function_3":{
        "type":["Record",[
          ["in1",["Array",16,"BitIn"]],
          ["in2",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "mapping_function_3_comb_inst0$magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1","mapping_function_3_comb_inst0$magma_Bits_16_add_inst0.in0"],
          ["self.in2","mapping_function_3_comb_inst0$magma_Bits_16_add_inst0.in1"],
          ["self.O","mapping_function_3_comb_inst0$magma_Bits_16_add_inst0.out"]
        ]
      },
      "mapping_function_3_comb":{
        "type":["Record",[
          ["in1",["Array",16,"BitIn"]],
          ["in2",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1","magma_Bits_16_add_inst0.in0"],
          ["self.in2","magma_Bits_16_add_inst0.in1"],
          ["self.O","magma_Bits_16_add_inst0.out"]
        ]
      },
      "mapping_function_4":{
        "type":["Record",[
          ["const1",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.const1","self.O"]
        ]
      },
      "mapping_function_4_comb":{
        "type":["Record",[
          ["const1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.const1","self.O"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U44":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U34":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U35":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U49":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U48":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U50":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U29":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U30":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet_layer_gen":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_6_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_6_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "conv_stencil$chain_disen_const_U41_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$chain_disen_const_U42_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$chain_disen_const_U43_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$chain_disen_const_U4_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_0_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"in2agg_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[19995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[20000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          },
          "conv_stencil$ub_conv_stencil_cyclic_1_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_1_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[29995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[30000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          },
          "conv_stencil$ub_conv_stencil_cyclic_2_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_2_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[39995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[40000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          },
          "conv_stencil$ub_conv_stencil_cyclic_3_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_3_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[49995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"stencil_valid":{"cycle_starting_addr":[50000],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[50000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U91_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U92_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U93_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U9_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U5"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U2610_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U2611_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U2612_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U2613_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U2614_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U2615_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U261_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U262_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U263_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U264_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U265_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U266_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U267_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U268_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U269_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U26_lutcnst0":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[64],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[65],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[66],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[67],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[68],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[69],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[70],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[71],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[72],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[73],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[74],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[75],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[76],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[77],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[78],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const1_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const_lutcnst1":{
            "modref":"global.WrappedPE"
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[79],"cycle_stride":[64],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[16,64],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}}], "mode":["String","lake"]}
          },
          "io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_1_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16_hw_output_stencil_clkwrk_6_op_hcompute_hw_output_stencil_2_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16_hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_1_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_6_op_hcompute_hw_output_stencil_2_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_conv_stencil$inner_compute$c139688189244816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "op_hcompute_conv_stencil$inner_compute$i139688196867024_i139688189243472":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$c139688192485328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$i139688189669264_i139688189243472":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_2$inner_compute$c139688188977872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "op_hcompute_conv_stencil_2$inner_compute$i139688189529168_i139688189243472":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_3$inner_compute$c139688189129936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h000000"]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$i139688188977680_i139688189243472":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_4$inner_compute$c139688188818064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c139688188820560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c139688188820816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c139688188821328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c139688188838864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$i139688189085648_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_4$inner_compute$i139688189129168_i139688190198224":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_4$inner_compute$i139688189146192_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_4$inner_compute$i139688189147536_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_4$inner_compute$i139688189147984_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_5$inner_compute$c139688188527952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c139688188528336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c139688188528912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c139688188530576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c139688188530640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$i139688188737424_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_5$inner_compute$i139688188839696_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_5$inner_compute$i139688188867728_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_5$inner_compute$i139688188867920_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_5$inner_compute$i139688188868112_i139688190198224":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_6$inner_compute$c139688188236496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_6$inner_compute$c139688188237520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_6$inner_compute$c139688188238224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_6$inner_compute$c139688188239184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "op_hcompute_conv_stencil_6$inner_compute$c139688188239248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "op_hcompute_conv_stencil_6$inner_compute$i139688188513936_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_6$inner_compute$i139688188554960_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_6$inner_compute$i139688188576848_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_6$inner_compute$i139688188577104_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_6$inner_compute$i139688188577424_i139688190198224":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_7$inner_compute$c139688187964816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h0c0000"]}
          },
          "op_hcompute_conv_stencil_7$inner_compute$c139688187969680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_7$inner_compute$c139688187970192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_7$inner_compute$c139688187970896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h080000"]}
          },
          "op_hcompute_conv_stencil_7$inner_compute$c139688187971856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",22]},
            "modargs":{"value":[["BitVector",22],"22'h100000"]}
          },
          "op_hcompute_conv_stencil_7$inner_compute$i139688188218768_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_7$inner_compute$i139688188219088_i139688189529232":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_7$inner_compute$i139688188267472_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_7$inner_compute$i139688188267600_i139688190422992":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_conv_stencil_7$inner_compute$i139688188301648_i139688190198224":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.chain_chain_en","conv_stencil$chain_disen_const_U41_lutcnst0.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.chain_chain_en","conv_stencil$chain_disen_const_U42_lutcnst0.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.chain_chain_en","conv_stencil$chain_disen_const_U43_lutcnst0.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.chain_chain_en","conv_stencil$chain_disen_const_U4_lutcnst0.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.rst_n","conv_stencil$ub_conv_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.clk_en","conv_stencil$ub_conv_stencil_cyclic_0_0_0_clk_en_const_lutcnst1.O1"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147536_i139688190422992.O0","conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil$inner_compute$i139688196867024_i139688189243472.O0","conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.data_in_1"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147984_i139688189529232.inputs1","conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.data_out_0"],
          ["io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_write_0.in","conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.data_out_1"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_cyclic_0_0_0_garnet.flush"],
          ["conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.rst_n","conv_stencil$ub_conv_stencil_cyclic_1_0_0_clk_en_const1_lutcnst1.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.clk_en","conv_stencil$ub_conv_stencil_cyclic_1_0_0_clk_en_const_lutcnst1.O1"],
          ["op_hcompute_conv_stencil_1$inner_compute$i139688189669264_i139688189243472.O0","conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188737424_i139688190422992.O0","conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.data_in_1"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188839696_i139688189529232.inputs1","conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.data_out_0"],
          ["io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_1_write_0.in","conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.data_out_1"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_cyclic_1_0_0_garnet.flush"],
          ["conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.clk_en","conv_stencil$ub_conv_stencil_cyclic_2_0_0_clk_en_const1_lutcnst1.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.rst_n","conv_stencil$ub_conv_stencil_cyclic_2_0_0_clk_en_const_lutcnst1.O1"],
          ["op_hcompute_conv_stencil_2$inner_compute$i139688189529168_i139688189243472.O0","conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188554960_i139688190422992.O0","conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.data_in_1"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188513936_i139688189529232.inputs1","conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.data_out_0"],
          ["io16_hw_output_stencil_clkwrk_6_op_hcompute_hw_output_stencil_2_write_0.in","conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.data_out_1"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_cyclic_2_0_0_garnet.flush"],
          ["conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.rst_n","conv_stencil$ub_conv_stencil_cyclic_3_0_0_clk_en_const1_lutcnst1.O1"],
          ["conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.clk_en","conv_stencil$ub_conv_stencil_cyclic_3_0_0_clk_en_const_lutcnst1.O1"],
          ["op_hcompute_conv_stencil_3$inner_compute$i139688188977680_i139688189243472.O0","conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188218768_i139688190422992.O0","conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.data_in_1"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188219088_i139688189529232.inputs1","conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.data_out_0"],
          ["io16_hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write_0.in","conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.data_out_1"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.flush"],
          ["io1_hw_output_stencil_clkwrk_7_op_hcompute_hw_output_stencil_3_write_valid.in","conv_stencil$ub_conv_stencil_cyclic_3_0_0_garnet.stencil_valid"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U91_lutcnst0.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U92_lutcnst0.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U93_lutcnst0.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U9_lutcnst0.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const1_lutcnst1.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147536_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188737424_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188554960_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188218768_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const1_lutcnst1.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189146192_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867728_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188576848_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267472_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const1_lutcnst1.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189129168_i139688190198224.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188868112_i139688190198224.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577424_i139688190198224.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188301648_i139688190198224.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const1_lutcnst1.O1"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189085648_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867920_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577104_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267600_i139688190422992.inputs1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U2610_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U2611_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U2612_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U2613_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U2614_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U2615_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U261_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U262_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U263_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U264_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U265_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U266_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U267_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U268_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U269_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U26_lutcnst0.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147536_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189146192_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189129168_i139688190198224.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189085648_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188737424_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867728_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188868112_i139688190198224.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867920_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188554960_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188576848_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577424_i139688190198224.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577104_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188218768_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_0_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267472_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_1_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188301648_i139688190198224.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_2_garnet.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.rst_n","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const1_lutcnst1.O1"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.clk_en","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_clk_en_const_lutcnst1.O1"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267600_i139688190422992.inputs0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_3_3_garnet.flush"],
          ["op_hcompute_conv_stencil$inner_compute$i139688196867024_i139688189243472.inst","op_hcompute_conv_stencil$inner_compute$c139688189244816.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$i139688189669264_i139688189243472.inst","op_hcompute_conv_stencil_1$inner_compute$c139688192485328.out"],
          ["op_hcompute_conv_stencil_2$inner_compute$i139688189529168_i139688189243472.inst","op_hcompute_conv_stencil_2$inner_compute$c139688188977872.out"],
          ["op_hcompute_conv_stencil_3$inner_compute$i139688188977680_i139688189243472.inst","op_hcompute_conv_stencil_3$inner_compute$c139688189129936.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147984_i139688189529232.inst","op_hcompute_conv_stencil_4$inner_compute$c139688188818064.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189146192_i139688190422992.inst","op_hcompute_conv_stencil_4$inner_compute$c139688188820560.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189085648_i139688190422992.inst","op_hcompute_conv_stencil_4$inner_compute$c139688188820816.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147536_i139688190422992.inst","op_hcompute_conv_stencil_4$inner_compute$c139688188821328.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189129168_i139688190198224.inst","op_hcompute_conv_stencil_4$inner_compute$c139688188838864.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189146192_i139688190422992.inputs2","op_hcompute_conv_stencil_4$inner_compute$i139688189085648_i139688190422992.O0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189129168_i139688190198224.O0","op_hcompute_conv_stencil_4$inner_compute$i139688189085648_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147984_i139688189529232.inputs2","op_hcompute_conv_stencil_4$inner_compute$i139688189146192_i139688190422992.O0"],
          ["op_hcompute_conv_stencil_4$inner_compute$i139688189147984_i139688189529232.O0","op_hcompute_conv_stencil_4$inner_compute$i139688189147536_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188737424_i139688190422992.inst","op_hcompute_conv_stencil_5$inner_compute$c139688188527952.out"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867728_i139688190422992.inst","op_hcompute_conv_stencil_5$inner_compute$c139688188528336.out"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867920_i139688190422992.inst","op_hcompute_conv_stencil_5$inner_compute$c139688188528912.out"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188868112_i139688190198224.inst","op_hcompute_conv_stencil_5$inner_compute$c139688188530576.out"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188839696_i139688189529232.inst","op_hcompute_conv_stencil_5$inner_compute$c139688188530640.out"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188839696_i139688189529232.O0","op_hcompute_conv_stencil_5$inner_compute$i139688188737424_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867728_i139688190422992.O0","op_hcompute_conv_stencil_5$inner_compute$i139688188839696_i139688189529232.inputs2"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188867920_i139688190422992.O0","op_hcompute_conv_stencil_5$inner_compute$i139688188867728_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_5$inner_compute$i139688188868112_i139688190198224.O0","op_hcompute_conv_stencil_5$inner_compute$i139688188867920_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188576848_i139688190422992.inst","op_hcompute_conv_stencil_6$inner_compute$c139688188236496.out"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577104_i139688190422992.inst","op_hcompute_conv_stencil_6$inner_compute$c139688188237520.out"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188554960_i139688190422992.inst","op_hcompute_conv_stencil_6$inner_compute$c139688188238224.out"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577424_i139688190198224.inst","op_hcompute_conv_stencil_6$inner_compute$c139688188239184.out"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188513936_i139688189529232.inst","op_hcompute_conv_stencil_6$inner_compute$c139688188239248.out"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188554960_i139688190422992.inputs2","op_hcompute_conv_stencil_6$inner_compute$i139688188513936_i139688189529232.O0"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188576848_i139688190422992.O0","op_hcompute_conv_stencil_6$inner_compute$i139688188513936_i139688189529232.inputs2"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577104_i139688190422992.O0","op_hcompute_conv_stencil_6$inner_compute$i139688188576848_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_6$inner_compute$i139688188577424_i139688190198224.O0","op_hcompute_conv_stencil_6$inner_compute$i139688188577104_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188219088_i139688189529232.inst","op_hcompute_conv_stencil_7$inner_compute$c139688187964816.out"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267472_i139688190422992.inst","op_hcompute_conv_stencil_7$inner_compute$c139688187969680.out"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267600_i139688190422992.inst","op_hcompute_conv_stencil_7$inner_compute$c139688187970192.out"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188218768_i139688190422992.inst","op_hcompute_conv_stencil_7$inner_compute$c139688187970896.out"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188301648_i139688190198224.inst","op_hcompute_conv_stencil_7$inner_compute$c139688187971856.out"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188219088_i139688189529232.O0","op_hcompute_conv_stencil_7$inner_compute$i139688188218768_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267472_i139688190422992.O0","op_hcompute_conv_stencil_7$inner_compute$i139688188219088_i139688189529232.inputs2"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188267600_i139688190422992.O0","op_hcompute_conv_stencil_7$inner_compute$i139688188267472_i139688190422992.inputs2"],
          ["op_hcompute_conv_stencil_7$inner_compute$i139688188301648_i139688190198224.O0","op_hcompute_conv_stencil_7$inner_compute$i139688188267600_i139688190422992.inputs2"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
