  I
中文摘要 
近年來，於傳送端及接收端架設多重天線，藉由分集結合來改善衰減通道中無線通
信系統性能，已成為廣泛研究之焦點。然而，就行動端硬體的複雜性、高速回饋資訊率、
通道估測誤差和量化回饋誤差等實際上的問題限制了多重輸入多重輸出（MIMO）架構
的履行。因此，結合傳送選擇分集和接收最大比率結合（命名為：TAS/MRC）架構被
提出。TAS/MRC 架構可將大部份的天線陣列部署於傳送端，明顯地減少行動台的複雜
性，且於接收端只選擇總接收信號功率最大的單一傳送天線來輸送信號，而其他的傳送
天線則保持閒置，也可降低傳送及接收兩端硬體的複雜度。在保留住 MIMO 系統許多
的優點下，TAS/MRC 只需低速率的回饋輸送，且此架構對通道估測誤差及通道時變也
具有高度之強韌性。顯然地，TAS/MRC 架構能能夠在系統複雜度與性能之間取得一個
平衡點。 
由於 NTT DoCoMo 公司在 4G 無線系統中採用 16-QAM 和 64-QAM 調變方式，
所以於計劃中，我們以 QAM 調變方式推導出經由 Nakagami-m 衰減通道，TAS/MRC
架構之符元錯誤率（SER）與位元錯誤率之閉合表示式。此外， Nakagami 衰減通道
模型的參數值將延伸至非整數值。此研究成果將有助於評估於大範圍衰減條件的
Nakagami-m 通道，TAS/MRC 架構中 QAM 調變系統之性能。我們將以蒙地卡羅模擬
來驗證全部的分析結果。 
 
 
關鍵詞：正交振幅調變、結合傳送選擇分集和接收最大比率結合、多重輸入多重輸出、
分集、Nakagami-m 衰減通道。 
 
 
 
 
 
 
 
 
 
 
 
  1
1. 簡介 
 
電話，資料，圖片，網際網路和影像的傳輸都為未來的無線通信系統所需具備的功
能，然而傳統的單一天線已無法滿足上述多樣類型的服務，因此需要先進的天線陣列架
構[1]。一般在無線網路傳輸中，大多是利用二支天線切換接收的方式，選擇其中收訊較
好的一組天線來傳送或接收檔案，這種方式常會受到障礙物與其它電波的干擾，而影響
傳輸效能。但最新的多重輸入多重輸出（MIMO）技術則是利用多數天線同時傳送及接
收資料並合成訊號[2]，因此可克服通道衰減的影響，以達成高傳輸速率的需求，甚至
MIMO 還可以利用環境中的多重折射波來組合訊號，這對於隔間較多的房屋或是獨立大
樓環境，都具備不錯的訊號改善效果。於文獻[3]，[4]中也證實一個 MIMO 無線通訊系
統能夠大幅地增加系統容量並且改進性能。因此，智慧型天線陣列系統遂成為 4G 及
WiMAX（Worldwide Interoperability for Microwave Access）技術整體發展範疇中重點技
術之ㄧ[5]。 
基於考慮實務的應用，傳統的多重天線系統中射頻（radio frequency，RF）鏈路的
數量等於天線的總數，就以複雜度及成本而言對於硬體實現是一個挑戰。因此，少量天
線的架構於行動接收端，不但可降低 RF 鏈路的數量，並且對於下鏈路（downlink）輸
送也合乎實際需求。眾所周知，最大比率合成（Maximal Ratio Combining，MRC）是最
佳的線性結合的技術[6]，而選擇結合（Selection Combining，SC）架構[7]為一個簡單的
次佳技術，其僅需選擇最大的信號雜訊比（signal-to-noise ratio，SNR）的訊號做處理。
而結合兩種技術，於多重接收天線中選擇一個或是多個最大的瞬時 SNRs 之信號來做
MRC 結合，稱之為混合性選擇/最大比率結合（hybrid selection/maximal-ratio combining，
HS/MRC）架構[8]，HS/MRC 架構最主要特色為減少所需處理 RF 鏈路的數量，但對於
downlink 傳輸而言卻無法降低部署在行動端的天線數量。S. Thoen 等人於文獻[9]中首
先提出一個 MIMO 系統，經由 Rayleigh 衰減通道，以 BPSK 調變方式分析結合傳送選
擇分集/接收最大比率合成（Transmit Antenna Selection / Maximal-Ratio Combining，
TAS/MRC）架構之性能，其主要特色為把大部份的天線集中在傳送端，並於行動端維
持簡單且少量的接收天線。除此之外，相較於 HS/MRC 架構，其更進一步抗衡通道估測
誤差和通道時變，且僅需要單一傳送訊號回饋傳輸之強韌性等優點。因此，TAS/MRC
架構更適合無線通訊中 downlink 傳遞系統。Z. Chen 等人則於文獻[10]-[13]裡也證明
TAS/MRC 系統之優越性，然而比起文獻[9]，其導出更詳盡的位元錯誤率（bit error rate，
  3
1
2
TL
1
2
RL
1,1h
RT LL
h ,
kbˆ
⎡ ⎤ bitslogFeedback 2 TL
C
S
C
R
M
{ }iCmaxSignal
Uncoded
M M
 
 圖 1. TAS/MRC 分集系統示意圖 
 
⎭⎬
⎫
⎩⎨
⎧ == ∑
=≤≤
R
T
L
j
s
jii
Li N
EhCI
1 0
2
,
1
maxarg            (1) 
其中 jih , 為第 i 支傳送天線至第 j 支接收天線之衰減通道係數，通道響應 jih , 之平均功率
均為 2σ [13] ， sE 是平均符元能量、 0N 是包括背景雜訊及 MAI 的白色複數高斯雜訊
（AWGN）之功率，其統計特性為零平均值的隨機變數，並假設 Nakagami-m 衰減通道
有相同的統計分佈且相互獨立（identical independent distributed，i.i.d.）[13]。 
此系統優點為在任意通道變化情況下，僅需對單一傳送天線之傳送做處理。而決定
回饋訊息位元的長度，是由接收端基於(1)式辨別，共有 ⎡ ⎤TL2log 個位元，其中 ⎡ ⎤x 定義
為最小整數且不會比 x 更小。舉例來說，當傳送天線為四支（ 4=TL ）時僅需要 2 個位
元回饋資訊。 
因此，可獲得 M-QAM 調變於 TAS/MRC 系統中 I 之 PDF 為 [16, p.194, eq. (6.79)] 
( ) [ ]
1
1 ,)exp(
)(
−
− ⎥⎦
⎤⎢⎣
⎡
⎟⎟⎠
⎞
⎜⎜⎝
⎛−⎟⎟⎠
⎞
⎜⎜⎝
⎛
Γ=
T
R
R
T
L
s
s
R
s
smL
s
mL
s
L
R
T
sI
mmLmm
mL
Lp γ
γγγ
γγγγ      (2) 
其中， sγ 是第 i 支傳送天線到第 j 支接收天線經由 Nakagami-m 衰減通道中所接收到的
瞬時 SNR/Symbol/Channel，其 02 NEss σγ = 為每一通道平均 SNR/Symbol/Channel，
),( ⋅⋅γ 定義為 incomplete gamma function。 
所以對同調 M-QAM 信號以通道係數 sγ 之條件符元錯誤率，可以表示成[17, p.324 ,eq. 
(9.20)] 
( ) ( )ss BQMe γγ 2114|PSER ⎟⎠⎞⎜⎝⎛ −=           (3) 
  5
( ) ( ) ( )
[ ]( )
mlmLlmLF
klmL
k
L
mL
L
M
s
RR
mLk
l
lmL
sRl
m
m
L
k
Tk
R
T
R
R
T
integer,
1
1;1;5.0,1
)1)(1()5.0(
1
1
1
!1
112P
12
1
0
)(
1
0
SER
⎟⎟⎠
⎞
⎜⎜⎝
⎛
+++++×
++++Γ×
+⎟⎟⎠
⎞
⎜⎜⎝
⎛ −−−⎟⎠
⎞⎜⎝
⎛ −=
∑
∑
−
=
+−
−
=
γ
γα
γπ
γ
      (9) 
其中， );,(12 ⋅⋅⋅F 定義為 Gauss hypergeometric frnction [18, p. 556, eq.(15.1.1)] 及
)1)(1(2
3
−+= Mkm
s
m
γγ 。 
2.2  非整數值 m 時，SER 性能分析 
當衰減通道參數 m 為非整數值時，於分析(2)式時，將會非常的複雜，因為 ),( ⋅⋅γ 為
無限的級數展開式，如下所示 
∑∞
=
+
+
−
=⎟⎟⎠
⎞
⎜⎜⎝
⎛
0 )(!
)()1(
,
l R
lmL
s
sl
s
sR
R lmLl
m
mLmL
R
γ
γ
γ
γγ          (10) 
然而，我們還是可以依據文獻[15]中多項式展開之方法，將(4)式 [ ] 1),( −⋅⋅ TLγ 項改寫為 
∑∞
=
−+
−
⋅=⎥⎦
⎤⎢⎣
⎡
⎟⎟⎠
⎞
⎜⎜⎝
⎛
0
)1(
1
)(,
l
LmLl
s
s
l
L
s
sR
R
TR
T
mmLmL γ
γβγ
γγ        (11) 
其中， lβ 是
1
0 )(!
)()1(
−
∞
=
+
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
+
−
∑
T
R
L
l R
lmL
s
sl
lmLl
m
γ
γ
對 lmLs R +γ 展開式之係數，且 ( ) ( )10 −−= TLRmLβ 、 
( )( )
( ) nl
l
n R
T
n
R
l cnmLn
nlLn
l
mL
−
=
∑ + +−−−= 1 !
1)1(β ， 1≥l 。 
類似參數 m 為整數值時之推導過程，我們就可獲得當衰減通道參數 m，其包含非整
數值之符元錯誤率為 
[ ] ( ) ( )
mlLmLlLmLF
lLmL
lLmL
mL
L
M
m
TRTR
lLmL
m
l TR
TR
l
m
m
L
R
T TR
T
noninteger,
1
1;1;
2
1,1
1
)(
2
1
1)(
112P
12
)(
0
SER
⎟⎟⎠
⎞
⎜⎜⎝
⎛
+++++×
++
⎟⎠
⎞⎜⎝
⎛ ++Γ
×+Γ⎟⎠
⎞⎜⎝
⎛ −= +−
∞
=
∑
γ
γβγπ
γ
 (12) 
其中，
mM
s
m )1(2
3
−=
γγ 。 
進一步，以格雷碼（Gray-coded）作位元配置，且每個載波承載相同位元數之情況
  7
均 SNR/Bit/Channel（ bγ ）訊號由 0～15dB 逐漸變大時，如圖二所示，其模擬結果與我
們的理論值十分吻合。而從圖中可以明顯的發現以固定傳送天線支數而言，在獲得相同
bγ 情況下，觀察 5.0=m 、 1=m 、 2=m 和 4=m 的變化情況，發現當m 值越大，錯誤機
率便逐漸變小，效能變好。除此之外，其 2=RL （藍色實線部份）及 3=RL （紅色虛線
部份），來觀察 BER 的變化，其分析圖形發現在當衰落係數m固定時，接收天線數目
越大，分集效果越顯著，錯誤機率也因而變小，亦即效能逐漸變好。 
此外，表 I 為針對不同的衰減係數與接收天線數目，系統在達到 410− BER 情形下所
需之 average SNR/Bit/Channel（ bγ ）。從表中可以發現，我們固定傳送天線為 2 支
（ 2=TL ），其傳送天線 1～3 支逐漸變大時，觀察 average SNR/Bit/Channel（ bγ ）之變
化，發現 TAS/MRC 系統中增加接收天線的數量可以大幅的降低發射功率。舉例來說，
我們比較 1=RL 及 3=RL 情況，其 bγ 相差約有 22.2dB 之多。然而，當 4=m 時，無論是接
收天線數目為 2 或 3 的情況，接收天線數目逐漸變大時，其 BER 性能之提昇並不明顯，
因為當 m 越大時，Nakagami-m 衰減通道 PDF 會越集中，而漸漸形成為一個脈衝（pulse）
響應，對信號衰落的程度之影響相對變小，TAS/MRC 分集技術對系統性能的提昇作用
也相對降低。 
 
4. 結論 
 
在本計劃中，我們探討在 Nakagami-m 衰落通道環境中，TAS/MRC 之閉迴路架構
之系統性能，並推導出在可涵蓋通用衰減環境的 Nakagami-m 通道中，系統的 SER 和
BER 封閉解表示式，並對所推導的 SER 和 BER 數學式以數值方法討論，模擬值也驗證
了理論推導的正確性。在 Nakagami-m 衰減通道環境的 TAS/MRC 系統，其性能與天線
支數、Nakagami-m 衰落通道參數、位元能量等參數有關。分析推導結果得知，當天線
支數越多，分集效果越顯著，系統性能改善幅度越高，此外，當 Nakagami-m 衰落通道
參數越低的環境中，TAS/MRC 之架構對於改善系統 BER 的性能愈顯著。此成果有助於
在大範圍衰減條件 Nakagami-m 通道中，達成特定 M-QAM 調變系統性能，評估所需
TAS/MRC 分集天線陣列之複雜度。 
 
 
 
  9
[4] G. J. Foschini and M. J. Gans, “On limits of wireless communications in a fading 
environment when using multiple antennas,” Wireless Pers. Commun., vol. 6, pp. 311-335, 
Mar. 1998. 
[5] S. G. Glisic, Advanced Wireless Communications 4G Technologies, John Wiley & Sons, 
2004. 
[6] D. G. Brennan, “Linear diversity combining techniques,” Proc. IRE, vol. 47, no. 6, pp. 
1075-1102, June 1959. 
[7] W. C. Jakes., Microwave Mobile Communications, Piscataway, NJ: IEEE Press, 1994. 
[8] M. Z. Win and J. H. Winters, “Analysis of hybrid selection/maximal-ratio combining in 
Rayleigh fading,” IEEE Trans. Commun., vol. 47, no. 12, pp. 1773-1776, Dec. 1999. 
[9] S. Thoen, L. Perre, B. Gyselinckx, and M. Engels, “Performance analysis of combined 
transmit-SC/receive-MRC”, IEEE Trans. Commun., vol. 49, no. 1, pp. 5-8, Jan. 2001. 
[10] Z. Chen, B. Vucetic, and J. Yuan, “Comparison of three closed-loop transmit diversity 
schemes,” in Proc. of IEEE VTC’03 Spring, Jeju Island, Korea, pp. 751-754, Apr. 2003. 
[11] Z. Chen, B. Vucetic, J. Yuan, and K. Lo, “Analysis of transmit antenna 
selection/maximal-ratio combinings in Rayleigh fading channels,” in Proc. of IEEE 
ICCT’03, Beijing, P.R.China, pp. 1532-1536, Apr. 2003. 
[12] Z. Chen, J. Yuan, B. Vucetic, and Z. Zhou, “Performance of Alamouti scheme with 
transmit antenna selection,” Electron. Lett., vol. 39, no. 23, pp. 1666-1668, Nov. 2003. 
[13] Z. Chen, J. Yuan, B. Vucetic, “Analysis of transmit antenna selection/maximal-ratio 
combining in rayleigh fading channels,” IEEE Trans. Veh. Tech., vol. 54, no. 4, pp. 
1312-1321, July 2005. 
[14] H. Suzuki, “A statistical model for urban radio propagation,” IEEE Trans. Commun., vol. 
27, no. 4, pp. 657-670, Apr. 1979. 
[15] 江景泰 ,洪嘉俊 ,吳榮慶 , “MIMO系統結合傳送選擇分集 /接收最大比率合成於
Nakagami-m 衰減通道中BER性能分析,” 2006全國電信研討會, DEC.,高雄. 
[16] A. Papoulis and S. U. Pillai, Probability, Random Variables and. Stochastic Processes, 
4th ed., McGraw-Hill, 2002. 
 
  11
͟ռ૰ᆄ˞ࠂവЙَཥटے!
■ 可申請專利  □ 可技術移轉!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!日期：97 年 7 月 9日!
國科會補助計畫 
計畫名稱：QAM 系統於 Nakagami-m 衰減通道中傳送選擇分集/
接收最大比率合成之性能分析 
計畫主持人：江景泰  教授 
計畫編號：NSC 96－2221－E－214－073 學門領域：電信工程 
技術/創作名稱 任意 Nakagami-m 衰減通道中 QAM 調變系統之精確位元錯誤率法 
發明人/創作人 江景泰 
中文： 
我們推導出可涵蓋通用衰減環境的 Nakagami-m 通道中，
QAM 調變系統精確位元錯誤率理論表示式，並以蒙地卡羅模
擬來驗證理論推導的正確性。從分析結果中，發現 QAM 調變
系統經由 Nakagami-m 衰減通道環境下，其精確位元錯誤率性
能與調變係數大小、衰減通道系數 m 以及平均 SNR/Bit 等參
數有關。分析推導結果有助於任意 Nakagami-m 衰減通道之影
響下，特定性能為系統設計的準則時，評估所能採用 QAM 調
變之種類。  
 
技術說明 
英文： 
可利用之產業 
及 
可開發之產品 
行動通訊天線分集系統 
技術特點 
分析推導結果有助於任意 Nakagami-m 衰減通道之影響下，特定性
能為系統設計的準則時，評估所能採用 QAM 調變之種類。  
 
表 Y04 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                           95 年  09 月  10 日 
報告人姓名 
 
江景泰 
 
服務機構
及職稱 
義守大學電機系教授 
時間 
會議地點 
97/04/02 ~ 97/04/06 
馬來西亞-蘭卡威 
本會核定
補助文號
NSC96-2221-E-214-073 
會議名稱 
(中文) 2008 電力與能源系統國際研討會 
(英文) IASTED International Conference on power and Energy 
System(AsiaPES 2008) 
發表論文題
目 
(中文) 內插 FFT 演算法於 DSP 精確諧波分析之實現 
(英文)Realization of Interpolated FFT Algorithm on DSP for Accurate 
Harmonic Analysis 
附件三
 
 
REALIZATION OF INTERPOLATED FFT ALGORITHM ON DSP 
FOR ACCURATE HARMONIC ANALYSIS 
 
RONG-CHING WU    HSIAO-MING CHEN   CHIH-CHENG HUANG    CHING-TAI CHIANG 
Department of Electrical Engineering, I-Shou University, Kaohsiung, Taiwan, R.O.C 
 
ABSTRACT: The purpose of this paper is to realize the 
accurate parameter estimation for harmonics by the 
digital signal processor (DSP). Parameters of harmonics 
include frequencies, amplitudes, and phases that can be 
found by the interpolated FFT, which determines accurate 
results. Owing to high performance of calculation, the 
process time can be reduced in DSP applications, and the 
real time analysis, process, and display will be reached. 
KEY WORDS: Parameter Estimation, interpolated FFT, 
DSP. 
 
1. Introduction 
The digital signal has advantages of perfect 
reproduction, is separated from the environment, and 
ensures accuracy. The techniques of digital signal 
processing have broadly replaced the methods of analog 
signal processing. Its applications are spread over, such 
diverse areas as industrial production, numerical control, 
communication, vibration analysis, aviation apparatus, 
radar, sonar, speech recognition, and image processing 
[1-2]. In the measurement filed of a power system, 
including magnetic field measurement, non-linear load 
measurement, and harmonic measurement etc., digital 
signal processing always plays an important role [3-5]. 
The application of harmonic measurement includes 
amplitude, phase, real power, reactive power, apparent 
power, and equivalent impedance of each harmonic and 
total harmonic distortion. According to the different 
purposes, the business instrument of harmonic 
measurement can be divided into [6-8]: 
(a) Spectrum analyzer: It can analyze integral and non- 
integral harmonics. 
(b) Harmonic analyzer: It can analyze the magnitudes of 
harmonics. 
(c) Distortion analyzer: It can show total harmonic 
distortion. 
These techniques all use the spectrum to analyze 
signals. The periodic signal consists of several harmonics, 
which can be clearly separated on the spectrum. If a great 
quantity of data is in calculation, the performance of 
discrete Fourier transform (DFT) will decline. Fast 
Fourier transform (FFT) is proposed to solve this defect. 
In the process of convolution, the speed of FFT is faster 
by more than one hundred times that of DFT. However, 
the digital signal sampling is at random, and specific 
restrictions must be obeyed when FFT is used. When a 
signal is transformed into the spectrum by FFT, errors 
always happen in the case where restrictions are violated. 
The commonest phenomena are the leakage effect and the 
picket fence effect which arise from the sampling time 
being not equal to the integer time of the signal period. 
In 1974, the digitalization of measure instrument 
was proposed by Turgel [9]. The signals of voltage and 
current were sampled in digital form, and they were 
processed in a personal computer with BASIC. In 1981, 
Hill used M6800 to calculate electric power [10]. The 
monitor equipment of power quality could therefore 
operate independently and didn't need the assistance of a 
computer. In 1982, the Texas Instrument company (TI) 
made the first digital signal processor (DSP). Its 
structures of software and hardware were designed for 
processing digital signals.  Many difficulties of 
traditional chips in digital signal processing were solved, 
and operation speed was greatly enhanced. In 1991, 
Montano carried out FFT in the DSP TMS320C10, and 
applied it to the measurement of harmonics of power 
systems [11-14]. In 1994, Ruiz combined PC 80486 and 
DSP 32C, so that the system executed the algorithm of 
FFT and accomplished a real-time monitor system for 
power quality, including harmonics, voltage flicker, 
voltage decline, and power failure [15]. 
Owing to consumer demands for power quality have 
been improved. It is necessary that highly accurate meters 
are developed to monitor and control the power quality. 
Therefore, the aims of this paper are to establish a highly 
accurate meter by DSP and apply it in harmonic 
measurement.  This monitor equipment must, in 
real-time, compute the values of voltage and current for 
the judgment as to whether power quality is in an 
acceptable range or not. For solving the disadvantage that 
the spectrum cannot provide accuracy harmonic 
parameters, this paper estimates the parameters from 
spectrum by interpolated FFT method. The interpolated 
FFT method uses the peak data of the spectrum to 
estimate the accurate results.  
For the demand of real-time measurement, the chip 
must have the features of powerful calculation ability, 
high execution speed, high accuracy values, and excellent 
integral performance. The DSP TI TMS320 5402 from 
Texas Instrument Company is a chip that can achieve the 
above-mentioned requirements. The execution time of 
each command is 10 nS, the feature of its exterior SRAM 
is 3.64 K characters and 1 wait-state. Besides, the 
extension of this microprocessor is high, which enables 
easy connection to various external circuits. Therefore, 
this microprocessor is used as the centerpiece in this 
paper. 
The hardware of TMS320C5 adopts the advanced 
Harvard architecture, which divides the buses into 
program and data buses. Compared with the community 
structure, the advanced Harvard architecture doesn’t need 
the action of data lockup, and its integral program 
execution is superior also. The program bus is used for 
the command cord reading. The data bus is used for the 
data reading and writing.  
In this paper, the AD7822 chip is taken to convert 
the analog signal to the digital one. Then the sampled 
signal is stored and calculated in DSP TI TMS320 5402. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
3.1 Measurement Circuit 
The measurement circuit includes attenuation and 
sample-hold circuits. 
(a) Attenuation circuit: The attenuation circuit is 
established by the reversed operation amplifier.  
Because the relation between input and output of 
reversed operation amplifier is reversed, an 
additional reversed operation amplifier is needed to 
make these two directions identical. Besides, the 
attenuation circuit can be an isolating mechanism 
between the measured object and the measurement 
circuit. 
(b) Sample-hold circuit: Owing to the technique of IC 
design development, the sample-hold circuit has 
been manufactured in a chip. The Philips LF398 chip 
is used in this paper.  The analog signal connects to 
the INPUT port and the trigger connects to the 
LOGIC port, then the sampled-kept signal will be 
caused in the OUTPUT port. 
3.2 ADC 
The digital signal is converted into the digital one by 
the ADC. The voltage is represented by digital signal 
under limited resolution. The resolution of ADC is 
decided by the number of bits. The resolution of an ADC 
with n-bits is 1/(2n-1). In this paper, the chip AD7822 is 
used as the ADC, which is single pole, 8-bits resolution, 
and parallel output. The largest conversion time is 420 us, 
the SNR can reach to 48 dB, and the INL and DNL are 
within 0.75 LSB. After operation amplifier processing, 
the signal is digitalized by AD7822, and the voltage range 
is within -12V and +12V. 
3.3 Microprocessor 
The DSP TI TMS320 5402 from Texas Instrument 
Company, the execution time of each command is 10 nS, 
feature of its exterior SRAM is 3.64 K characters and 1 
wait-state, which can achieve the above-mentioned 
requirements. Following are features of the DSP TI 
TMS320 5402: 
․The highest operation speed can reach 100 MHz. 
․The command cycle is 10 ns. 
․The capacity of flash memory is 256 K bytes. 
․Interfaces of JTAG and HPI are connected to parallel 
ports of the PC. 
․The RS-232 non-synchronous serial port is included. 
․The command is suitable for the digital filter, FFT, and 
high accuracy computing. 
3.4 LCD  
This paper uses an LCD to show results of parameter 
estimation. The LCD module Chinese LCM 12864 ZK is 
selected in this paper. The ROM of this module has 8192 
Chinese words with 16*16 points and 128 alphabet and 
symbol words with 16*8 points. Besides, the GDRAM 
provides a graphic appearance with 64*256 points. This 
Chinese LCD can display Chinese characters, ASCII code, 
and graphs, and is extensively applied in various 
instruments, home appliances, and information products. 
The wide range of operation voltages (2.7 V to 5.5 V) and 
the low power demand can satisfy the requirement of 
saving power. The interface of the LCD data can be 
divided into both serial and parallel interfaces. This paper 
adopts the serial interface of 8-bit data input. The LCD is 
mapped to the address of DSP I/O. By writing the I/O 
address, TMS320C54 DSP can control the display 
function of the LCD. 
3.5 Software 
The program of DSP can be written in C language or 
assembly language. In this paper, the program is 
accomplished by Code Composer Studio 2 (CCS2). In 
CCS2, the program is written as a C file, is compiled as 
an out file, and is loaded to the memory of DSP. Then, 
this program will be executed in DSP. 
 
4. Procedure 
The procedure is illustrated as follows: 
Step 1: Program starting: When DSP is powered on; the 
program will read the boot-loader data which are 
stored at the first section of memory. The boot-loader 
data include memory structure setting, register 
initialization, and interrupt setting 
Step 2: Signal sampling: The analog signal is converted 
into a digital one by AD7822 converter, and then is 
stored in the memory of DSP. 
Step 3: Sampling accomplishes checking: If the sampling 
number is not complete, it goes to step 2 until 
sampling is done. 
Step 4: Time-frequency transformation. The signal is 
transformed into the spectrum by FFT. 
Step 5: Reference data selection: Each harmonic will 
cause a corresponding peak on the spectrum. The 
method will get the reference data, p , 'p , pA , 'pA , 
and pφ . 
Fig. 2. Appliances 
Fig. 3. Signal processing procedure 
Measurement 
Signal 
ADC 
Microprocessor 
LCD 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
6. Conclusion 
The aim of this paper is to establish a digital meter 
via microprocessor and display results on an LCD. Owing 
to the fast and accurate calculation of DSP, this paper 
adopts this microprocessor to realize the digital meter. 
The defects of FFT are also solved in this paper.  This 
paper estimates harmonic parameters by the interpolated 
FFT method, which can obtain accurate results. The 
accuracy is verified by analyzing a signal with harmonics. 
From illustrated comparison with an oscilloscope, this 
meter can obtain results that are more accurate.  
 
7. Acknowledgement 
The authors thank the projects of NSC 96 - 2622 - E - 214 
- 011 - CC3 and NSC 96- 2221 - E - 214 - 073, which 
support the research of this paper. 
 
8. References 
 
[1] B.C. Kau, Digital control system, HRW Inc., 1980.
[2] J.R. Cox, Jr. and L.N. Medgyesi-Mitschang, “An 
Algorithmic Approach to Signal Estimation Useful 
in Fetal Electrocardiography,” IEEE Trans. 
Biomed. Eng., vol. BME-16, July 1969, pp. 
215-219. 
 
 
 
 
 
 
[3] J.W. Defty and G.C. Maples, “Harmonic 
Measurement Facility for Power Supply Systems,” 
IEE Proc., vol. 117, 1970, pp. 1993-1996. 
[4] L.J. Jacovides, "Analysis of Induction Motor 
Drives with a Nonsinusoidal Supply Voltage using 
Fourier Analysis," IEEE Trans. Industry 
Applications, vol. IA-9, Nov./Dec. 1973, pp. 
741-747. 
[5] T.A. George and D. Bones, “Harmonic Power Flow 
Determination using the Fast Fourier Transform,” 
IEEE Trans. Power Delivery, vol. 6, No. 2, April 
1991, pp. 530-535. 
[6] B. Szabados, “Harmonic Measurements: 
Instrumentation and Techniques,” IEEE Tutorial 
Course on Power System Harmonics, 1984, pp. 
113-125. 
[7] D.J. Velazquez and J.J. Toth, “Benefit of an 
Automated On-line Harmonic Measurement 
System,” IEEE Trans. Industry Applications, vol. 
IA-22, No. 5, Sept./Oct. 1986, pp. 952-963. 
[8] A.N. Mortensen and G.L. Johnson, “A Power 
System Digital Harmonic Analyzer,” IEEE Trans. 
Instrumentation Measurement, vol. 37, No. 4, Dec. 
1988, pp. 537-540. 
[9] R. S. Turgel, “Digital Wattmeter Using a Sampling 
Method,” IEEE Transactions on Instrumentation 
and Measurement, Vol.IM-23, Iss: 4, pp. 337-341, 
Dec. 1974 
[10] J. J. Hill and W. E. Alderson, “Design of a 
icroprocessor-Based Digital Wattmeter,” IEEE 
Transactions on Industrial Electronics and Control 
Instrumentation, Vol. IECI-28, Iss: 3, pp. 180-184, 
Aug. 1981. 
[11] J. C. Montano, A. Lopez, M. Castilla, J. Gutierrez, 
“Measurement of the load Admittance and 
Reactive Current RMS Value in the Frequency 
Domain,” IEE Proceedings-A [Science, 
Measurement and Technology], Vol. 138, Iss:2, pp.
138-144, Mar. 1991. 
[12] J. C. Montano, A. Lopez, M. Castilla, J. Gutierrez, 
“A DSP-Based Electric Power Meter,” IEEE 
Transactions on Instrumentation and 
Measurement, Vol. 42, Iss: 3, pp. 1562-1567, 
June.1992. 
[13] J. C. Montano, A. Lopez, M. Castilla, J. Gutierrez, 
“A TMS320-Based Reactive Power Meter,” 
Industrial Electronics Society, IEEE, Vol. 1 Iss: 3, 
pp. 267-272, 1990. 
[14] J. C. Montano, A. Lopez, M. Castilla, J. Gutierrez, 
“DSP-based algorithm for electric power 
measurement,” IEE Proceedings-A [Science, 
Measurement and Technology], Vol. 140, Iss:2, pp. 
485-490, Nov. 1993. 
[15] J. Ruiz, J. Ortuondo, N. Palacios, “Real Time 
Supply Quality Measurement and Monitoring 
Multichannel System,” IEEE Transations on 
PWRD, Vol. 10, No. 3, pp. 1190-1199, Jul. 1993. 
 
 DSP Oscilloscope 
Frequency (Hz) 61.9 61.5 
Amplitude 55.7 55.5 
Phase (Rad) 1.05 1.05 
Object function 0.003 0.575 
Table. 2. Comparison of different meters 
Fig. 6. Comparison of different reproduced signals and 
A
m
pl
itu
de
  
Frequency 
real DSP Oscilloscope
-80
-60
-40
-20
0
20
40
60
80
0 5 10 15 20 25
