{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677007201740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677007201748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 22:20:01 2023 " "Processing started: Tue Feb 21 22:20:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677007201748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007201748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rsa_rfid -c rsa_rfid " "Command: quartus_map --read_settings_files=on --write_settings_files=off rsa_rfid -c rsa_rfid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007201748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677007202688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677007202688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa_rfid.v 1 1 " "Found 1 design units, including 1 entities, in source file rsa_rfid.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsa_rfid " "Found entity 1: rsa_rfid" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214779 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bytes_to_3words.v(37) " "Verilog HDL information at bytes_to_3words.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "bytes_to_3words.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/bytes_to_3words.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677007214784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bytes_to_3words.v 1 1 " "Found 1 design units, including 1 entities, in source file bytes_to_3words.v" { { "Info" "ISGN_ENTITY_NAME" "1 bytes_to_3words " "Found entity 1: bytes_to_3words" {  } { { "bytes_to_3words.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/bytes_to_3words.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fiforsa.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fiforsa.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifoRsa " "Found entity 1: test_fifoRsa" {  } { { "test_fifoRsa.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/test_fifoRsa.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214791 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bytes_to_words_opt.v(31) " "Verilog HDL information at bytes_to_words_opt.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "bytes_to_words_opt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/bytes_to_words_opt.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677007214796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bytes_to_words_opt.v 1 1 " "Found 1 design units, including 1 entities, in source file bytes_to_words_opt.v" { { "Info" "ISGN_ENTITY_NAME" "1 bytes_to_words_opt " "Found entity 1: bytes_to_words_opt" {  } { { "bytes_to_words_opt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/bytes_to_words_opt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_fifp.v 1 1 " "Found 1 design units, including 1 entities, in source file new_fifp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "New_Fifp.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/New_Fifp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file new_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 New_Fifo " "Found entity 1: New_Fifo" {  } { { "New_Fifo.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/New_Fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE send_data.v(9) " "Verilog HDL Declaration information at send_data.v(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "send_data.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/send_data.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677007214817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_data.v 1 1 " "Found 1 design units, including 1 entities, in source file send_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_data " "Found entity 1: send_data" {  } { { "send_data.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/send_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senddatatest.v 1 1 " "Found 1 design units, including 1 entities, in source file senddatatest.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendDataTest " "Found entity 1: SendDataTest" {  } { { "SendDataTest.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/SendDataTest.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrsa2.v 1 1 " "Found 1 design units, including 1 entities, in source file testrsa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testRSA2 " "Found entity 1: testRSA2" {  } { { "testRSA2.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/testRSA2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007214839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007214839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rsa_rfid " "Elaborating entity \"rsa_rfid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677007215415 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_text rsa_rfid.v(8) " "Output port \"output_text\" at rsa_rfid.v(8) has no driver" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677007215417 "|rsa_rfid"}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "datapath.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007215439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007215439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "starting datapath.v(30) " "Verilog HDL Implicit Net warning at datapath.v(30): created implicit net for \"starting\"" {  } { { "datapath.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:dataPath_rsa " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:dataPath_rsa\"" {  } { { "rsa_rfid.v" "dataPath_rsa" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215441 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cipherFull\[31..24\] datapath.v(9) " "Output port \"cipherFull\[31..24\]\" at datapath.v(9) has no driver" {  } { { "datapath.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677007215444 "|rsa_rfid|dataPath:dataPath_rsa"}
{ "Warning" "WSGN_SEARCH_FILE" "staticvalue.v 1 1 " "Using design file staticvalue.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 staticValue " "Found entity 1: staticValue" {  } { { "staticvalue.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/staticvalue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007215465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007215465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staticValue dataPath:dataPath_rsa\|staticValue:outDefValue " "Elaborating entity \"staticValue\" for hierarchy \"dataPath:dataPath_rsa\|staticValue:outDefValue\"" {  } { { "datapath.v" "outDefValue" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bytes_to_words_opt dataPath:dataPath_rsa\|bytes_to_words_opt:bytes_to_words_opt_instance " "Elaborating entity \"bytes_to_words_opt\" for hierarchy \"dataPath:dataPath_rsa\|bytes_to_words_opt:bytes_to_words_opt_instance\"" {  } { { "datapath.v" "bytes_to_words_opt_instance" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bytes_to_words_opt.v(55) " "Verilog HDL assignment warning at bytes_to_words_opt.v(55): truncated value with size 32 to match size of target (4)" {  } { { "bytes_to_words_opt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/bytes_to_words_opt.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007215473 "|rsa_rfid|dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance"}
{ "Warning" "WSGN_SEARCH_FILE" "encrypt_decrypt.v 1 1 " "Using design file encrypt_decrypt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_decrypt " "Found entity 1: encrypt_decrypt" {  } { { "encrypt_decrypt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007215496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007215496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypt_decrypt dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine " "Elaborating entity \"encrypt_decrypt\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\"" {  } { { "datapath.v" "encrypt_decrypt_state_machine" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 encrypt_decrypt.v(34) " "Verilog HDL assignment warning at encrypt_decrypt.v(34): truncated value with size 64 to match size of target (32)" {  } { { "encrypt_decrypt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007215503 "|rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine"}
{ "Warning" "WSGN_SEARCH_FILE" "divider64.v 1 1 " "Using design file divider64.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divider64 " "Found entity 1: divider64" {  } { { "divider64.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/divider64.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007215524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007215524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider64 dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo " "Elaborating entity \"divider64\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\"" {  } { { "encrypt_decrypt.v" "base_squared_mod_modulo" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider64.v" "LPM_DIVIDE_component" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/divider64.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider64.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/divider64.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007215579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007215579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007215579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 20 " "Parameter \"lpm_pipeline\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007215579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007215579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 64 " "Parameter \"lpm_widthd\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007215579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 64 " "Parameter \"lpm_widthn\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007215579 ""}  } { { "divider64.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/divider64.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007215579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mou " "Found entity 1: lpm_divide_mou" {  } { { "db/lpm_divide_mou.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/lpm_divide_mou.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007215641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007215641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_mou dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated " "Elaborating entity \"lpm_divide_mou\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_iai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_iai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_iai " "Found entity 1: sign_div_unsign_iai" {  } { { "db/sign_div_unsign_iai.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/sign_div_unsign_iai.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007215670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007215670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_iai dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider " "Elaborating entity \"sign_div_unsign_iai\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\"" {  } { { "db/lpm_divide_mou.tdf" "divider" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/lpm_divide_mou.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007215672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f8f " "Found entity 1: alt_u_div_f8f" {  } { { "db/alt_u_div_f8f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/alt_u_div_f8f.tdf" 60 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007216081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_f8f dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider " "Elaborating entity \"alt_u_div_f8f\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\"" {  } { { "db/sign_div_unsign_iai.tdf" "divider" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/sign_div_unsign_iai.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007216321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_f8f.tdf" "add_sub_0" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/alt_u_div_f8f.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007216388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:base_squared_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_f8f.tdf" "add_sub_1" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/alt_u_div_f8f.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_data dataPath:dataPath_rsa\|send_data:send_data_instance " "Elaborating entity \"send_data\" for hierarchy \"dataPath:dataPath_rsa\|send_data:send_data_instance\"" {  } { { "datapath.v" "send_data_instance" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 send_data.v(40) " "Verilog HDL assignment warning at send_data.v(40): truncated value with size 32 to match size of target (4)" {  } { { "send_data.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/send_data.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007216503 "|rsa_rfid|dataPath:dataPath_rsa|send_data:send_data_instance"}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.v 1 1 " "Using design file controlunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlunit.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/controlunit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU_rsa " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU_rsa\"" {  } { { "rsa_rfid.v" "CU_rsa" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter controlUnit:CU_rsa\|counter:counter0 " "Elaborating entity \"counter\" for hierarchy \"controlUnit:CU_rsa\|counter:counter0\"" {  } { { "controlunit.v" "counter0" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/controlunit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(17) " "Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (2)" {  } { { "counter.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007216614 "|rsa_rfid|controlUnit:CU_rsa|counter:counter0"}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM controlUnit:CU_rsa\|ROM:rom0 " "Elaborating entity \"ROM\" for hierarchy \"controlUnit:CU_rsa\|ROM:rom0\"" {  } { { "controlunit.v" "rom0" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/controlunit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.v 1 1 " "Using design file mux4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 controlUnit:CU_rsa\|mux4to1:mux0 " "Elaborating entity \"mux4to1\" for hierarchy \"controlUnit:CU_rsa\|mux4to1:mux0\"" {  } { { "controlunit.v" "mux0" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/controlunit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216692 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_rsa " "Elaborating entity \"uart\" for hierarchy \"uart:uart_rsa\"" {  } { { "rsa_rfid.v" "uart_rsa" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baud_timer.v 1 1 " "Using design file baud_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 baud_timer " "Found entity 1: baud_timer" {  } { { "baud_timer.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/baud_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_timer uart:uart_rsa\|baud_timer:baud_rate_generator " "Elaborating entity \"baud_timer\" for hierarchy \"uart:uart_rsa\|baud_timer:baud_rate_generator\"" {  } { { "uart.v" "baud_rate_generator" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 baud_timer.v(32) " "Verilog HDL assignment warning at baud_timer.v(32): truncated value with size 32 to match size of target (11)" {  } { { "baud_timer.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/baud_timer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007216724 "|rsa_rfid|uart:dut|baud_timer:baud_rate_generator"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_rsa\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_rsa\|uart_rx:receiver\"" {  } { { "uart.v" "receiver" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(61) " "Verilog HDL assignment warning at uart_rx.v(61): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_rx.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007216753 "|rsa_rfid|uart:uart_rsa|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007216753 "|rsa_rfid|uart:uart_rsa|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(77) " "Verilog HDL assignment warning at uart_rx.v(77): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_rx.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007216753 "|rsa_rfid|uart:uart_rsa|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(88) " "Verilog HDL assignment warning at uart_rx.v(88): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_rx.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007216753 "|rsa_rfid|uart:uart_rsa|uart_rx:receiver"}
{ "Warning" "WSGN_SEARCH_FILE" "fiforsa.v 1 1 " "Using design file fiforsa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifoRsa " "Found entity 1: fifoRsa" {  } { { "fiforsa.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/fiforsa.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007216779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007216779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoRsa uart:uart_rsa\|fifoRsa:rx_FIFO " "Elaborating entity \"fifoRsa\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\"" {  } { { "uart.v" "rx_FIFO" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007216781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\"" {  } { { "fiforsa.v" "scfifo_component" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/fiforsa.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\"" {  } { { "fiforsa.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/fiforsa.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007217026 ""}  } { { "fiforsa.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/fiforsa.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007217026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_in21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_in21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_in21 " "Found entity 1: scfifo_in21" {  } { { "db/scfifo_in21.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/scfifo_in21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007217100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_in21 uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated " "Elaborating entity \"scfifo_in21\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5f21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5f21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5f21 " "Found entity 1: a_dpfifo_5f21" {  } { { "db/a_dpfifo_5f21.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/a_dpfifo_5f21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007217132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5f21 uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo " "Elaborating entity \"a_dpfifo_5f21\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\"" {  } { { "db/scfifo_in21.tdf" "dpfifo" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/scfifo_in21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrg1 " "Found entity 1: altsyncram_vrg1" {  } { { "db/altsyncram_vrg1.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_vrg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007217226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrg1 uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|altsyncram_vrg1:FIFOram " "Elaborating entity \"altsyncram_vrg1\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|altsyncram_vrg1:FIFOram\"" {  } { { "db/a_dpfifo_5f21.tdf" "FIFOram" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/a_dpfifo_5f21.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_m88.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_m88.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_m88 " "Found entity 1: cmpr_m88" {  } { { "db/cmpr_m88.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cmpr_m88.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007217297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_m88 uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cmpr_m88:almost_full_comparer " "Elaborating entity \"cmpr_m88\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cmpr_m88:almost_full_comparer\"" {  } { { "db/a_dpfifo_5f21.tdf" "almost_full_comparer" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/a_dpfifo_5f21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_m88 uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cmpr_m88:three_comparison " "Elaborating entity \"cmpr_m88\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cmpr_m88:three_comparison\"" {  } { { "db/a_dpfifo_5f21.tdf" "three_comparison" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/a_dpfifo_5f21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ma " "Found entity 1: cntr_1ma" {  } { { "db/cntr_1ma.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_1ma.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007217376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ma uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cntr_1ma:rd_ptr_msb " "Elaborating entity \"cntr_1ma\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cntr_1ma:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5f21.tdf" "rd_ptr_msb" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/a_dpfifo_5f21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_em6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_em6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_em6 " "Found entity 1: cntr_em6" {  } { { "db/cntr_em6.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_em6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007217445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_em6 uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cntr_em6:usedw_counter " "Elaborating entity \"cntr_em6\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cntr_em6:usedw_counter\"" {  } { { "db/a_dpfifo_5f21.tdf" "usedw_counter" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/a_dpfifo_5f21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ma " "Found entity 1: cntr_2ma" {  } { { "db/cntr_2ma.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_2ma.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007217519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ma uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cntr_2ma:wr_ptr " "Elaborating entity \"cntr_2ma\" for hierarchy \"uart:uart_rsa\|fifoRsa:rx_FIFO\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_5f21:dpfifo\|cntr_2ma:wr_ptr\"" {  } { { "db/a_dpfifo_5f21.tdf" "wr_ptr" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/a_dpfifo_5f21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.v 1 1 " "Using design file uart_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007217561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677007217561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_rsa\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_rsa\|uart_tx:transmitter\"" {  } { { "uart.v" "transmitter" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(72) " "Verilog HDL assignment warning at uart_tx.v(72): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_tx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007217569 "|rsa_rfid|uart:dut|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007217569 "|rsa_rfid|uart:dut|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(89) " "Verilog HDL assignment warning at uart_tx.v(89): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_tx.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007217569 "|rsa_rfid|uart:dut|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(102) " "Verilog HDL assignment warning at uart_tx.v(102): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_tx.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677007217569 "|rsa_rfid|uart:dut|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:my_converter " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:my_converter\"" {  } { { "rsa_rfid.v" "my_converter" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007217820 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_6 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_6\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_7 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_7\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_8 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_8\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_9 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_9\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_10 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_10\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_11 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_11\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_12 " "Inferred altshift_taps megafunction from the following design logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|DFFNumerator_rtl_12\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225252 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677007225252 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|Mult1\"" {  } { { "encrypt_decrypt.v" "Mult1" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|Mult0\"" {  } { { "encrypt_decrypt.v" "Mult0" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677007225254 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677007225254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007225382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225382 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007225382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_93o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_93o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_93o " "Found entity 1: shift_taps_93o" {  } { { "db/shift_taps_93o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_93o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0p71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0p71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0p71 " "Found entity 1: altsyncram_0p71" {  } { { "db/altsyncram_0p71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_0p71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i5f " "Found entity 1: cntr_i5f" {  } { { "db/cntr_i5f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_i5f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_1 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007225617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_1 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007225618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b3o " "Found entity 1: shift_taps_b3o" {  } { { "db/shift_taps_b3o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_b3o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p71 " "Found entity 1: altsyncram_4p71" {  } { { "db/altsyncram_4p71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_4p71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h5f " "Found entity 1: cntr_h5f" {  } { { "db/cntr_h5f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_h5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_2 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007225908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_2 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007225908 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007225908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_83o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_83o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_83o " "Found entity 1: shift_taps_83o" {  } { { "db/shift_taps_83o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_83o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007225958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007225958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uo71 " "Found entity 1: altsyncram_uo71" {  } { { "db/altsyncram_uo71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_uo71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5f " "Found entity 1: cntr_g5f" {  } { { "db/cntr_g5f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_g5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_3 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007226148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_3 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007226149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_73o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_73o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_73o " "Found entity 1: shift_taps_73o" {  } { { "db/shift_taps_73o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_73o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_so71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_so71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_so71 " "Found entity 1: altsyncram_so71" {  } { { "db/altsyncram_so71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_so71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5f " "Found entity 1: cntr_f5f" {  } { { "db/cntr_f5f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_f5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_4 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007226395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_4 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226395 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007226395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_63o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_63o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_63o " "Found entity 1: shift_taps_63o" {  } { { "db/shift_taps_63o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_63o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qo71 " "Found entity 1: altsyncram_qo71" {  } { { "db/altsyncram_qo71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_qo71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5f " "Found entity 1: cntr_e5f" {  } { { "db/cntr_e5f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_e5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_5 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007226634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_5 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007226635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_53o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_53o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_53o " "Found entity 1: shift_taps_53o" {  } { { "db/shift_taps_53o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_53o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oo71 " "Found entity 1: altsyncram_oo71" {  } { { "db/altsyncram_oo71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_oo71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5f " "Found entity 1: cntr_d5f" {  } { { "db/cntr_d5f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_d5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_6 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007226887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_6 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007226887 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007226887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a3o " "Found entity 1: shift_taps_a3o" {  } { { "db/shift_taps_a3o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_a3o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ro71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ro71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ro71 " "Found entity 1: altsyncram_ro71" {  } { { "db/altsyncram_ro71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_ro71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007226993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007226993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5f " "Found entity 1: cntr_c5f" {  } { { "db/cntr_c5f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_c5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_7 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007227131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_7 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227131 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007227131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_33o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_33o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_33o " "Found entity 1: shift_taps_33o" {  } { { "db/shift_taps_33o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_33o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6m71 " "Found entity 1: altsyncram_6m71" {  } { { "db/altsyncram_6m71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_6m71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_44f " "Found entity 1: cntr_44f" {  } { { "db/cntr_44f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_8 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007227381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_8 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227381 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007227381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_23o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_23o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_23o " "Found entity 1: shift_taps_23o" {  } { { "db/shift_taps_23o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_23o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m71 " "Found entity 1: altsyncram_2m71" {  } { { "db/altsyncram_2m71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_2m71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24f " "Found entity 1: cntr_24f" {  } { { "db/cntr_24f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_24f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_9 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007227617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_9 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227617 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007227617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q1o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q1o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q1o " "Found entity 1: shift_taps_q1o" {  } { { "db/shift_taps_q1o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_q1o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0m71 " "Found entity 1: altsyncram_0m71" {  } { { "db/altsyncram_0m71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_0m71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_14f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_14f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_14f " "Found entity 1: cntr_14f" {  } { { "db/cntr_14f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_14f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cmpr_frb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_10 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_10\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007227920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_10 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007227920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007227920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p1o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p1o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p1o " "Found entity 1: shift_taps_p1o" {  } { { "db/shift_taps_p1o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_p1o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007227974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007227974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ul71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ul71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ul71 " "Found entity 1: altsyncram_ul71" {  } { { "db/altsyncram_ul71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_ul71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_04f " "Found entity 1: cntr_04f" {  } { { "db/cntr_04f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_04f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_11 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_11\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007228167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_11 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228167 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007228167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r1o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r1o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r1o " "Found entity 1: shift_taps_r1o" {  } { { "db/shift_taps_r1o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_r1o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1m71 " "Found entity 1: altsyncram_1m71" {  } { { "db/altsyncram_1m71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_1m71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v3f " "Found entity 1: cntr_v3f" {  } { { "db/cntr_v3f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_v3f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_12 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_12\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007228425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_12 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|divider64:result_mul_base_mod_modulo\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_mou:auto_generated\|sign_div_unsign_iai:divider\|alt_u_div_f8f:divider\|altshift_taps:DFFNumerator_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007228425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n1o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n1o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n1o " "Found entity 1: shift_taps_n1o" {  } { { "db/shift_taps_n1o.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/shift_taps_n1o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ol71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ol71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ol71 " "Found entity 1: altsyncram_ol71" {  } { { "db/altsyncram_ol71.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/altsyncram_ol71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3f " "Found entity 1: cntr_t3f" {  } { { "db/cntr_t3f.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/cntr_t3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult1\"" {  } { { "encrypt_decrypt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007228662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult1 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228662 ""}  } { { "encrypt_decrypt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007228662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uns " "Found entity 1: mult_uns" {  } { { "db/mult_uns.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/mult_uns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult0\"" {  } { { "encrypt_decrypt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007228739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult0 " "Instantiated megafunction \"dataPath:dataPath_rsa\|encrypt_decrypt:encrypt_decrypt_state_machine\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677007228739 ""}  } { { "encrypt_decrypt.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677007228739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/db/mult_ugs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677007228795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007228795 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677007229336 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "384 " "Ignored 384 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "384 " "Ignored 384 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1677007229486 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1677007229486 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/uart_tx.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1677007229550 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1677007229550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[0\] GND " "Pin \"output_text\[0\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[1\] GND " "Pin \"output_text\[1\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[2\] GND " "Pin \"output_text\[2\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[3\] GND " "Pin \"output_text\[3\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[4\] GND " "Pin \"output_text\[4\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[5\] GND " "Pin \"output_text\[5\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[6\] GND " "Pin \"output_text\[6\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[7\] GND " "Pin \"output_text\[7\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[8\] GND " "Pin \"output_text\[8\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[9\] GND " "Pin \"output_text\[9\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[10\] GND " "Pin \"output_text\[10\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[11\] GND " "Pin \"output_text\[11\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[12\] GND " "Pin \"output_text\[12\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[13\] GND " "Pin \"output_text\[13\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[14\] GND " "Pin \"output_text\[14\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[15\] GND " "Pin \"output_text\[15\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[16\] GND " "Pin \"output_text\[16\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[17\] GND " "Pin \"output_text\[17\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[18\] GND " "Pin \"output_text\[18\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[19\] GND " "Pin \"output_text\[19\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[20\] GND " "Pin \"output_text\[20\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[21\] GND " "Pin \"output_text\[21\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[22\] GND " "Pin \"output_text\[22\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[23\] GND " "Pin \"output_text\[23\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[24\] GND " "Pin \"output_text\[24\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[25\] GND " "Pin \"output_text\[25\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[26\] GND " "Pin \"output_text\[26\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[27\] GND " "Pin \"output_text\[27\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[28\] GND " "Pin \"output_text\[28\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[29\] GND " "Pin \"output_text\[29\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[30\] GND " "Pin \"output_text\[30\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_text\[31\] GND " "Pin \"output_text\[31\]\" is stuck at GND" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|output_text[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev_segment\[7\] VCC " "Pin \"sev_segment\[7\]\" is stuck at VCC" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|sev_segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev_segment1\[7\] VCC " "Pin \"sev_segment1\[7\]\" is stuck at VCC" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|sev_segment1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev_segment2\[7\] VCC " "Pin \"sev_segment2\[7\]\" is stuck at VCC" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|sev_segment2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev_segment3\[7\] VCC " "Pin \"sev_segment3\[7\]\" is stuck at VCC" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|sev_segment3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev_segment4\[7\] VCC " "Pin \"sev_segment4\[7\]\" is stuck at VCC" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|sev_segment4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev_segment5\[7\] VCC " "Pin \"sev_segment5\[7\]\" is stuck at VCC" {  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677007231618 "|rsa_rfid|sev_segment5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677007231618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677007231916 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677007234727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/output_files/rsa_rfid.map.smsg " "Generated suppressed messages file C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/output_files/rsa_rfid.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007234971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677007235824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677007235824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10506 " "Implemented 10506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677007236542 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677007236542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10305 " "Implemented 10305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677007236542 ""} { "Info" "ICUT_CUT_TM_RAMS" "99 " "Implemented 99 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677007236542 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677007236542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677007236542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677007236625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 22:20:36 2023 " "Processing ended: Tue Feb 21 22:20:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677007236625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677007236625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677007236625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677007236625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677007238255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677007238262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 22:20:37 2023 " "Processing started: Tue Feb 21 22:20:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677007238262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677007238262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rsa_rfid -c rsa_rfid " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rsa_rfid -c rsa_rfid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677007238262 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677007238489 ""}
{ "Info" "0" "" "Project  = rsa_rfid" {  } {  } 0 0 "Project  = rsa_rfid" 0 0 "Fitter" 0 0 1677007238490 ""}
{ "Info" "0" "" "Revision = rsa_rfid" {  } {  } 0 0 "Revision = rsa_rfid" 0 0 "Fitter" 0 0 1677007238490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677007238829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677007238829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rsa_rfid 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"rsa_rfid\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677007238916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677007238968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677007238968 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677007239433 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677007239448 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677007239967 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677007239987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677007239987 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677007239989 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677007239989 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677007239989 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677007239989 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677007239995 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1677007240782 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 86 " "No exact pin location assignment(s) for 32 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1677007241349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rsa_rfid.sdc " "Synopsys Design Constraints File file not found: 'rsa_rfid.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677007242963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677007242964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677007243089 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1677007243090 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677007243091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677007243697 ""}  } { { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 25601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677007243697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677007244787 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677007244794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677007244796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677007244805 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677007244820 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677007244835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677007245181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier block " "Packed 28 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1677007245190 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "28 " "Created 28 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1677007245190 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677007245190 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1677007245240 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1677007245240 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677007245240 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 46 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 30 30 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 31 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677007245241 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1677007245241 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677007245241 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677007245924 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1677007245924 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677007245929 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677007245985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677007247721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677007249001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677007249078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677007284809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677007284809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677007286474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677007290185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677007290185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677007297320 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677007297320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677007297324 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.30 " "Total time spent on timing analysis during the Fitter is 5.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677007297717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677007297769 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1677007297769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677007299569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677007299573 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1677007299573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677007301361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677007303016 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1677007303945 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 MAX 10 " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677007303985 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3 V Schmitt Trigger A7 " "Pin reset uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677007303985 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "go 3.3 V Schmitt Trigger B8 " "Pin go uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { go } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "go" } } } } { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677007303985 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL AB17 " "Pin rx uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "rsa_rfid.v" "" { Text "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677007303985 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1677007303985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/output_files/rsa_rfid.fit.smsg " "Generated suppressed messages file C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/output_files/rsa_rfid.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677007304498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 141 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6828 " "Peak virtual memory: 6828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677007306286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 22:21:46 2023 " "Processing ended: Tue Feb 21 22:21:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677007306286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677007306286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677007306286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677007306286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677007307518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677007307526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 22:21:47 2023 " "Processing started: Tue Feb 21 22:21:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677007307526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677007307526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rsa_rfid -c rsa_rfid " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rsa_rfid -c rsa_rfid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677007307526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677007308220 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677007310679 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677007310868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677007311947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 22:21:51 2023 " "Processing ended: Tue Feb 21 22:21:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677007311947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677007311947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677007311947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677007311947 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677007312664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677007313475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677007313484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 22:21:52 2023 " "Processing started: Tue Feb 21 22:21:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677007313484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677007313484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rsa_rfid -c rsa_rfid " "Command: quartus_sta rsa_rfid -c rsa_rfid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677007313484 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1677007313677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677007314406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677007314406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007314449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007314449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rsa_rfid.sdc " "Synopsys Design Constraints File file not found: 'rsa_rfid.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1677007315311 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007315312 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677007315371 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677007315371 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1677007315429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677007315429 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677007315431 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677007315497 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1677007315566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677007315597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.699 " "Worst-case setup slack is -22.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.699          -25298.159 clk  " "  -22.699          -25298.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007315599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk  " "    0.218               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007315637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677007315641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677007315646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3821.170 clk  " "   -3.000           -3821.170 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007315652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007315652 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677007315686 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677007315686 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677007315691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677007315728 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1677007315729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677007318001 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677007318401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677007318526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.363 " "Worst-case setup slack is -20.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.363          -22647.289 clk  " "  -20.363          -22647.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007318529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clk  " "    0.212               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007318557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677007318560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677007318562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3792.416 clk  " "   -3.000           -3792.416 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007318566 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677007318595 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677007318595 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677007318600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677007318883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677007318910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.593 " "Worst-case setup slack is -10.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.593          -11003.097 clk  " "  -10.593          -11003.097 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007318953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 clk  " "    0.094               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007318979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677007318982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677007318985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3465.196 clk  " "   -3.000           -3465.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677007318989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677007318989 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677007319015 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677007319015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677007320078 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677007320080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677007320180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 22:22:00 2023 " "Processing ended: Tue Feb 21 22:22:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677007320180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677007320180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677007320180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677007320180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1677007321397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677007321406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 22:22:01 2023 " "Processing started: Tue Feb 21 22:22:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677007321406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677007321406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rsa_rfid -c rsa_rfid " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rsa_rfid -c rsa_rfid" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677007321406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1677007322528 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rsa_rfid.vo C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/simulation/modelsim/ simulation " "Generated file rsa_rfid.vo in folder \"C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677007324898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677007325082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 22:22:05 2023 " "Processing ended: Tue Feb 21 22:22:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677007325082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677007325082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677007325082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677007325082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 219 s " "Quartus Prime Full Compilation was successful. 0 errors, 219 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677007325823 ""}
