<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='376' type='7'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='375'>/// Address space for indirect addressible parameter memory (VTX1).</doc>
<use f='llvm/build/lib/Target/AMDGPU/R600GenDAGISel.inc' l='12740' u='r' c='_ZNK12_GLOBAL__N_116R600DAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1231' u='r' c='_ZNK4llvm11R600TTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='566' u='r' c='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='885' u='r' c='_ZNK4llvm18R600TargetLowering22LowerImplicitParameterERNS_12SelectionDAGENS_3EVTERKNS_5SDLocEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1612' u='r' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2035' u='r' c='_ZNK4llvm18R600TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
