-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_pidx_ch_V_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 9; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 129
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          address1      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1       : in std_logic; 
          q1         : out std_logic_vector(DataWidth-1 downto 0);
          address2      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce2       : in std_logic; 
          q2         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_pidx_ch_V_ROM_AUTO_1R is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 
signal address2_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem0 : mem_array := (
    0 to 10=> "000000000", 11 => "001100100", 12 => "000000000", 13 => "000011001", 
    14 => "000000000", 15 => "001111001", 16 => "000000000", 17 => "000001010", 
    18 => "000000000", 19 => "001000101", 20 => "000000000", 21 => "010011110", 
    22 => "000000000", 23 => "001010000", 24 => "000000000", 25 => "010001001", 
    26 => "000000000", 27 => "001001011", 28 => "000000000", 29 => "001001100", 
    30 => "001110001", 31 => "000001011", 32 => "001100110", 33 => "001000001", 
    34 => "001100010", 35 => "001101000", 36 => "000101111", 37 => "000100111", 
    38 => "010011001", 39 => "000010101", 40 => "000101011", 41 => "000110111", 
    42 => "000010111", 43 => "001010101", 44 => "001111010", 45 => "000101110", 
    46 => "010000010", 47 => "001001100", 48 => "010001010", 49 => "001101111", 
    50 => "010000010", 51 => "001110110", 52 => "000001100", 53 => "001011110", 
    54 => "000101000", 55 => "010001111", 56 => "000100011", 57 => "001111101", 
    58 => "000101001", 59 => "000110100", 60 => "000101100", 61 => "001011101", 
    62 => "000100001", 63 => "000010010", 64 => "010001110", 65 => "001011001", 
    66 => "000001110", 67 => "000111010", 68 => "000010100", 69 => "001000111", 
    70 => "001111101", 71 => "000101111", 72 => "001000011", 73 => "001100100", 
    74 => "001111111", 75 => "000110000", 76 => "000010010", 77 => "010000101", 
    78 => "000001001", 79 => "001100010", 80 => "001010110", 81 => "000010111", 
    82 => "000010110", 83 => "001010000", 84 => "000001011", 85 => "000001111", 
    86 => "000000000", 87 => "010001010", 88 => "000110000", 89 => "000001001", 
    90 => "000011001", 91 => "001000111", 92 => "001010101", 93 => "001010011", 
    94 => "001010101", 95 => "001000110", 96 => "000101010", 97 => "001111101", 
    98 => "010001101", 99 => "010011111", 100 => "000011001", 101 => "000110010", 
    102 => "001101111", 103 => "010001001", 104 => "001000110", 105 => "000111110", 
    106 => "010001101", 107 => "010011110", 108 => "000001000", 109 => "001001011", 
    110 => "001011101", 111 => "000000111", 112 => "001110111", 113 => "000001111", 
    114 => "000110110", 115 => "000001101", 116 => "001010000", 117 => "000101110", 
    118 => "000100111", 119 => "001010101", 120 => "001101000", 121 => "000110010", 
    122 => "001101011", 123 => "000111110", 124 => "010000100", 125 => "001101001", 
    126 => "000110000", 127 => "010010000", 128 => "111111111" );
signal mem1 : mem_array := (
    0 to 10=> "000000000", 11 => "001100100", 12 => "000000000", 13 => "000011001", 
    14 => "000000000", 15 => "001111001", 16 => "000000000", 17 => "000001010", 
    18 => "000000000", 19 => "001000101", 20 => "000000000", 21 => "010011110", 
    22 => "000000000", 23 => "001010000", 24 => "000000000", 25 => "010001001", 
    26 => "000000000", 27 => "001001011", 28 => "000000000", 29 => "001001100", 
    30 => "001110001", 31 => "000001011", 32 => "001100110", 33 => "001000001", 
    34 => "001100010", 35 => "001101000", 36 => "000101111", 37 => "000100111", 
    38 => "010011001", 39 => "000010101", 40 => "000101011", 41 => "000110111", 
    42 => "000010111", 43 => "001010101", 44 => "001111010", 45 => "000101110", 
    46 => "010000010", 47 => "001001100", 48 => "010001010", 49 => "001101111", 
    50 => "010000010", 51 => "001110110", 52 => "000001100", 53 => "001011110", 
    54 => "000101000", 55 => "010001111", 56 => "000100011", 57 => "001111101", 
    58 => "000101001", 59 => "000110100", 60 => "000101100", 61 => "001011101", 
    62 => "000100001", 63 => "000010010", 64 => "010001110", 65 => "001011001", 
    66 => "000001110", 67 => "000111010", 68 => "000010100", 69 => "001000111", 
    70 => "001111101", 71 => "000101111", 72 => "001000011", 73 => "001100100", 
    74 => "001111111", 75 => "000110000", 76 => "000010010", 77 => "010000101", 
    78 => "000001001", 79 => "001100010", 80 => "001010110", 81 => "000010111", 
    82 => "000010110", 83 => "001010000", 84 => "000001011", 85 => "000001111", 
    86 => "000000000", 87 => "010001010", 88 => "000110000", 89 => "000001001", 
    90 => "000011001", 91 => "001000111", 92 => "001010101", 93 => "001010011", 
    94 => "001010101", 95 => "001000110", 96 => "000101010", 97 => "001111101", 
    98 => "010001101", 99 => "010011111", 100 => "000011001", 101 => "000110010", 
    102 => "001101111", 103 => "010001001", 104 => "001000110", 105 => "000111110", 
    106 => "010001101", 107 => "010011110", 108 => "000001000", 109 => "001001011", 
    110 => "001011101", 111 => "000000111", 112 => "001110111", 113 => "000001111", 
    114 => "000110110", 115 => "000001101", 116 => "001010000", 117 => "000101110", 
    118 => "000100111", 119 => "001010101", 120 => "001101000", 121 => "000110010", 
    122 => "001101011", 123 => "000111110", 124 => "010000100", 125 => "001101001", 
    126 => "000110000", 127 => "010010000", 128 => "111111111" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

memory_access_guard_2: process (address2) 
begin
      address2_tmp <= address2;
--synthesis translate_off
      if (CONV_INTEGER(address2) > AddressRange-1) then
           address2_tmp <= (others => '0');
      else 
           address2_tmp <= address2;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
        if (ce1 = '1') then 
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;
        if (ce2 = '1') then 
            q2 <= mem1(CONV_INTEGER(address2_tmp)); 
        end if;
    end if;
end process;

end rtl;

