v 20040111 1
L 300 300 1800 300 3 0 0 0 -1 -1
L 1800 300 1800 2900 3 0 0 0 -1 -1
L 1400 1000 1800 1000 3 0 0 0 -1 -1
L 1400 2200 1800 2200 3 0 0 0 -1 -1
L 900 2500 900 1900 3 0 0 0 -1 -1
L 900 1900 1400 2200 3 0 0 0 -1 -1
L 1400 2200 900 2500 3 0 0 0 -1 -1
P 0 1000 300 1000 1 0 0
{
T 100 1100 5 10 1 1 0 0 1
pinnumber=7
T 0 1000 5 10 0 1 0 0 1
pinseq=7
T 0 1000 5 10 0 1 0 0 1
pinlabel=B
T 0 1000 5 10 0 1 0 0 1
pintype=io
}
P 0 2200 300 2200 1 0 0
{
T 100 2300 5 10 1 1 0 0 1
pinnumber=6
T 0 2200 5 10 0 1 0 0 1
pinseq=6
T 0 2200 5 10 0 1 0 0 1
pinlabel=A
T 0 2200 5 10 0 1 0 0 1
pintype=io
}
L 300 300 300 2900 3 0 0 0 -1 -1
L 300 2900 1800 2900 3 0 0 0 -1 -1
P 2100 1000 1800 1000 1 0 0
{
T 1900 1100 5 10 1 1 0 0 1
pinnumber=4
T 2100 1000 5 10 0 1 0 0 1
pinseq=4
T 2100 1000 5 10 0 1 0 0 1
pinlabel=D
T 2100 1000 5 10 0 1 0 0 1
pintype=in
}
P 2100 2200 1800 2200 1 0 0
{
T 1900 2300 5 10 1 1 0 0 1
pinnumber=1
T 2100 2200 5 10 0 1 0 0 1
pinseq=1
T 2100 2200 5 10 0 1 0 0 1
pinlabel=R
T 2100 2200 5 10 0 1 0 0 1
pintype=out
}
T 1100 400 9 10 1 0 0 3 1
GND
T 1100 2700 9 10 1 0 0 3 1
Vcc
P 1100 0 1100 300 1 0 0
{
T 900 100 5 10 1 1 0 0 1
pinnumber=5
T 1100 0 5 10 0 1 0 0 1
pinseq=5
T 1100 0 5 10 0 1 0 0 1
pinlabel=GND
T 1100 0 5 10 0 1 0 0 1
pintype=pwr
}
P 1100 3200 1100 2900 1 0 0
{
T 900 3000 5 10 1 1 0 0 1
pinnumber=8
T 1100 3200 5 10 0 1 0 0 1
pinseq=8
T 1100 3200 5 10 0 1 0 0 1
pinlabel=Vcc
T 1100 3200 5 10 0 1 0 0 1
pintype=pwr
}
T 1300 3000 8 10 1 1 0 0 1
device=75176
T 300 3000 8 10 1 1 0 0 1
refdes=U?
P 2100 1800 1800 1800 1 0 0
{
T 1900 1900 5 10 1 1 0 0 1
pinnumber=2
T 2100 1800 5 10 0 1 0 0 1
pinseq=2
T 2100 1800 5 10 0 1 0 0 1
pinlabel=/RE
T 2100 1800 5 10 0 1 0 0 1
pintype=in
}
P 2100 1400 1800 1400 1 0 0
{
T 1900 1500 5 10 1 1 0 0 1
pinnumber=3
T 2100 1400 5 10 0 1 0 0 1
pinseq=3
T 2100 1400 5 10 0 1 0 0 1
pinlabel=DE
T 2100 1400 5 10 0 1 0 0 1
pintype=in
}
L 900 1000 1400 1300 3 0 0 0 -1 -1
L 900 1000 1400 700 3 0 0 0 -1 -1
L 1400 1300 1400 700 3 0 0 0 -1 -1
V 1200 2025 49 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 1200 1975 1200 1800 3 0 0 0 -1 -1
L 1200 1800 1800 1800 3 0 0 0 -1 -1
L 1800 1400 1200 1400 3 0 0 0 -1 -1
L 1200 1400 1200 1175 3 0 0 0 -1 -1
L 900 1300 900 700 3 0 0 0 -1 -1
L 900 2400 600 2400 3 0 0 0 -1 -1
L 600 2400 600 1200 3 0 0 0 -1 -1
L 600 1200 900 1200 3 0 0 0 -1 -1
L 900 800 700 800 3 0 0 0 -1 -1
L 700 800 700 2000 3 0 0 0 -1 -1
L 700 2000 900 2000 3 0 0 0 -1 -1
L 300 2200 600 2200 3 0 0 0 -1 -1
L 300 1000 700 1000 3 0 0 0 -1 -1
V 600 2200 25 3 0 0 0 -1 -1 1 -1 -1 1 -1 1
V 700 1000 25 3 0 0 0 -1 -1 1 -1 -1 1 -1 1
T 450 2250 9 10 1 0 0 3 1
A
T 450 1050 9 10 1 0 0 3 1
B
T 1700 2250 9 10 1 0 0 3 1
R
T 1650 1850 9 10 1 0 0 3 1
RE
T 1650 1450 9 10 1 0 0 3 1
DE
T 1700 1050 9 10 1 0 0 3 1
D
L 1500 2000 1750 2000 3 0 0 0 -1 -1
T 300 3400 8 10 0 0 0 0 1
footprint=SO8
T 300 4400 8 10 0 0 0 0 1
author=Marek Peca <mp@duch.cz>
T 300 3600 8 10 0 0 0 0 1
numslots=0
T 300 4200 8 10 0 0 0 0 1
dist-license=GPL
T 300 4000 8 10 0 0 0 0 1
use-license=ask
