

================================================================
== Vivado HLS Report for 'maxpool_P1'
================================================================
* Date:           Thu Mar 19 11:36:05 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_data3208
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.701|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4715|  4715|  4715|  4715|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- OFM_ROW_COL  |  4713|  4713|        14|          4|          1|  1176|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    624|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    203|    -|
|Register         |        0|      -|     496|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     496|    923|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_244_p2        |     +    |      0|  0|  13|          11|           1|
    |add_ln12_1_fu_408_p2      |     +    |      0|  0|  15|           1|           8|
    |add_ln203_83_fu_464_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_84_fu_516_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_85_fu_556_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln203_86_fu_567_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln203_87_fu_583_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln203_88_fu_594_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln203_89_fu_614_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln203_fu_390_p2       |     +    |      0|  0|  15|           9|           9|
    |c_fu_636_p2               |     +    |      0|  0|  15|           2|           5|
    |ofm_fu_250_p2             |     +    |      0|  0|  12|           1|           3|
    |r_fu_362_p2               |     +    |      0|  0|  15|           2|           5|
    |sub_ln203_4_fu_332_p2     |     -    |      0|  0|  15|           8|           8|
    |sub_ln203_5_fu_455_p2     |     -    |      0|  0|   8|          12|          12|
    |sub_ln203_6_fu_494_p2     |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_7_fu_546_p2     |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_fu_302_p2       |     -    |      0|  0|  15|           9|           9|
    |icmp_ln11_fu_238_p2       |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln12_fu_256_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln13_fu_350_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln1494_30_fu_647_p2  |   icmp   |      0|  0|  18|          31|          31|
    |icmp_ln1494_31_fu_663_p2  |   icmp   |      0|  0|  18|          31|          31|
    |icmp_ln1494_fu_624_p2     |   icmp   |      0|  0|  18|          31|          31|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |or_ln18_1_fu_232_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln18_2_fu_356_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln18_3_fu_500_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln18_fu_573_p2         |    or    |      0|  0|   5|           5|           1|
    |select_ln12_fu_641_p3     |  select  |      0|  0|   8|           1|           1|
    |select_ln18_1_fu_414_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln18_2_fu_270_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln18_3_fu_342_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln18_4_fu_424_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln18_fu_262_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln19_1_fu_630_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln19_2_fu_669_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln19_fu_653_p3     |  select  |      0|  0|  64|           1|          64|
    |select_ln24_1_fu_378_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln24_2_fu_400_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln24_3_fu_505_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln24_fu_430_p3     |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 624|         319|         517|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_209_p4               |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten23_phi_fu_165_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_187_p4    |   9|          2|    8|         16|
    |ap_phi_mux_ofm_0_phi_fu_176_p4             |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_198_p4               |   9|          2|    5|         10|
    |c_0_reg_205                                |   9|          2|    5|         10|
    |in_V_address0                              |  27|          5|   13|         65|
    |in_V_address1                              |  21|          4|   13|         52|
    |indvar_flatten23_reg_161                   |   9|          2|   11|         22|
    |indvar_flatten_reg_183                     |   9|          2|    8|         16|
    |ofm_0_reg_172                              |   9|          2|    3|          6|
    |r_0_reg_194                                |   9|          2|    5|         10|
    |reg_217                                    |   9|          2|   31|         62|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 203|         42|  124|        318|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln11_reg_688                   |  11|   0|   11|          0|
    |add_ln12_1_reg_737                 |   8|   0|    8|          0|
    |add_ln203_86_reg_757               |  14|   0|   14|          0|
    |add_ln203_88_reg_772               |  13|   0|   14|          1|
    |add_ln203_89_reg_777               |  12|   0|   12|          0|
    |add_ln203_reg_721                  |   9|   0|    9|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |c_0_reg_205                        |   5|   0|    5|          0|
    |c_reg_803                          |   5|   0|    5|          0|
    |icmp_ln11_reg_684                  |   1|   0|    1|          0|
    |icmp_ln12_reg_693                  |   1|   0|    1|          0|
    |indvar_flatten23_reg_161           |  11|   0|   11|          0|
    |indvar_flatten_reg_183             |   8|   0|    8|          0|
    |ofm_0_reg_172                      |   3|   0|    3|          0|
    |or_ln18_1_reg_679                  |   4|   0|    5|          1|
    |or_ln18_2_reg_710                  |   1|   0|    1|          0|
    |r_0_reg_194                        |   5|   0|    5|          0|
    |r_reg_716                          |   5|   0|    5|          0|
    |reg_217                            |  31|   0|   31|          0|
    |select_ln12_reg_808                |   8|   0|    8|          0|
    |select_ln18_2_reg_700              |   3|   0|    3|          0|
    |select_ln19_1_reg_792              |  14|   0|   64|         50|
    |select_ln19_2_reg_834              |  14|   0|   64|         50|
    |select_ln19_reg_813                |  14|   0|   64|         50|
    |select_ln19_reg_813_pp0_iter2_reg  |  14|   0|   64|         50|
    |select_ln24_2_reg_731              |   5|   0|    5|          0|
    |select_ln24_reg_742                |   5|   0|    5|          0|
    |sub_ln203_reg_705                  |   7|   0|    9|          2|
    |trunc_ln203_reg_726                |   8|   0|    8|          0|
    |zext_ln203_109_reg_747             |  14|   0|   64|         50|
    |zext_ln203_110_reg_782             |  14|   0|   64|         50|
    |zext_ln203_112_reg_762             |  13|   0|   64|         51|
    |zext_ln203_113_reg_824             |  13|   0|   64|         51|
    |add_ln203_88_reg_772               |  64|  32|   14|          1|
    |add_ln203_89_reg_777               |  64|  32|   12|          0|
    |icmp_ln11_reg_684                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 496|  96|  737|        407|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|in_V_address0   | out |   13|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |   31|  ap_memory |     in_V     |     array    |
|in_V_address1   | out |   13|  ap_memory |     in_V     |     array    |
|in_V_ce1        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q1         |  in |   31|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |   11|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   31|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

