# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0" --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_1" \
"../../../../project_1.srcs/sources_1/ip/eth_dcfifo/sim/eth_dcfifo.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr.v" \
"../../../../project_1.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../src/axi_ddr3_rw/axi_ctrl.v" \
"../../../../../src/axi_ddr3_rw/axi_ddr_top.v" \
"../../../../../src/axi_ddr3_rw/axi_master_read.v" \
"../../../../../src/axi_ddr3_rw/axi_master_write.v" \
"../../../../../src/seg_led/bin_2_bcd.v" \
"../../../../../src/udp_tx/crc32_d8.v" \
"../../../../../src/test/ddr3_test.v" \
"../../../../../src/hdmi/encode.v" \
"../../../../../src/udp_tx/eth_udp_send.v" \
"../../../../../src/udp_tx/eth_udp_tx_gmii.v" \
"../../../../../src/udp_tx/gmii_to_rgmii.v" \
"../../../../../src/hdmi/hdmi_ctrl.v" \
"../../../../../src/ov5640/i2c_ctrl.v" \
"../../../../../src/udp_tx/ip_checksum.v" \
"../../../../../src/ov5640/ov5640_cfg.v" \
"../../../../../src/ov5640/ov5640_data.v" \
"../../../../../src/ov5640/ov5640_top.v" \
"../../../../../src/hdmi/par2ser.v" \
"../../../../../src/rgb2gray/rgb2gray.v" \
"../../../../../src/seg_led/seg_led.v" \
"../../../../../src/strem_encode.v" \
"../../../../../src/hdmi/top_hdmi.v" \
"../../../../../src/hdmi/vga_timing_ctrl.v" \
"../../../../../src/test/ddr3_test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
