<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='641' ll='643' type='bool llvm::MachineInstr::isBarrier(llvm::MachineInstr::QueryType Type = AnyInBundle) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='673' u='c' c='_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='681' u='c' c='_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='638'>/// Returns true if the specified instruction stops control flow
  /// from executing the instruction immediately following it.  Examples include
  /// unconditional branches and return instructions.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='711' u='c' c='_ZL17ProfitableToMergePN4llvm17MachineBasicBlockES1_jRjRNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES6_S1_S1_RNS_8DenseMapIPKS0_iNS_12Dens11428772'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='712' u='c' c='_ZL17ProfitableToMergePN4llvm17MachineBasicBlockES1_jRjRNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES6_S1_S1_RNS_8DenseMapIPKS0_iNS_12Dens11428772'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='528' u='c' c='_ZN4llvm15guessSuccessorsERKNS_17MachineBasicBlockERNS_15SmallVectorImplIPS0_EERb'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='846' u='c' c='_ZN4llvm17MachineBasicBlock14getFallThroughEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='697' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='722' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='753' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='781' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='216' u='c' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='306' u='c' c='_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='336' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp' l='51' u='c' c='_ZN4llvm19ARMHazardRecognizer13getHazardTypeEPNS_5SUnitEi'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='342' u='c' c='_ZN12_GLOBAL__N_112MLxExpansion23ExpandFPMLxInstructionsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='353' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion15hasUncondBranchEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='687' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion17isSafeToSpeculateEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3025' u='c' c='_ZNK4llvm16HexagonInstrInfo15hasUncondBranchEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1104' u='c' c='_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1251' u='c' c='_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiAsmPrinter.cpp' l='236' u='c' c='_ZNK12_GLOBAL__N_115LanaiAsmPrinter33isBlockOnlyReachableByFallthroughEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp' l='168' u='c' c='_ZNK4llvm15MSP430InstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsAsmPrinter.cpp' l='523' u='c' c='_ZNK4llvm14MipsAsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1437' u='c' c='_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp' l='150' u='c' c='_ZL21maybeUpdateTerminatorPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp' l='148' u='c' c='_ZNK4llvm20WebAssemblyInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='2177' u='c' c='_ZNK4llvm12X86InstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE'/>
