/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/sim/func_sim/mem_path.vh
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/sim/func_sim/opcode.vh
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/sim/func_sim/sim_define.v
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/ASYNC_RAM_DP_WBE.v
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/RV321_System.v
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/address_decoder.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/alu.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/aludec.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/branch_logic.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/adder.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/be_logic.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/csr.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/extend.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/flopenr.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/flopenrclr.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/flopr.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/floprclr.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/mux2.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/mux3.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/mux4.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/pipeline1.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/pipeline2.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/pipeline3.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/building_blocks/pipeline4.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/controller.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/data_forwarding.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/datamux.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/datapath.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/dualport_mem_synch_rw_dualclk.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/maindec.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/reg_file_async.v
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/riscvsingle.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/stall.sv
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/tbman/tbman_apbs.v
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/tbman/tbman_regs.v
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/6stage/tbman/tbman_wrap.v
/home/std249/2025cpu/ex_6stage/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/testbench/cpu_tb.v
