memory[0]=8454147
memory[1]=589826
memory[2]=25165824
memory[3]=10
4 memory words
	instruction memory:
		instrMem[ 0 ] lw 0 1 3
		instrMem[ 1 ] add 1 1 2
		instrMem[ 2 ] halt 0 0 0
		instrMem[ 3 ] add 0 0 10

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 3
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 2
	IDEX:
		instruction lw 0 1 3
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 2
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction lw 0 1 3
		branchTarget 4
		aluResult 3
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 3
	IDEX:
		instruction add 1 1 2
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 3
		readRegB 0
	MEMWB:
		instruction lw 0 1 3
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 10
		pcPlus1 4
	IDEX:
		instruction halt 0 0 0
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 1 1 2
		branchTarget 4
		aluResult 20
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 10
	WBEND:
		instruction lw 0 1 3
		writeData 10

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 5
	IDEX:
		instruction add 0 0 10
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 10
	EXMEM:
		instruction halt 0 0 0
		branchTarget 3
		aluResult 20
		readRegB 0
	MEMWB:
		instruction add 1 1 2
		writeData 20
	WBEND:
		instruction noop 0 0 0
		writeData 10

@@@
state before cycle 7 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454147
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 25165824
		dataMem[ 3 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 20
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 6
	IDEX:
		instruction add 0 0 0
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 0 0 10
		branchTarget 14
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 20
	WBEND:
		instruction add 1 1 2
		writeData 20
Machine halted
Total of 7 cycles executed
