#
# TODO: list of fixes, refactorings, optimizations and functionality for Avrora
#

================================ F I X E S ==================================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
  2-3  input  Fix objdump preprocessor problems
    3   isdl  Encodings for load / store instructions
    2   util  StringUtil floating point conversion
    1  input  Catch recursive include errors
    1  input  Implement fill with value .db directive
    1   devs  EEPROM read/write delays
    1   devs  IVSEL fuse support for bootloaders
    1  probe  Counters, branchcounters, breakpoints
    1   devs  PDATA broken (?)
    1  probe  Probes inserted from within watches
    2  probe  getDataByte() calls from within watches
    3  radio  Partial preamble loss
    1   devs  Frame sizes in USART implementation

======================== F U N C T I O N A L I T Y ==========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
  2-3  input  ELF format reader
    4   isdl  Generate assembler and disassembler
    4   isdl  Generate Atmel parser
    2   isdl  Generate CFG builder
    2  probe  Implement probing for IO registers
    2  probe  Introduce device instrumentation points
    3    sim  Support dynamic code update with SPM
    2  trace  Trace monitor (state, compress output, r/w vals)
    2    gdb  Support state update in gdb monitor
    2   prof  Profile monitor (diagnos, CFG, funcs, labels)
    3     ui  Interactive simulation monitor
    1    out  Improve program dumping format
    2   devs  Implement watchdog timer
    2  radio  Implement all radio frequency registers
    1   util  Implement Columnifier class
    1  probe  Interrupt monitor

    1   sim   new: ClockDomain, refactored MCU construction         (1.5.32)
    1  probe  FiniteStateMachine, probing                         2005-02-20
    4  probe  Implement GDB server backend                           (1.4.0)
  2-3   isdl  Constant/copy propagation optimizations                (1.4.0)
    4    sim  Dynamic Basic Block Compiler                           (1.3.x)

========================= R E F A C T O R I N G S ===========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
    2    sim  Introduce Simulation class
    1    sim  global migrate to Clock, DerivedClock
    1    sim  Move timeouts out of Simulator
    2   isdl  Declare state of processor explicitly
    2    sim  read/write vs get/set for State
    2   isdl  AlphaRenamer class for code processing
    2   test  Dependencies for test cases
    2   devs  ADC interface improvements
    1  radio  Radio transfer time calculation
    2  radio  Neighbor lists
    2  radio  RadioAir, distance calculations
  2-3  radio  RadioPacket refactoring, optimization
    3    sim  Implement one thread per processor model
    1   util  global migrate to StringUtil.*
    1    sim  Deltaqueue optimization
    2    sim  Word-aligned PC optimization
    2    sim  Introduce SourceMapping class

    2  probe  Migrate sleep probe to FiniteStateMachine.Probe       (1.5.37)
  3-4   devs  Extract ATMega128L devices                            (1.5.37)
    2   help  global migrate to HelpSystem, HelpCategories          (1.5.30)
    1   main  Remove shortName from Action, MonitorFactory          (1.5.28)
  2-3    sim  Clean up event / verbose printing                      (1.4.0)
    1   main  Move class maps and defaults to Defaults               (1.5.x)
    1    sim  Refactor microcontroller instantiation                 (1.5.x)
    2   isdl  Canonicalize isdl code generated                       (1.4.0)
    1    sim  Display seconds from Simulator.Printer                 (1.4.0)
    1  input  Check for invalid register names                       (1.5.x)
    1    sim  Synchronize simulator output                           (1.4.0)

======================== O P T I M I Z A T I O N S ==========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
  1-2    sim  Interpreter inner loop optimization
  2-3    sim  Reduce interp. flags computations with xor's
    1    sim  Optimize DerivedClock for integer multiples
  2-3   isdl  Regeneration Instr.* classes
    1    sim  Use sram[] array directly for interp. register ops
    1    sim  Convert all clock HZ references to ints
  1-2    sim  Convert deltaqueue to use ints instead of longs
  1-2    sim  Optimize FiniteStateMachine transitions

    1    sim  Allocate all SPI.Frame's statically                   (1.5.35)
    1    sim  Optimize getSP() and setSP() methods                  (1.5.31)
  1-2    sim  Consolidate regs and sram in interpreter               (1.5.x)
    1    sim  ProbedInstr refactoring                                (1.5.x)
    1    sim  Move boolean xor usages to !=                          (1.4.0)

======================== D O C U M E N T A T I O N ==========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
    3    all  Javadoc all classes more thoroughly
    3    all  Build more complex diagrams for website
    2    all  Create TODO list available on website
