{
  "Top": "forward",
  "RtlTop": "forward",
  "RtlPrefix": "",
  "RtlSubPrefix": "forward_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v0": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v0_address0",
          "name": "v0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v0_ce0",
          "name": "v0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v0_d0",
          "name": "v0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v0_q0",
          "name": "v0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v0_we0",
          "name": "v0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v0_address1",
          "name": "v0_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v0_ce1",
          "name": "v0_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v0_d1",
          "name": "v0_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v0_q1",
          "name": "v0_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v0_we1",
          "name": "v0_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v1": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v1_address0",
          "name": "v1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v1_ce0",
          "name": "v1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v1_d0",
          "name": "v1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v1_q0",
          "name": "v1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v1_we0",
          "name": "v1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v1_address1",
          "name": "v1_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v1_ce1",
          "name": "v1_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v1_d1",
          "name": "v1_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v1_q1",
          "name": "v1_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v1_we1",
          "name": "v1_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v2": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v2_address0",
          "name": "v2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v2_ce0",
          "name": "v2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v2_d0",
          "name": "v2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v2_q0",
          "name": "v2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v2_we0",
          "name": "v2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v2_address1",
          "name": "v2_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v2_ce1",
          "name": "v2_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v2_d1",
          "name": "v2_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v2_q1",
          "name": "v2_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v2_we1",
          "name": "v2_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v3": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v3_address0",
          "name": "v3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v3_ce0",
          "name": "v3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v3_d0",
          "name": "v3_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v3_q0",
          "name": "v3_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v3_we0",
          "name": "v3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v3_address1",
          "name": "v3_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v3_ce1",
          "name": "v3_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v3_d1",
          "name": "v3_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v3_q1",
          "name": "v3_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v3_we1",
          "name": "v3_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -unsafe_math_optimizations=1"
    ],
    "DirectiveTcl": ["set_directive_top forward -name forward"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "forward"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "3612687",
    "Latency": "3817045"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "forward",
    "Version": "1.0",
    "DisplayName": "Forward",
    "Revision": "2113763265",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_forward_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/DepthwiseSeparableConvBlock.cpp"],
    "Vhdl": [
      "impl\/vhdl\/forward_ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1.vhd",
      "impl\/vhdl\/forward_fadd_32ns_32ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/forward_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/forward_fifo_w32_d100352_A.vhd",
      "impl\/vhdl\/forward_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/forward_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/forward_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/forward_Loop_loop0_proc.vhd",
      "impl\/vhdl\/forward_Loop_loop0_proc_Pipeline_loop0_loop1_loop2.vhd",
      "impl\/vhdl\/forward_Loop_loop0_proc_Pipeline_loop3_loop4_loop5.vhd",
      "impl\/vhdl\/forward_Loop_loop6_proc1.vhd",
      "impl\/vhdl\/forward_Loop_loop6_proc1_v12_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_Loop_loop11_proc2.vhd",
      "impl\/vhdl\/forward_Loop_loop11_proc2_v26_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_Loop_loop15_proc3.vhd",
      "impl\/vhdl\/forward_Loop_loop18_proc4.vhd",
      "impl\/vhdl\/forward_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/forward_start_for_Loop_loop15_proc3_U0.vhd",
      "impl\/vhdl\/forward_start_for_Loop_loop18_proc4_U0.vhd",
      "impl\/vhdl\/forward_v4_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_v4_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/forward.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/forward_ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1.v",
      "impl\/verilog\/forward_fadd_32ns_32ns_32_5_no_dsp_1.v",
      "impl\/verilog\/forward_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/forward_fifo_w32_d100352_A.v",
      "impl\/verilog\/forward_flow_control_loop_pipe.v",
      "impl\/verilog\/forward_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/forward_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/forward_Loop_loop0_proc.v",
      "impl\/verilog\/forward_Loop_loop0_proc_Pipeline_loop0_loop1_loop2.v",
      "impl\/verilog\/forward_Loop_loop0_proc_Pipeline_loop3_loop4_loop5.v",
      "impl\/verilog\/forward_Loop_loop6_proc1.v",
      "impl\/verilog\/forward_Loop_loop6_proc1_v12_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_Loop_loop11_proc2.v",
      "impl\/verilog\/forward_Loop_loop11_proc2_v26_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_Loop_loop15_proc3.v",
      "impl\/verilog\/forward_Loop_loop18_proc4.v",
      "impl\/verilog\/forward_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/forward_start_for_Loop_loop15_proc3_U0.v",
      "impl\/verilog\/forward_start_for_Loop_loop18_proc4_U0.v",
      "impl\/verilog\/forward_v4_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_v4_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/forward.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/forward_fadd_32ns_32ns_32_5_no_dsp_1_ip.tcl",
      "impl\/misc\/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/forward_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/forward.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "forward_fadd_32ns_32ns_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name forward_fadd_32ns_32ns_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "forward_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name forward_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "v0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v0_address0": "DATA"},
      "ports": ["v0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v0"
        }]
    },
    "v0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v0_d0": "DATA"},
      "ports": ["v0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v0"
        }]
    },
    "v0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v0_q0": "DATA"},
      "ports": ["v0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v0"
        }]
    },
    "v0_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v0_address1": "DATA"},
      "ports": ["v0_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v0"
        }]
    },
    "v0_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v0_d1": "DATA"},
      "ports": ["v0_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v0"
        }]
    },
    "v0_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v0_q1": "DATA"},
      "ports": ["v0_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v0"
        }]
    },
    "v1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"v1_address0": "DATA"},
      "ports": ["v1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v1"
        }]
    },
    "v1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v1_d0": "DATA"},
      "ports": ["v1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v1"
        }]
    },
    "v1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v1_q0": "DATA"},
      "ports": ["v1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v1"
        }]
    },
    "v1_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"v1_address1": "DATA"},
      "ports": ["v1_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v1"
        }]
    },
    "v1_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v1_d1": "DATA"},
      "ports": ["v1_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v1"
        }]
    },
    "v1_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v1_q1": "DATA"},
      "ports": ["v1_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v1"
        }]
    },
    "v2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"v2_address0": "DATA"},
      "ports": ["v2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v2"
        }]
    },
    "v2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v2_d0": "DATA"},
      "ports": ["v2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v2"
        }]
    },
    "v2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v2_q0": "DATA"},
      "ports": ["v2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v2"
        }]
    },
    "v2_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"v2_address1": "DATA"},
      "ports": ["v2_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v2"
        }]
    },
    "v2_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v2_d1": "DATA"},
      "ports": ["v2_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v2"
        }]
    },
    "v2_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v2_q1": "DATA"},
      "ports": ["v2_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v2"
        }]
    },
    "v3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v3_address0": "DATA"},
      "ports": ["v3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v3"
        }]
    },
    "v3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v3_d0": "DATA"},
      "ports": ["v3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v3"
        }]
    },
    "v3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v3_q0": "DATA"},
      "ports": ["v3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v3"
        }]
    },
    "v3_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v3_address1": "DATA"},
      "ports": ["v3_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v3"
        }]
    },
    "v3_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v3_d1": "DATA"},
      "ports": ["v3_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v3"
        }]
    },
    "v3_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v3_q1": "DATA"},
      "ports": ["v3_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v3"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "v0_address0": {
      "dir": "out",
      "width": "17"
    },
    "v0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v0_d0": {
      "dir": "out",
      "width": "32"
    },
    "v0_q0": {
      "dir": "in",
      "width": "32"
    },
    "v0_we0": {
      "dir": "out",
      "width": "1"
    },
    "v0_address1": {
      "dir": "out",
      "width": "17"
    },
    "v0_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v0_d1": {
      "dir": "out",
      "width": "32"
    },
    "v0_q1": {
      "dir": "in",
      "width": "32"
    },
    "v0_we1": {
      "dir": "out",
      "width": "1"
    },
    "v1_address0": {
      "dir": "out",
      "width": "6"
    },
    "v1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v1_d0": {
      "dir": "out",
      "width": "32"
    },
    "v1_q0": {
      "dir": "in",
      "width": "32"
    },
    "v1_we0": {
      "dir": "out",
      "width": "1"
    },
    "v1_address1": {
      "dir": "out",
      "width": "6"
    },
    "v1_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v1_d1": {
      "dir": "out",
      "width": "32"
    },
    "v1_q1": {
      "dir": "in",
      "width": "32"
    },
    "v1_we1": {
      "dir": "out",
      "width": "1"
    },
    "v2_address0": {
      "dir": "out",
      "width": "7"
    },
    "v2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v2_d0": {
      "dir": "out",
      "width": "32"
    },
    "v2_q0": {
      "dir": "in",
      "width": "32"
    },
    "v2_we0": {
      "dir": "out",
      "width": "1"
    },
    "v2_address1": {
      "dir": "out",
      "width": "7"
    },
    "v2_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v2_d1": {
      "dir": "out",
      "width": "32"
    },
    "v2_q1": {
      "dir": "in",
      "width": "32"
    },
    "v2_we1": {
      "dir": "out",
      "width": "1"
    },
    "v3_address0": {
      "dir": "out",
      "width": "17"
    },
    "v3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v3_d0": {
      "dir": "out",
      "width": "32"
    },
    "v3_q0": {
      "dir": "in",
      "width": "32"
    },
    "v3_we0": {
      "dir": "out",
      "width": "1"
    },
    "v3_address1": {
      "dir": "out",
      "width": "17"
    },
    "v3_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v3_d1": {
      "dir": "out",
      "width": "32"
    },
    "v3_q1": {
      "dir": "in",
      "width": "32"
    },
    "v3_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "forward",
      "Instances": [
        {
          "ModuleName": "Loop_loop0_proc",
          "InstanceName": "Loop_loop0_proc_U0",
          "Instances": [
            {
              "ModuleName": "Loop_loop0_proc_Pipeline_loop0_loop1_loop2",
              "InstanceName": "grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_18"
            },
            {
              "ModuleName": "Loop_loop0_proc_Pipeline_loop3_loop4_loop5",
              "InstanceName": "grp_Loop_loop0_proc_Pipeline_loop3_loop4_loop5_fu_24"
            }
          ]
        },
        {
          "ModuleName": "Loop_loop6_proc1",
          "InstanceName": "Loop_loop6_proc1_U0"
        },
        {
          "ModuleName": "Loop_loop11_proc2",
          "InstanceName": "Loop_loop11_proc2_U0"
        },
        {
          "ModuleName": "Loop_loop15_proc3",
          "InstanceName": "Loop_loop15_proc3_U0"
        },
        {
          "ModuleName": "Loop_loop18_proc4",
          "InstanceName": "Loop_loop18_proc4_U0"
        }
      ]
    },
    "Info": {
      "Loop_loop0_proc_Pipeline_loop0_loop1_loop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop0_proc_Pipeline_loop3_loop4_loop5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop6_proc1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop11_proc2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop15_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop18_proc4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_loop0_proc_Pipeline_loop0_loop1_loop2": {
        "Latency": {
          "LatencyBest": "103974",
          "LatencyAvg": "103974",
          "LatencyWorst": "103974",
          "PipelineII": "103974",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.692"
        },
        "Loops": [{
            "Name": "loop0_loop1_loop2",
            "TripCount": "103968",
            "Latency": "103972",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "155",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "335",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop0_proc_Pipeline_loop3_loop4_loop5": {
        "Latency": {
          "LatencyBest": "100358",
          "LatencyAvg": "100358",
          "LatencyWorst": "100358",
          "PipelineII": "100358",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.692"
        },
        "Loops": [{
            "Name": "loop3_loop4_loop5",
            "TripCount": "100352",
            "Latency": "100356",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "222",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "450",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop0_proc": {
        "Latency": {
          "LatencyBest": "204335",
          "LatencyAvg": "204335",
          "LatencyWorst": "204335",
          "PipelineII": "204335",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.692"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "384",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "878",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop6_proc1": {
        "Latency": {
          "LatencyBest": "3612686",
          "LatencyAvg": "3612686",
          "LatencyWorst": "3612686",
          "PipelineII": "3612686",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.697"
        },
        "Loops": [{
            "Name": "loop6_loop7_loop8_loop9_loop10",
            "TripCount": "903168",
            "Latency": "3612684",
            "PipelineII": "4",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "196",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "4",
          "DSP": "4",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1191",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1572",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop11_proc2": {
        "Latency": {
          "LatencyBest": "3211275",
          "LatencyAvg": "3211275",
          "LatencyWorst": "3211275",
          "PipelineII": "3211275",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.697"
        },
        "Loops": [{
            "Name": "loop11_loop12_loop13_loop14",
            "TripCount": "802816",
            "Latency": "3211273",
            "PipelineII": "4",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "392",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "9",
          "DSP": "3",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "999",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1361",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop15_proc3": {
        "Latency": {
          "LatencyBest": "100361",
          "LatencyAvg": "100361",
          "LatencyWorst": "100361",
          "PipelineII": "100361",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "loop15_loop16_loop17",
            "TripCount": "100352",
            "Latency": "100359",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "306",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "229",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop18_proc4": {
        "Latency": {
          "LatencyBest": "100355",
          "LatencyAvg": "100355",
          "LatencyWorst": "100355",
          "PipelineII": "100355",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.615"
        },
        "Loops": [{
            "Name": "loop18_loop19_loop20",
            "TripCount": "100352",
            "Latency": "100353",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "122",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "387",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "forward": {
        "Latency": {
          "LatencyBest": "3817045",
          "LatencyAvg": "3817045",
          "LatencyWorst": "3817045",
          "PipelineII": "3612687",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.697"
        },
        "Area": {
          "BRAM_18K": "997",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "24",
          "DSP": "12",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "3290",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "4704",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-04 14:45:18 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
