```json
{
  "Sub-Task": [
    {
      "id": 1,
      "content": "Define the Verilog module named 'four_bit_adder' with its complete set of input and output ports. Specify the exact names, bit widths, and signal directions for all ports: two 4-bit input operands ('a' and 'b'), a single-bit carry-in ('cin'), a 4-bit sum output ('sum'), and a single-bit carry-out ('cout').",
      "source": "```verilog\nmodule four_bit_adder (\n  input [3:0] a,      // 4-bit input operand 'a'\n  input [3:0] b,      // 4-bit input operand 'b'\n  input cin,         // 1-bit carry-in input 'cin'\n  output [3:0] sum,     // 4-bit sum output 'sum'\n  output cout        // 1-bit carry-out output 'cout'\n);\n```"
    },
    {
      "id": 2,
      "content": "Declare an internal wire signal named 'carry' to store the intermediate carry values generated during the addition process.  The 'carry' wire must be 5 bits wide to accommodate the carry generated from each of the four full adder stages, plus the final carry-out bit.",
      "source": "```verilog\n  wire [4:0] carry;   // 5-bit internal carry signal 'carry'\n```"
    },
    {
      "id": 3,
      "content": "Implement the full adder logic for the least significant bit (LSB) of the adder. Assign the sum of the LSBs of the input operands ('a[0]' and 'b[0]') and the carry-in ('cin') to the LSB of the 'sum' output ('sum[0]') and the second bit of the internal 'carry' wire ('carry[1]'). This represents the carry generated by the LSB addition.",
      "source": "```verilog\n  assign {carry[1], sum[0]} = a[0] + b[0] + cin; // Full adder for LSB\n```"
    },
    {
      "id": 4,
      "content": "Employ a 'generate' block with a 'for' loop to create the remaining full adder stages for bits 1 through 3. This approach promotes efficient code reuse and avoids repetitive code for each intermediate bit position.",
      "source": "```verilog\n  genvar i;\n  generate\n    for (i = 1; i < 4; i = i + 1) begin : full_adder_loop\n      assign {carry[i+1], sum[i]} = a[i] + b[i] + carry[i]; // Full adder stages\n    end\n  endgenerate\n```"
    },
    {
      "id": 5,
      "content": "Assign the final carry-out ('cout') signal. The 'cout' is the most significant bit (MSB) of the internal 'carry' wire ('carry[4]').",
      "source": "```verilog\n  assign cout = carry[4]; // Assign carry-out\n```"
    },
    {
      "id": 6,
      "content": "Terminate the 'four_bit_adder' module definition.",
      "source": "```verilog\nendmodule\n```"
    }
  ]
}
```