// Seed: 1946547900
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = 1 == id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd40
) (
    input  uwire id_0,
    input  wor   id_1,
    input  uwire _id_2,
    input  uwire id_3
    , id_11,
    output wor   _id_4,
    output uwire id_5,
    input  uwire id_6,
    input  tri   id_7,
    output wand  id_8,
    output wire  id_9
);
  logic [id_4  ==  id_2 : -1] id_12;
  ;
  logic id_13;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12
  );
endmodule
