 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : registeredFPM
Version: U-2022.12-SP7
Date   : Sun Dec 24 13:12:39 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U5/Z (NBUFFX2)                        0.26       0.97 r
  AB/U31/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[25]/D (DFFX1)                 0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[25]/CLK (DFFX1)               0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U5/Z (NBUFFX2)                        0.26       0.97 r
  AB/U30/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[24]/D (DFFX1)                 0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[24]/CLK (DFFX1)               0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U4/Z (NBUFFX2)                        0.26       0.97 r
  AB/U29/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[23]/D (DFFX1)                 0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[23]/CLK (DFFX1)               0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U4/Z (NBUFFX2)                        0.26       0.97 r
  AB/U25/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[19]/D (DFFX1)                 0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[19]/CLK (DFFX1)               0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U4/Z (NBUFFX2)                        0.26       0.97 r
  AB/U20/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[14]/D (DFFX1)                 0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[14]/CLK (DFFX1)               0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U3/Z (NBUFFX2)                        0.26       0.97 r
  AB/U15/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[9]/D (DFFX1)                  0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[9]/CLK (DFFX1)                0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U3/Z (NBUFFX2)                        0.26       0.97 r
  AB/U14/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[8]/D (DFFX1)                  0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[8]/CLK (DFFX1)                0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U3/Z (NBUFFX2)                        0.26       0.97 r
  AB/U12/Q (AO22X1)                        0.21       1.18 r
  AB/out_reg[6]/D (DFFX1)                  0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[6]/CLK (DFFX1)                0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U3/Z (NBUFFX2)                        0.26       0.97 r
  AB/U7/Q (AO22X1)                         0.21       1.18 r
  AB/out_reg[1]/D (DFFX1)                  0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[1]/CLK (DFFX1)                0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: enable (input port clocked by clk)
  Endpoint: AB/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  enable (in)                              0.00       0.20 f
  AB/enable (genericRegister_N64)          0.00       0.20 f
  AB/U74/ZN (INVX0)                        0.11       0.31 r
  AB/U77/QN (NOR2X0)                       0.13       0.44 f
  AB/U73/QN (NOR2X0)                       0.27       0.71 r
  AB/U3/Z (NBUFFX2)                        0.26       0.97 r
  AB/U6/Q (AO22X1)                         0.21       1.18 r
  AB/out_reg[0]/D (DFFX1)                  0.04       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  AB/out_reg[0]/CLK (DFFX1)                0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.66


1
