Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 22:42:47 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_synth_power.rpt
| Design           : normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 199.879      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 95.906       |
| Device Static (mW)       | 103.973      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 97.7         |
| Junction Temperature (C) | 27.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+------------+----------+-----------+-----------------+
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
+----------------+------------+----------+-----------+-----------------+
| Clocks         |    10.230  |        3 |       --- |             --- |
| Slice Logic    |    15.271  |     3304 |       --- |             --- |
|   LUT as Logic |    11.665  |     1109 |     53200 |            2.08 |
|   CARRY4       |     2.445  |      267 |     13300 |            2.01 |
|   Register     |     1.161  |     1200 |    106400 |            1.13 |
|   Others       |     0.000  |      246 |       --- |             --- |
| Signals        |    20.079  |     4035 |       --- |             --- |
| DSPs           |    50.326  |       61 |       220 |           27.73 |
| Static Power   |   103.973  |          |           |                 |
| Total          |   199.879  |          |           |                 |
+----------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.104 |       0.096 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | ap_clk |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+------------+
| Name                                                          | Power (mW) |
+---------------------------------------------------------------+------------+
| normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |    95.906  |
|   myproject_mul_16s_11ns_26_2_0_U16                           |     1.330  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.330  |
|   myproject_mul_16s_11ns_26_2_0_U22                           |     1.261  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.261  |
|   myproject_mul_16s_11ns_26_2_0_U25                           |     1.228  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.228  |
|   myproject_mul_16s_11ns_26_2_0_U26                           |     1.352  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.352  |
|   myproject_mul_16s_11ns_26_2_0_U28                           |     1.330  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.330  |
|   myproject_mul_16s_11ns_26_2_0_U29                           |     1.363  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.363  |
|   myproject_mul_16s_11ns_26_2_0_U31                           |     1.381  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.381  |
|   myproject_mul_16s_11ns_26_2_0_U35                           |     1.123  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.123  |
|   myproject_mul_16s_11ns_26_2_0_U37                           |     1.306  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.306  |
|   myproject_mul_16s_11ns_26_2_0_U39                           |     1.391  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.391  |
|   myproject_mul_16s_11ns_26_2_0_U40                           |     1.224  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.224  |
|   myproject_mul_16s_11ns_26_2_0_U41                           |     1.277  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.277  |
|   myproject_mul_16s_11ns_26_2_0_U44                           |     1.327  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.327  |
|   myproject_mul_16s_11ns_26_2_0_U46                           |     1.275  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.275  |
|   myproject_mul_16s_11ns_26_2_0_U49                           |     1.257  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.257  |
|   myproject_mul_16s_11ns_26_2_0_U52                           |     1.283  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.283  |
|   myproject_mul_16s_11ns_26_2_0_U54                           |     1.364  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.364  |
|   myproject_mul_16s_11ns_26_2_0_U6                            |     1.309  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.309  |
|   myproject_mul_16s_11ns_26_2_0_U60                           |     1.288  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.288  |
|   myproject_mul_16s_11ns_26_2_0_U7                            |     1.302  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.302  |
|   myproject_mul_16s_11ns_26_2_0_U9                            |     1.268  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.268  |
|   myproject_mul_16s_12ns_26_2_0_U10                           |     1.401  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.401  |
|   myproject_mul_16s_12ns_26_2_0_U12                           |     1.357  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.357  |
|   myproject_mul_16s_12ns_26_2_0_U13                           |     1.272  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.272  |
|   myproject_mul_16s_12ns_26_2_0_U14                           |     1.065  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.065  |
|   myproject_mul_16s_12ns_26_2_0_U15                           |     1.385  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.385  |
|   myproject_mul_16s_12ns_26_2_0_U17                           |     1.325  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.325  |
|   myproject_mul_16s_12ns_26_2_0_U18                           |     1.290  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.290  |
|   myproject_mul_16s_12ns_26_2_0_U19                           |     1.382  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.382  |
|   myproject_mul_16s_12ns_26_2_0_U2                            |     1.310  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.310  |
|   myproject_mul_16s_12ns_26_2_0_U20                           |     1.242  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.242  |
|   myproject_mul_16s_12ns_26_2_0_U21                           |     1.320  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.320  |
|   myproject_mul_16s_12ns_26_2_0_U23                           |     1.323  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.323  |
|   myproject_mul_16s_12ns_26_2_0_U24                           |     1.364  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.364  |
|   myproject_mul_16s_12ns_26_2_0_U27                           |     1.341  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.341  |
|   myproject_mul_16s_12ns_26_2_0_U3                            |     1.228  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.228  |
|   myproject_mul_16s_12ns_26_2_0_U30                           |     1.337  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.337  |
|   myproject_mul_16s_12ns_26_2_0_U32                           |     1.341  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.341  |
|   myproject_mul_16s_12ns_26_2_0_U33                           |     1.220  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.220  |
|   myproject_mul_16s_12ns_26_2_0_U36                           |     1.323  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.323  |
|   myproject_mul_16s_12ns_26_2_0_U38                           |     1.365  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.365  |
|   myproject_mul_16s_12ns_26_2_0_U4                            |     1.274  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.274  |
|   myproject_mul_16s_12ns_26_2_0_U42                           |     1.156  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.156  |
|   myproject_mul_16s_12ns_26_2_0_U43                           |     1.204  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.204  |
|   myproject_mul_16s_12ns_26_2_0_U45                           |     1.264  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.264  |
|   myproject_mul_16s_12ns_26_2_0_U47                           |     1.218  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.218  |
|   myproject_mul_16s_12ns_26_2_0_U48                           |     1.418  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.418  |
|   myproject_mul_16s_12ns_26_2_0_U5                            |     1.291  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.291  |
|   myproject_mul_16s_12ns_26_2_0_U51                           |     1.161  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.161  |
|   myproject_mul_16s_12ns_26_2_0_U53                           |     1.341  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.341  |
|   myproject_mul_16s_12ns_26_2_0_U55                           |     1.209  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.209  |
|   myproject_mul_16s_12ns_26_2_0_U56                           |     1.271  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.271  |
|   myproject_mul_16s_12ns_26_2_0_U57                           |     1.271  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.271  |
|   myproject_mul_16s_12ns_26_2_0_U58                           |     1.303  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.303  |
|   myproject_mul_16s_12ns_26_2_0_U59                           |     1.315  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.315  |
|   myproject_mul_16s_12ns_26_2_0_U61                           |     1.336  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.336  |
|   myproject_mul_16s_12ns_26_2_0_U8                            |     1.311  |
|     myproject_mul_16s_12ns_26_2_0_MulnS_0_U                   |     1.311  |
|   myproject_mul_16s_13ns_26_2_0_U11                           |     1.250  |
|     myproject_mul_16s_13ns_26_2_0_MulnS_2_U                   |     1.250  |
|   myproject_mul_16s_13ns_26_2_0_U34                           |     1.070  |
|     myproject_mul_16s_13ns_26_2_0_MulnS_2_U                   |     1.070  |
|   myproject_mul_16s_13ns_26_2_0_U50                           |     1.375  |
|     myproject_mul_16s_13ns_26_2_0_MulnS_2_U                   |     1.375  |
|   myproject_mul_16s_13ns_26_2_0_U62                           |     1.204  |
|     myproject_mul_16s_13ns_26_2_0_MulnS_2_U                   |     1.204  |
+---------------------------------------------------------------+------------+


