Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : simple_adder
Version: Q-2019.12-SP3
Date   : Tue Jan 31 11:44:19 2023
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.35
  Critical Path Slack:           0.03
  Critical Path Clk Period:      0.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:         20
  Leaf Cell Count:                 11
  Buf/Inv Cell Count:               5
  Buf Cell Count:                   0
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         6
  Sequential Cell Count:            5
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       11.182336
  Noncombinational Area:    45.745921
  Buf/Inv Area:              6.353600
  Total Buffer Area:             0.00
  Total Inverter Area:           6.35
  Macro/Black Box Area:      0.000000
  Net Area:                  2.719667
  -----------------------------------
  Cell Area:                56.928257
  Design Area:              59.647924


  Design Rules
  -----------------------------------
  Total Number of Nets:            22
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.03
  Mapping Optimization:                0.31
  -----------------------------------------
  Overall Compile Time:                4.89
  Overall Compile Wall Clock Time:     5.25

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
