 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : huffman
Version: Q-2019.12
Date   : Tue Feb  2 17:56:52 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: TREE/sort_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: TREE/sorted_arr_reg[2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  huffman            tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  TREE/sort_cnt_reg[0]/CK (DFFRX1)                        0.00       0.50 r
  TREE/sort_cnt_reg[0]/Q (DFFRX1)                         0.49       0.99 r
  TREE/U35/Y (BUFX4)                                      0.25       1.24 r
  TREE/U75/Y (CLKINVX1)                                   0.51       1.75 f
  TREE/U205/Y (NOR2X1)                                    0.61       2.36 r
  TREE/U14/Y (INVX1)                                      0.31       2.67 f
  TREE/U481/Y (OAI21X2)                                   0.41       3.08 r
  TREE/U6/Y (NOR2X1)                                      0.31       3.39 f
  TREE/U5/Y (CLKBUFX3)                                    0.46       3.84 f
  TREE/U91/Y (AOI2BB2XL)                                  0.48       4.32 r
  TREE/U488/Y (OAI211X1)                                  0.37       4.69 f
  TREE/U678/Y (AOI21X1)                                   0.31       5.00 r
  TREE/U679/Y (AOI2BB2X1)                                 0.19       5.19 f
  TREE/U16/Y (OAI22XL)                                    0.41       5.60 r
  TREE/U680/Y (OAI221XL)                                  0.35       5.95 f
  TREE/U681/Y (AO22X1)                                    0.50       6.44 f
  TREE/U30/Y (OAI21X2)                                    0.23       6.67 r
  TREE/U12/Y (NAND2X6)                                    0.19       6.86 f
  TREE/U477/Y (OAI31XL)                                   0.58       7.44 r
  TREE/U476/Y (CLKINVX1)                                  0.24       7.68 f
  TREE/U29/Y (CLKBUFX3)                                   0.73       8.41 f
  TREE/U195/Y (NOR3X1)                                    0.43       8.85 r
  TREE/U18/Y (CLKBUFX3)                                   0.59       9.44 r
  TREE/U63/Y (NAND2X1)                                    0.22       9.66 f
  TREE/U65/Y (AND3X2)                                     0.28       9.93 f
  TREE/U307/Y (OAI211X1)                                  0.17      10.11 r
  TREE/sorted_arr_reg[2][12]/D (DFFRX1)                   0.00      10.11 r
  data arrival time                                                 10.11

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  TREE/sorted_arr_reg[2][12]/CK (DFFRX1)                  0.00      10.40 r
  library setup time                                     -0.27      10.13
  data required time                                                10.13
  --------------------------------------------------------------------------
  data required time                                                10.13
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
