/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2021-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef DISP_COMP_CONFIG_UTILS_H
#define DISP_COMP_CONFIG_UTILS_H

#include <linux/types.h>
#include <dpu/soc_dpu_define.h>
#include <linux/ktime.h>
#include "dpu_comp_mgr.h"
#include "res_mgr.h"
#include "dpu_connector.h"
#include "dpu_conn_mgr.h"

#define SOC_ACTRL_QIC_GLOBAL_CFG_ADDR(base) ((base) + (0x09a8))
#define CEIL_DIV(a, b) (((a) / (b)) + (((a) % (b)) > 0 ? 1 : 0))

enum dpu_bl_setting_mode {
	/* panel with fixed frame rate, or other bl setting type, blpmw etc.. */
	BL_SETTING_MODE_DIRECT,

	/* ltpo panel with dynamic frame rate need use this mode,
	because bl setting will lead to refresh, we need update
	it to dacc, and send bl ddic cmd at riscv-capture time */
	BL_SETTING_MODE_BY_RISCV,

	BL_SETTING_MODE_INVALID
};

struct swid_info {
	enum SCENE_ID scene_id;
	uint32_t swid_reg_offset_start;
	uint32_t swid_reg_offset_end;
};

extern struct swid_info g_sdma_swid_tlb_info[SDMA_SWID_NUM];
extern struct swid_info g_wch_swid_tlb_info[WCH_SWID_NUM];
struct panel_partial_ctrl;

struct swid_info *dpu_comp_get_sdma_swid_tlb_info(int *length);
struct swid_info *dpu_comp_get_wch_swid_tlb_info(int *length);
void dpu_comp_wch_axi_sel_set_reg(char __iomem *dpu_base);
char __iomem *dpu_comp_get_tbu1_base(char __iomem *dpu_base);
void dpu_level1_clock_lp(uint32_t cmdlist_id);
void dpu_level2_clock_lp(uint32_t cmdlist_id);
void dpu_ch1_level2_clock_lp(uint32_t cmdlist_id);
void dpu_memory_lp(uint32_t cmdlist_id);
void dpu_memory_no_lp(uint32_t cmdlist_id);
void dpu_ch1_memory_no_lp(uint32_t cmdlist_id);
void dpu_lbuf_init(uint32_t cmdlist_id);
void dpu_comp_lbuf_init(struct dpu_composer *dpu_comp);
void dpu_sdma_debug_init(uint32_t cmdlist_id);
void dpu_enable_m1_qic_intr(char __iomem *actrl_base);
void dpu_config_lp_mode_stub(struct composer_manager *comp_mgr);
void dpu_power_on_state_for_ddr_dfs(char __iomem *pctrl_base, bool is_power_on);
bool dpu_enable_lp_flag(void);
uint32_t dpu_get_ch_sid(void);
void dpu_dacc_resume(char __iomem *dpu_base);
void dpu_check_dbuf_state(char __iomem *dpu_base, uint32_t scene_id);
bool dpu_is_smmu_bypass(void);
void dpu_comp_set_glb_rs_reg(struct dpu_composer *dpu_comp, bool enable);
int32_t dpu_send_bl_cmds(struct dpu_bl_ctrl *bl_ctrl);
bool is_async_mode(struct dpu_bl_ctrl *bl_ctrl);
/* get the hardware timestamp when the TE comes, can not be used in power-off state */
ktime_t get_te_hw_timestamp_us(char __iomem *dpu_base, int32_t sw_itfch_idx);
uint32_t get_mdp_irq_unmask(void);
bool dpu_is_single_tbu(void);
bool can_pre_init_config(void);
void dpu_sdma_config_init(char __iomem *dpu_base);

static inline bool is_offline_scene(uint32_t scene_id)
{
	return (scene_id >= DPU_SCENE_OFFLINE_0 && scene_id <= DPU_SCENE_OFFLINE_2);
}

static inline bool is_online_scene(uint32_t scene_id)
{
	return (scene_id >= DPU_SCENE_ONLINE_0 && scene_id <= DPU_SCENE_ONLINE_3);
}
void dpu_comp_abnormal_dump_axi(char __iomem *dpu_base);
void dpu_comp_abnormal_dump_qic(char __iomem *media1_ctrl_base);
void dpu_ppc_set_1st_cmdlist_cnt(char __iomem *dpu_base, struct panel_partial_ctrl *priv, uint32_t cmdlist_cnt);
void dpu_ppc_set_1st_part_cmd_addr(char __iomem *dpu_base, struct panel_partial_ctrl *priv, uint32_t ppc_config_id);
void dpu_ppc_set_2nd_part_cmd_addr(char __iomem *dpu_base, struct panel_partial_ctrl *priv, uint32_t ppc_config_id);
void dpu_ppc_init_interactive_reg(char __iomem *dpu_base, struct panel_partial_ctrl *priv);
void dpu_disable_ppc(char __iomem *dpu_base, struct panel_partial_ctrl *priv);
void dpu_start_ppc(char __iomem *dpu_base, struct panel_partial_ctrl *priv);
int32_t dpu_vote_enable_doze2(void);
int32_t dpu_vote_disable_doze2(void);
void dpu_vote_enable_doze1(void);
void dpu_vote_disable_doze1(void);
void dpu_sdma_load_balance_config(char __iomem *dpu_base);
void dpu_composer_get_online_crc(struct composer *comp, uint32_t *crc_val);
void dpu_get_cur_peri_level(struct dpu_composer *dpu_comp);
void dpu_comp_abnormal_dsm_dump_dvfs(struct dpu_composer *dpu_comp);
void dpu_print_vsync_connect_info(struct dpu_composer *dpu_comp);
void dpu_idle_enter_sd(struct dpu_composer *dpu_comp);
void dpu_idle_exit_sd(struct dpu_composer *dpu_comp);
void dpu_ops_deep_sleep_enter(struct dpu_composer *dpu_comp);
bool is_edp_cmd_mode(struct dkmd_connector_info *conn_info);
uint32_t dpu_get_refresh_type(char __iomem *dpu_base);
uint32_t dpu_read_clear_extra_refresh_cnt(char __iomem *dpu_base);
bool dpu_comp_enter_idle_check(struct dkmd_connector_info *pinfo, struct dpu_composer *dpu_comp);
void dpu_comp_set_data_continue_cnt(struct dpu_composer *dpu_comp, uint64_t dss_clk);
#endif /* DISP_COMP_CONFIG_UTILS_H */
