{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694575454522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694575454523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 21:24:14 2023 " "Processing started: Tue Sep 12 21:24:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694575454523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694575454523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio3 -c Ejercicio3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio3 -c Ejercicio3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694575454523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694575454784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694575454784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.sv" "" { Text "C:/Users/veron/Documents/GitHub/drayodigital_design-_lab-_2023/experimento3_lab2/Contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694575460830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694575460830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_tb " "Found entity 1: Contador_tb" {  } { { "Contador_tb.sv" "" { Text "C:/Users/veron/Documents/GitHub/drayodigital_design-_lab-_2023/experimento3_lab2/Contador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694575460830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694575460830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaz.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Interfaz " "Found entity 1: Interfaz" {  } { { "Interfaz.sv" "" { Text "C:/Users/veron/Documents/GitHub/drayodigital_design-_lab-_2023/experimento3_lab2/Interfaz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694575460841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694575460841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador_tb " "Elaborating entity \"Contador_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694575460857 ""}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 Contador_tb.sv(21) " "Verilog HDL Loop Statement error at Contador_tb.sv(21): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "Contador_tb.sv" "" { Text "C:/Users/veron/Documents/GitHub/drayodigital_design-_lab-_2023/experimento3_lab2/Contador_tb.sv" 21 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1694575460857 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694575460857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694575460920 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 12 21:24:20 2023 " "Processing ended: Tue Sep 12 21:24:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694575460920 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694575460920 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694575460920 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694575460920 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694575461496 ""}
