```verilog
module TopModule (
    input c,
    input d,
    output [3:0] mux_in
);

reg [1:0] ab;
reg [1:0] cd;

assign ab[0] = d;
assign ab[1] = c;

always @* begin
    case ({cd, ab})
        4'b0000: mux_in = 4'b1000;
        4'b0001: mux_in = 4'b0111;
        4'b0011: mux_in = 4'b1111;
        4'b0010: mux_in = 4'b1001;
        4'b0110: mux_in = 4'b1010;
        4'b0100: mux_in = 4'b1100;
        4'b0101: mux_in = 4'b1011;
        4'b1101: mux_in = 4'b1101;
        4'b1100: mux_in = 4'b1110;
        4'b1000: mux_in = 4'b0110;
        default: mux_in = 4'b0000;
    endcase
end

endmodule
```