Analysis & Synthesis report for test
Fri Dec 01 06:02:11 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Dec 01 06:02:11 2017           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; test                                        ;
; Top-level Entity Name              ; LM_SM_Block                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; LM_SM_Block        ; test               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Dec 01 06:01:58 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 25 design units, including 12 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/components.vhd
    Info (12022): Found design unit 1: basic File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 5
    Info (12022): Found design unit 2: mux_2to1-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 118
    Info (12022): Found design unit 3: mux_2to1_nbits-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 137
    Info (12022): Found design unit 4: mux_4to1-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 157
    Info (12022): Found design unit 5: mux_4to1_nbits-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 181
    Info (12022): Found design unit 6: sign_extend-extend File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 208
    Info (12022): Found design unit 7: nor_box-norer File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 229
    Info (12022): Found design unit 8: unsigned_comparator-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 259
    Info (12022): Found design unit 9: left7_shifter-shift File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 296
    Info (12022): Found design unit 10: alu-Behavioral File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 318
    Info (12022): Found design unit 11: dregister-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 375
    Info (12022): Found design unit 12: dflipflop-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 406
    Info (12022): Found design unit 13: PriorityEncoder-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 437
    Info (12023): Found entity 1: mux_2to1 File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 112
    Info (12023): Found entity 2: mux_2to1_nbits File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 129
    Info (12023): Found entity 3: mux_4to1 File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 151
    Info (12023): Found entity 4: mux_4to1_nbits File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 173
    Info (12023): Found entity 5: sign_extend File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 200
    Info (12023): Found entity 6: nor_box File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 222
    Info (12023): Found entity 7: unsigned_comparator File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 248
    Info (12023): Found entity 8: left7_shifter File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 288
    Info (12023): Found entity 9: alu File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 307
    Info (12023): Found entity 10: dregister File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 364
    Info (12023): Found entity 11: dflipflop File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 397
    Info (12023): Found entity 12: PriorityEncoder File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd Line: 429
Info (12021): Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_block.vhd
    Info (12022): Found design unit 1: LM_SM_Block-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd Line: 22
    Info (12023): Found entity 1: LM_SM_Block File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_logic.vhd
    Info (12022): Found design unit 1: LM_SM_logic-behave File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 24
    Info (12023): Found entity 1: LM_SM_logic File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 8
Info (12127): Elaborating entity "LM_SM_Block" for the top level hierarchy
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "mux_2to1_nbits:mux1" File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd Line: 45
Info (12128): Elaborating entity "dregister" for hierarchy "dregister:ir8_reg" File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd Line: 49
Info (12128): Elaborating entity "LM_SM_logic" for hierarchy "LM_SM_logic:lsm_block" File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at LM_SM_logic.vhd(26): object "pe_done" assigned a value but never read File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 26
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(44): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 44
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(44): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 44
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(57): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 57
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(57): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 57
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(59): signal "LSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 59
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(61): signal "LSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 61
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(62): signal "LSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 62
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(67): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 67
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(67): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 67
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(69): signal "LSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 69
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(71): signal "LSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 71
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(72): signal "LSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 72
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(77): signal "dummy_ir8_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 77
Warning (10492): VHDL Process Statement warning at LM_SM_logic.vhd(77): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 77
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "mux_select", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "en_PC", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "en_IFID", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "counter_run", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "start", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "ir8_in", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "dummy_ir8_in", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "LM_address", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "op2", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Warning (10631): VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable "SM_address", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "SM_address[0]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "SM_address[1]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "SM_address[2]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "op2[0]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "op2[1]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "op2[2]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "LM_address[0]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "LM_address[1]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "LM_address[2]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[0]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[1]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[2]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[3]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[4]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[5]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[6]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "dummy_ir8_in[7]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[0]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[1]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[2]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[3]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[4]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[5]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[6]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "ir8_in[7]" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "start" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "en_IFID" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "en_PC" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Info (10041): Inferred latch for "mux_select" at LM_SM_logic.vhd(34) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 34
Error (10818): Can't infer register for "lm_sm_process:counter[0]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[0]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[1]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[1]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[2]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[2]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[3]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[3]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[4]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[4]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[5]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[5]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[6]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[6]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[7]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[7]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[8]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[8]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[9]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[9]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[10]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[10]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[11]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[11]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[12]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[12]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[13]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[13]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[14]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[14]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[15]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[15]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[16]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[16]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[17]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[17]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (10818): Can't infer register for "lm_sm_process:counter[18]" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Info (10041): Inferred latch for "lm_sm_process:counter[18]" at LM_SM_logic.vhd(85) File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd Line: 85
Error (12152): Can't elaborate user hierarchy "LM_SM_logic:lsm_block" File: C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd Line: 53
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 26 warnings
    Error: Peak virtual memory: 663 megabytes
    Error: Processing ended: Fri Dec 01 06:02:11 2017
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:31


