================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'trungnguyen' on host 'verratnix.zmk.uni-kl.de' (Linux_x86_64 version 2.6.32-573.18.1.el6.x86_64) on Thu Feb 09 13:42:10 CET 2017
            in directory '/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls'
@I [HLS-10] Creating and opening project '/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/correlation_accel_v4'.
@I [HLS-10] Adding design file '/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/correlation_accel_v4/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 8.5ns.
@I [HLS-10] Analyzing design file '/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'weight_rom_init' into 'frontEnd' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:391) automatically.
@I [XFORM-501] Unrolling loop 'RESET_REGISTERS' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:667) in function 'midEnd' completely.
@I [XFORM-101] Partitioning array 'shift_reg' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:399) in dimension 1 completely.
@I [XFORM-602] Inlining function 'weight_rom_init' into 'frontEnd' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:391) automatically.
@I [XFORM-712] Applying dataflow to function 'correlation_accel_v4' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:34), detected/extracted 4 process function(s):
	 'frontEnd'
	 'midEnd'
	 'midEnd.1'
	 'backEnd'.
@W [XFORM-124] Array 'out_correlation.data.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:38) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.keep.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:38) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.strb.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:38) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.user.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:38) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.last.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:38) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.id.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:38) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.dest.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:38) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.data.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:37) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.keep.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:37) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.strb.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:37) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.user.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:37) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.last.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:37) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.id.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:37) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.dest.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:37) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:639:25) in function 'midEnd' : 
               more than one sub loop.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:639:25) in function 'midEnd.1' : 
               more than one sub loop.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-4' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:467:26) in function 'frontEnd' : 
               the outer loop is not a perfect loop.
@I [HLS-111] Elapsed time: 7.82 seconds; current memory usage: 110 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'correlation_accel_v4' ...
@W [SYN-103] Legalizing function name 'correlation_accel_v4_midEnd.1' to 'correlation_accel_v4_midEnd_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'correlation_accel_v4_frontEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LOOP_FIRST_INDEX'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 31.
@I [SCHED-61] Pipelining loop 'ACCUMULATION_LOOP_FLOATING_INDEX'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 39.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.24 seconds; current memory usage: 111 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'correlation_accel_v4_frontEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 112 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'correlation_accel_v4_midEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'ACCUMULATIONS'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 41.
@I [SCHED-61] Pipelining loop 'LAST_ACCUM_LOOP'.
@I [SCHED-61] Pipelining result: Target II: 5, Final II: 5, Depth: 10.
@W [SCHED-21] Estimated clock period (9.65ns) exceeds the target (target clock period: 8.5ns, clock uncertainty: 1.06ns, effective delay budget: 7.44ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('acc_returnA_load', /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:722) on array 'acc_returnA' (2.39 ns)
	'fadd' operation ('tmp_27_i', /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:722) (7.26 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.25 seconds; current memory usage: 113 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'correlation_accel_v4_midEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 114 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'correlation_accel_v4_midEnd_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'ACCUMULATIONS'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 41.
@I [SCHED-61] Pipelining loop 'LAST_ACCUM_LOOP'.
@I [SCHED-61] Pipelining result: Target II: 5, Final II: 5, Depth: 10.
@W [SCHED-21] Estimated clock period (9.65ns) exceeds the target (target clock period: 8.5ns, clock uncertainty: 1.06ns, effective delay budget: 7.44ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('acc_returnA_load', /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:722) on array 'acc_returnA' (2.39 ns)
	'fadd' operation ('tmp_27_i', /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/vhls/src/correlation_accel_v4.cpp:722) (7.26 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 115 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'correlation_accel_v4_midEnd_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 116 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'correlation_accel_v4_backEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 116 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'correlation_accel_v4_backEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 117 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'correlation_accel_v4' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-71] Latency directive discarded for region correlation_accel_v4since region contains function calls with variable latency.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 117 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'correlation_accel_v4' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 118 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'correlation_accel_v4_frontEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_flog_32ns_32ns_32_13_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'correlation_accel_v4_frontEnd'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 120 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'correlation_accel_v4_midEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp': 7 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_srem_32ns_4ns_32_36': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'correlation_accel_v4_midEnd'.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 125 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'correlation_accel_v4_midEnd_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp': 7 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_srem_32ns_4ns_32_36': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'correlation_accel_v4_midEnd_1'.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 130 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'correlation_accel_v4_backEnd' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'correlation_accel_v4_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fdiv_32ns_32ns_32_16': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp': 3 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_fsqrt_32ns_32ns_32_16': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v4_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'correlation_accel_v4_backEnd'.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 134 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'correlation_accel_v4' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/number_of_days' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/number_of_indices' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/in_indices_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/in_indices_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/in_indices_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/in_indices_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/in_indices_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/in_indices_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/in_indices_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/out_correlation_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/out_correlation_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/out_correlation_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/out_correlation_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/out_correlation_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/out_correlation_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v4/out_correlation_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'correlation_accel_v4' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'correlation_accel_v4'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 138 MB.
@I [RTMG-278] Implementing memory 'correlation_accel_v4_frontEnd_weight_rom_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'correlation_accel_v4_frontEnd_lnReturnA_ram' using block RAMs with power-on initialization.
@I [RTMG-282] Generating pipelined core: 'correlation_accel_v4_srem_32ns_4ns_32_36_div'
@I [RTMG-278] Implementing memory 'correlation_accel_v4_midEnd_acc_returnA_ram' using distributed RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_ln_returnA_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnSquareA_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnA_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_ln_returnA_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnSquareA_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnA_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_ln_returnB_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnSquareB_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnB_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnA_returnB_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_ln_returnB_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnSquareB_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnB_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_weight_returnA_returnB_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_stage2_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_return_stage2_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_return_stage2_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_returnA_stage2_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c1_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_stage2_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_return_stage2_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2_1' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_return_stage2_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta_1' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_returnA_stage2_c2_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage_1' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c2_V' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'correlation_accel_v4'.
@I [WVHDL-304] Generating RTL VHDL for 'correlation_accel_v4'.
@I [WVLOG-307] Generating RTL Verilog for 'correlation_accel_v4'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v4_ap_flog_11_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v4_ap_flog_11_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v4_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v4_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v4_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v4_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v4_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v4_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v4_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v4_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v4_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v4_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v4_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v4_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 13:43:23 2017...
@I [HLS-112] Total elapsed time: 88.113 seconds; peak memory usage: 138 MB.
@I [LIC-101] Checked in feature [HLS]
