#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\dev_tools\FPGA\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\dev_tools\FPGA\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\dev_tools\FPGA\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\dev_tools\FPGA\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\dev_tools\FPGA\iverilog\lib\ivl\va_math.vpi";
S_000001b5fa66d540 .scope module, "dff_tb" "dff_tb" 2 3;
 .timescale -9 -11;
v000001b5fa5c8480_0 .var "clk", 0 0;
v000001b5fa5c8660_0 .var "d", 0 0;
v000001b5fa5c7a80_0 .net "nq", 0 0, L_000001b5fa5735a0;  1 drivers
v000001b5fa5c7580_0 .var/real "period", 0 0;
v000001b5fa5c8a20_0 .net "q", 0 0, L_000001b5fa5733e0;  1 drivers
S_000001b5fa66d6d0 .scope module, "dff_inst" "dff" 2 12, 3 3 0, S_000001b5fa66d540;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d_i";
    .port_info 1 /INPUT 1 "e_i";
    .port_info 2 /OUTPUT 1 "q_o";
    .port_info 3 /OUTPUT 1 "nq_o";
L_000001b5fa5738b0 .functor NOT 1, v000001b5fa5c8480_0, C4<0>, C4<0>, C4<0>;
v000001b5fa56b4e0_0 .net "d_i", 0 0, v000001b5fa5c8660_0;  1 drivers
v000001b5fa5c80c0_0 .net "e_i", 0 0, v000001b5fa5c8480_0;  1 drivers
v000001b5fa5c8700_0 .net "nq_o", 0 0, L_000001b5fa5735a0;  alias, 1 drivers
v000001b5fa5c8c00_0 .net "q_o", 0 0, L_000001b5fa5733e0;  alias, 1 drivers
S_000001b5fa66d860 .scope module, "d1" "d_latch" 3 10, 4 3 0, S_000001b5fa66d6d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d_i";
    .port_info 1 /INPUT 1 "e_i";
    .port_info 2 /OUTPUT 1 "q_o";
    .port_info 3 /OUTPUT 1 "nq_o";
L_000001b5fa573840 .functor NOT 1, v000001b5fa5c8660_0, C4<0>, C4<0>, C4<0>;
L_000001b5fa573450 .functor AND 1, L_000001b5fa573840, L_000001b5fa5738b0, C4<1>, C4<1>;
L_000001b5fa573990 .functor AND 1, v000001b5fa5c8660_0, L_000001b5fa5738b0, C4<1>, C4<1>;
v000001b5fa56a860_0 .net *"_ivl_0", 0 0, L_000001b5fa573840;  1 drivers
v000001b5fa56b440_0 .net "d_i", 0 0, v000001b5fa5c8660_0;  alias, 1 drivers
v000001b5fa56ab80_0 .net "e_i", 0 0, L_000001b5fa5738b0;  1 drivers
v000001b5fa56ad60_0 .net "nq_o", 0 0, L_000001b5fa573920;  1 drivers
v000001b5fa56ae00_0 .net "q_o", 0 0, L_000001b5fa573a00;  1 drivers
S_000001b5fa6669d0 .scope module, "sr" "sr_latch" 4 10, 5 3 0, S_000001b5fa66d860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "r_i";
    .port_info 1 /INPUT 1 "s_i";
    .port_info 2 /OUTPUT 1 "q_o";
    .port_info 3 /OUTPUT 1 "nq_o";
L_000001b5fa5746b0 .functor OR 1, L_000001b5fa573920, L_000001b5fa573450, C4<0>, C4<0>;
L_000001b5fa573a00 .functor NOT 1, L_000001b5fa5746b0, C4<0>, C4<0>, C4<0>;
L_000001b5fa573a70 .functor OR 1, L_000001b5fa573a00, L_000001b5fa573990, C4<0>, C4<0>;
L_000001b5fa573920 .functor NOT 1, L_000001b5fa573a70, C4<0>, C4<0>, C4<0>;
v000001b5fa56b1c0_0 .net *"_ivl_0", 0 0, L_000001b5fa5746b0;  1 drivers
v000001b5fa56a9a0_0 .net *"_ivl_4", 0 0, L_000001b5fa573a70;  1 drivers
v000001b5fa56a900_0 .net "nq_o", 0 0, L_000001b5fa573920;  alias, 1 drivers
v000001b5fa56b620_0 .net "q_o", 0 0, L_000001b5fa573a00;  alias, 1 drivers
v000001b5fa56aa40_0 .net "r_i", 0 0, L_000001b5fa573450;  1 drivers
v000001b5fa56a7c0_0 .net "s_i", 0 0, L_000001b5fa573990;  1 drivers
S_000001b5fa666b60 .scope module, "d2" "d_latch" 3 17, 4 3 0, S_000001b5fa66d6d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d_i";
    .port_info 1 /INPUT 1 "e_i";
    .port_info 2 /OUTPUT 1 "q_o";
    .port_info 3 /OUTPUT 1 "nq_o";
L_000001b5fa573610 .functor NOT 1, L_000001b5fa573a00, C4<0>, C4<0>, C4<0>;
L_000001b5fa573370 .functor AND 1, L_000001b5fa573610, v000001b5fa5c8480_0, C4<1>, C4<1>;
L_000001b5fa573680 .functor AND 1, L_000001b5fa573a00, v000001b5fa5c8480_0, C4<1>, C4<1>;
v000001b5fa56b580_0 .net *"_ivl_0", 0 0, L_000001b5fa573610;  1 drivers
v000001b5fa56afe0_0 .net "d_i", 0 0, L_000001b5fa573a00;  alias, 1 drivers
v000001b5fa56b3a0_0 .net "e_i", 0 0, v000001b5fa5c8480_0;  alias, 1 drivers
v000001b5fa56b300_0 .net "nq_o", 0 0, L_000001b5fa5735a0;  alias, 1 drivers
v000001b5fa56b080_0 .net "q_o", 0 0, L_000001b5fa5733e0;  alias, 1 drivers
S_000001b5fa666cf0 .scope module, "sr" "sr_latch" 4 10, 5 3 0, S_000001b5fa666b60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "r_i";
    .port_info 1 /INPUT 1 "s_i";
    .port_info 2 /OUTPUT 1 "q_o";
    .port_info 3 /OUTPUT 1 "nq_o";
L_000001b5fa573530 .functor OR 1, L_000001b5fa5735a0, L_000001b5fa573370, C4<0>, C4<0>;
L_000001b5fa5733e0 .functor NOT 1, L_000001b5fa573530, C4<0>, C4<0>, C4<0>;
L_000001b5fa5734c0 .functor OR 1, L_000001b5fa5733e0, L_000001b5fa573680, C4<0>, C4<0>;
L_000001b5fa5735a0 .functor NOT 1, L_000001b5fa5734c0, C4<0>, C4<0>, C4<0>;
v000001b5fa56aea0_0 .net *"_ivl_0", 0 0, L_000001b5fa573530;  1 drivers
v000001b5fa56b120_0 .net *"_ivl_4", 0 0, L_000001b5fa5734c0;  1 drivers
v000001b5fa56ac20_0 .net "nq_o", 0 0, L_000001b5fa5735a0;  alias, 1 drivers
v000001b5fa56b6c0_0 .net "q_o", 0 0, L_000001b5fa5733e0;  alias, 1 drivers
v000001b5fa56af40_0 .net "r_i", 0 0, L_000001b5fa573370;  1 drivers
v000001b5fa56b260_0 .net "s_i", 0 0, L_000001b5fa573680;  1 drivers
S_000001b5fa66e740 .scope task, "write_dff" "write_dff" 2 56, 2 56 0, S_000001b5fa66d540;
 .timescale -9 -11;
v000001b5fa5c8520_0 .var "val", 0 0;
E_000001b5fa568380 .event negedge, v000001b5fa56b3a0_0;
TD_dff_tb.write_dff ;
    %wait E_000001b5fa568380;
    %load/vec4 v000001b5fa5c8520_0;
    %store/vec4 v000001b5fa5c8660_0, 0, 1;
    %end;
    .scope S_000001b5fa66d540;
T_1 ;
    %pushi/real 1342177280, 4069; load=10.0000
    %store/real v000001b5fa5c7580_0;
    %end;
    .thread T_1;
    .scope S_000001b5fa66d540;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5fa5c8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5fa5c8480_0, 0;
    %end;
    .thread T_2;
    .scope S_000001b5fa66d540;
T_3 ;
    %load/real v000001b5fa5c7580_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b5fa5c8480_0;
    %inv;
    %assign/vec4 v000001b5fa5c8480_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b5fa66d540;
T_4 ;
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5fa5c8520_0, 0, 1;
    %fork TD_dff_tb.write_dff, S_000001b5fa66e740;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5fa5c8520_0, 0, 1;
    %fork TD_dff_tb.write_dff, S_000001b5fa66e740;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5fa5c8520_0, 0, 1;
    %fork TD_dff_tb.write_dff, S_000001b5fa66e740;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5fa5c8520_0, 0, 1;
    %fork TD_dff_tb.write_dff, S_000001b5fa66e740;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5fa5c8520_0, 0, 1;
    %fork TD_dff_tb.write_dff, S_000001b5fa66e740;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5fa5c8520_0, 0, 1;
    %fork TD_dff_tb.write_dff, S_000001b5fa66e740;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5fa5c8520_0, 0, 1;
    %fork TD_dff_tb.write_dff, S_000001b5fa66e740;
    %join;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "dff_tb.v";
    "dff.v";
    "d_latch.v";
    "sr_latch.v";
