## Hi there ğŸ‘‹


### About Me
- ğŸ“ NCHU EE (Digital IC Design)
- ğŸ› ï¸ Verilog / SystemVerilog / Vivado / Vitis HLS / AXI / DMA / PYNQ-ZU
- ğŸ”­ Project: ORB-SLAM3 corner detection acceleration (FAST / Harris / NMS / Octree on FPGA)
- 
### What I'm Working On
- âœ… Harris/FAST corner detection âœ AXI-DMA (SG) streaming âœ ORBextractor integration  
- ğŸš€ Timing & resource optimization: II=1, URAM/BRAM balance, 100â€“200 MHz closure  
- ğŸ“Š Accuracy & performance: Precision / Recall / F1, automated CPU baseline comparison
