--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml clock_gen.twx clock_gen.ncd -o clock_gen.twr clock_gen.pcf

Design file:              clock_gen.ncd
Physical constraint file: clock_gen.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.834(R)|      SLOW  |    0.141(R)|      SLOW  |clk_in_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_div_2        |         6.781(R)|      SLOW  |         3.495(R)|      FAST  |clk_in_BUFGP      |   0.000|
clk_div_4        |         6.864(R)|      SLOW  |         3.560(R)|      FAST  |clk_in_BUFGP      |   0.000|
clk_div_5        |         7.893(R)|      SLOW  |         4.136(R)|      FAST  |clk_in_BUFGP      |   0.000|
                 |         7.754(F)|      SLOW  |         3.991(F)|      FAST  |clk_in_BUFGP      |   0.000|
clk_div_8        |         6.924(R)|      SLOW  |         3.558(R)|      FAST  |clk_in_BUFGP      |   0.000|
clk_div_16       |         6.972(R)|      SLOW  |         3.569(R)|      FAST  |clk_in_BUFGP      |   0.000|
clk_div_28       |         7.131(R)|      SLOW  |         3.713(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<0>|         6.671(R)|      SLOW  |         3.434(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<1>|         6.700(R)|      SLOW  |         3.460(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<2>|         6.773(R)|      SLOW  |         3.500(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<3>|         6.636(R)|      SLOW  |         3.370(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<4>|         6.682(R)|      SLOW  |         3.430(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<5>|         6.599(R)|      SLOW  |         3.384(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<6>|         6.580(R)|      SLOW  |         3.373(R)|      FAST  |clk_in_BUFGP      |   0.000|
toggle_counter<7>|         6.782(R)|      SLOW  |         3.481(R)|      FAST  |clk_in_BUFGP      |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    2.058|         |    1.079|         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 21 22:39:13 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



