

================================================================
== Vivado HLS Report for 'fir_operator_s'
================================================================
* Date:           Sun Aug  7 01:22:16 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        fir_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  161|  161|  161|  161|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |  160|  160|         5|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: x_read [1/1] 0.00ns
:0  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: stg_8 [1/1] 1.57ns
:1  br label %1


 <State 2>: 4.11ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i6 [ 31, %0 ], [ %i_1, %6 ]

ST_2: acc [1/1] 0.00ns
:1  %acc = phi i32 [ 0, %0 ], [ %acc_1, %6 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = sext i6 %i to i32

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i, i32 5)

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: stg_14 [1/1] 0.00ns
:5  br i1 %tmp, label %7, label %2

ST_2: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind

ST_2: tmp_2 [1/1] 1.94ns
:1  %tmp_2 = icmp eq i6 %i, 0

ST_2: stg_17 [1/1] 0.00ns
:2  br i1 %tmp_2, label %3, label %4

ST_2: tmp_3 [1/1] 1.72ns
:0  %tmp_3 = add i6 %i, -1

ST_2: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = zext i6 %tmp_3 to i64

ST_2: fir1_shift_reg_addr [1/1] 0.00ns
:2  %fir1_shift_reg_addr = getelementptr [31 x i32]* @fir1_shift_reg, i64 0, i64 %tmp_4

ST_2: m [2/2] 2.39ns
:3  %m = load i32* %fir1_shift_reg_addr, align 4

ST_2: stg_22 [1/1] 2.39ns
:0  store i32 %x_read, i32* getelementptr inbounds ([31 x i32]* @fir1_shift_reg, i64 0, i64 0), align 16

ST_2: stg_23 [1/1] 1.57ns
:1  br label %6

ST_2: stg_24 [1/1] 0.00ns
:0  ret i32 %acc


 <State 3>: 4.78ns
ST_3: m [1/2] 2.39ns
:3  %m = load i32* %fir1_shift_reg_addr, align 4

ST_3: tmp_5 [1/1] 1.94ns
:4  %tmp_5 = icmp eq i6 %i, 31

ST_3: stg_27 [1/1] 0.00ns
:5  br i1 %tmp_5, label %._crit_edge, label %5

ST_3: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = zext i32 %i_cast to i64

ST_3: fir1_shift_reg_addr_1 [1/1] 0.00ns
:1  %fir1_shift_reg_addr_1 = getelementptr [31 x i32]* @fir1_shift_reg, i64 0, i64 %tmp_6

ST_3: stg_30 [1/1] 2.39ns
:2  store i32 %m, i32* %fir1_shift_reg_addr_1, align 4

ST_3: stg_31 [1/1] 0.00ns
:3  br label %._crit_edge

ST_3: stg_32 [1/1] 1.57ns
._crit_edge:0  br label %6

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = zext i32 %i_cast to i64

ST_3: c_addr [1/1] 0.00ns
:2  %c_addr = getelementptr [32 x i15]* @c, i64 0, i64 %tmp_7

ST_3: c_load [2/2] 2.39ns
:3  %c_load = load i15* %c_addr, align 2

ST_3: i_1 [1/1] 1.72ns
:7  %i_1 = add i6 %i, -1


 <State 4>: 8.47ns
ST_4: m1 [1/1] 0.00ns
:0  %m1 = phi i32 [ %x_read, %3 ], [ %m, %._crit_edge ]

ST_4: c_load [1/2] 2.39ns
:3  %c_load = load i15* %c_addr, align 2

ST_4: CFir_c_load_cast [1/1] 0.00ns
:4  %CFir_c_load_cast = sext i15 %c_load to i32

ST_4: tmp_8 [3/3] 6.08ns
:5  %tmp_8 = mul nsw i32 %CFir_c_load_cast, %m1


 <State 5>: 6.08ns
ST_5: tmp_8 [2/3] 6.08ns
:5  %tmp_8 = mul nsw i32 %CFir_c_load_cast, %m1


 <State 6>: 8.52ns
ST_6: tmp_8 [1/3] 6.08ns
:5  %tmp_8 = mul nsw i32 %CFir_c_load_cast, %m1

ST_6: acc_1 [1/1] 2.44ns
:6  %acc_1 = add nsw i32 %tmp_8, %acc

ST_6: stg_44 [1/1] 0.00ns
:8  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
