Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  2 23:05:29 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arty_z7_nrf_test_top_timing_summary_routed.rpt -pb arty_z7_nrf_test_top_timing_summary_routed.pb -rpx arty_z7_nrf_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arty_z7_nrf_test_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.766        0.000                      0                  329        0.109        0.000                      0                  329        3.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.766        0.000                      0                  208        0.109        0.000                      0                  208        3.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.401        0.000                      0                  121        0.553        0.000                      0                  121  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.848%)  route 3.144ns (79.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 13.421 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.823     9.877    nrf_controller/power_up_counter0
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.656    13.421    nrf_controller/CLK
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[0]/C
                         clock pessimism              0.463    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X7Y10          FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/power_up_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.848%)  route 3.144ns (79.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 13.421 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.823     9.877    nrf_controller/power_up_counter0
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.656    13.421    nrf_controller/CLK
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[1]/C
                         clock pessimism              0.463    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X7Y10          FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/power_up_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.848%)  route 3.144ns (79.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 13.421 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.823     9.877    nrf_controller/power_up_counter0
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.656    13.421    nrf_controller/CLK
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[2]/C
                         clock pessimism              0.463    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X7Y10          FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/power_up_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.848%)  route 3.144ns (79.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 13.421 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.823     9.877    nrf_controller/power_up_counter0
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.656    13.421    nrf_controller/CLK
    SLICE_X7Y10          FDCE                                         r  nrf_controller/power_up_counter_reg[3]/C
                         clock pessimism              0.463    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X7Y10          FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/power_up_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.864%)  route 3.141ns (79.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.819     9.874    nrf_controller/power_up_counter0
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.655    13.420    nrf_controller/CLK
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[4]/C
                         clock pessimism              0.463    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X7Y11          FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/power_up_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.864%)  route 3.141ns (79.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.819     9.874    nrf_controller/power_up_counter0
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.655    13.420    nrf_controller/CLK
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[5]/C
                         clock pessimism              0.463    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X7Y11          FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/power_up_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.864%)  route 3.141ns (79.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.819     9.874    nrf_controller/power_up_counter0
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.655    13.420    nrf_controller/CLK
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[6]/C
                         clock pessimism              0.463    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X7Y11          FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/power_up_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.864%)  route 3.141ns (79.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.819     9.874    nrf_controller/power_up_counter0
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.655    13.420    nrf_controller/CLK
    SLICE_X7Y11          FDCE                                         r  nrf_controller/power_up_counter_reg[7]/C
                         clock pessimism              0.463    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X7Y11          FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/power_up_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.600%)  route 3.005ns (78.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.684     9.739    nrf_controller/power_up_counter0
    SLICE_X7Y16          FDCE                                         r  nrf_controller/power_up_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.651    13.416    nrf_controller/CLK
    SLICE_X7Y16          FDCE                                         r  nrf_controller/power_up_counter_reg[24]/C
                         clock pessimism              0.463    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X7Y16          FDCE (Setup_fdce_C_CE)      -0.205    13.638    nrf_controller/power_up_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.600%)  route 3.005ns (78.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.832     5.906    nrf_controller/CLK
    SLICE_X7Y13          FDCE                                         r  nrf_controller/power_up_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     6.362 f  nrf_controller/power_up_counter_reg[14]/Q
                         net (fo=3, routed)           0.874     7.236    nrf_controller/power_up_counter_reg[14]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.360 f  nrf_controller/current_state[1]_i_10/O
                         net (fo=2, routed)           0.840     8.199    nrf_controller/current_state[1]_i_10_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.323 f  nrf_controller/power_up_counter[0]_i_3/O
                         net (fo=1, routed)           0.608     8.931    nrf_controller/power_up_counter[0]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=27, routed)          0.684     9.739    nrf_controller/power_up_counter0
    SLICE_X7Y16          FDCE                                         r  nrf_controller/power_up_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.651    13.416    nrf_controller/CLK
    SLICE_X7Y16          FDCE                                         r  nrf_controller/power_up_counter_reg[25]/C
                         clock pessimism              0.463    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X7Y16          FDCE (Setup_fdce_C_CE)      -0.205    13.638    nrf_controller/power_up_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  3.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/shift_reg_tx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.621     1.707    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y14          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  nrf_controller/spi_master_inst/shift_reg_tx_reg[7]/Q
                         net (fo=1, routed)           0.056     1.904    nrf_controller/spi_master_inst/p_0_in
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  nrf_controller/spi_master_inst/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000     1.949    nrf_controller/spi_master_inst/spi_mosi_i_2_n_0
    SLICE_X2Y14          FDCE                                         r  nrf_controller/spi_master_inst/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.890     2.232    nrf_controller/spi_master_inst/CLK
    SLICE_X2Y14          FDCE                                         r  nrf_controller/spi_master_inst/spi_mosi_reg/C
                         clock pessimism             -0.512     1.720    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120     1.840    nrf_controller/spi_master_inst/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/spi_sck_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.619     1.705    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y17          FDCE                                         r  nrf_controller/spi_master_inst/spi_sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.846 r  nrf_controller/spi_master_inst/spi_sck_reg/Q
                         net (fo=4, routed)           0.079     1.925    nrf_sck_OBUF
    SLICE_X3Y17          FDCE                                         r  led_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.887     2.229    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  led_state_reg[1]/C
                         clock pessimism             -0.524     1.705    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.075     1.780    led_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 led0_latched_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.622     1.708    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  led0_latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.164     1.872 r  led0_latched_reg/Q
                         net (fo=2, routed)           0.067     1.939    led0_latched
    SLICE_X0Y12          FDCE                                         r  led_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.891     2.233    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  led_state_reg[0]/C
                         clock pessimism             -0.525     1.708    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.060     1.768    led_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 led0_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_latched_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.802%)  route 0.130ns (41.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.621     1.707    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  led0_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  led0_counter_reg[18]/Q
                         net (fo=4, routed)           0.130     1.978    nrf_controller/led0_counter_reg[18]
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.045     2.023 r  nrf_controller/led0_latched_i_1/O
                         net (fo=1, routed)           0.000     2.023    nrf_controller_n_39
    SLICE_X0Y12          FDCE                                         r  led0_latched_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.891     2.233    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  led0_latched_reg/C
                         clock pessimism             -0.510     1.723    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.120     1.843    led0_latched_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/shift_reg_tx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/shift_reg_tx_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.621     1.707    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y15          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  nrf_controller/spi_master_inst/shift_reg_tx_reg[4]/Q
                         net (fo=1, routed)           0.105     1.953    nrf_controller/spi_master_inst/shift_reg_tx[4]
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.998 r  nrf_controller/spi_master_inst/shift_reg_tx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.998    nrf_controller/spi_master_inst/shift_reg_tx[5]_i_1_n_0
    SLICE_X3Y14          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.890     2.232    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y14          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[5]/C
                         clock pessimism             -0.510     1.722    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.813    nrf_controller/spi_master_inst/shift_reg_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/sck_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/sck_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.625     1.711    nrf_controller/spi_master_inst/CLK
    SLICE_X2Y5           FDCE                                         r  nrf_controller/spi_master_inst/sck_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.875 r  nrf_controller/spi_master_inst/sck_counter_reg[2]/Q
                         net (fo=5, routed)           0.085     1.961    nrf_controller/spi_master_inst/sck_counter[2]
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  nrf_controller/spi_master_inst/sck_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.006    nrf_controller/spi_master_inst/sck_counter_0[3]
    SLICE_X3Y5           FDCE                                         r  nrf_controller/spi_master_inst/sck_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.895     2.237    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y5           FDCE                                         r  nrf_controller/spi_master_inst/sck_counter_reg[3]/C
                         clock pessimism             -0.513     1.724    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.091     1.815    nrf_controller/spi_master_inst/sck_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 startup_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_rx_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.619     1.705    clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  startup_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.164     1.869 r  startup_counter_reg[10]/Q
                         net (fo=4, routed)           0.095     1.964    startup_counter[10]
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.045     2.009 r  start_rx_reg_i_1/O
                         net (fo=1, routed)           0.000     2.009    start_rx_reg_i_1_n_0
    SLICE_X5Y17          FDCE                                         r  start_rx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.886     2.228    clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  start_rx_reg_reg/C
                         clock pessimism             -0.510     1.718    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.092     1.810    start_rx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nrf_controller/address_byte_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/address_byte_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.678    nrf_controller/CLK
    SLICE_X8Y14          FDCE                                         r  nrf_controller/address_byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.148     1.826 f  nrf_controller/address_byte_counter_reg[2]/Q
                         net (fo=5, routed)           0.087     1.913    nrf_controller/address_byte_counter_reg_n_0_[2]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.098     2.011 r  nrf_controller/address_byte_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.011    nrf_controller/address_byte_counter[0]_i_1_n_0
    SLICE_X8Y14          FDCE                                         r  nrf_controller/address_byte_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.202    nrf_controller/CLK
    SLICE_X8Y14          FDCE                                         r  nrf_controller/address_byte_counter_reg[0]/C
                         clock pessimism             -0.524     1.678    
    SLICE_X8Y14          FDCE (Hold_fdce_C_D)         0.121     1.799    nrf_controller/address_byte_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/shift_reg_rx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/shift_reg_rx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.620     1.706    nrf_controller/spi_master_inst/CLK
    SLICE_X2Y16          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.870 r  nrf_controller/spi_master_inst/shift_reg_rx_reg[5]/Q
                         net (fo=1, routed)           0.112     1.982    nrf_controller/spi_master_inst/shift_reg_rx[5]
    SLICE_X2Y16          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.888     2.230    nrf_controller/spi_master_inst/CLK
    SLICE_X2Y16          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_rx_reg[6]/C
                         clock pessimism             -0.524     1.706    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.060     1.766    nrf_controller/spi_master_inst/shift_reg_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/shift_reg_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/shift_reg_tx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.620     1.706    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y16          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.847 r  nrf_controller/spi_master_inst/shift_reg_tx_reg[1]/Q
                         net (fo=1, routed)           0.136     1.983    nrf_controller/spi_master_inst/shift_reg_tx[1]
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.045     2.028 r  nrf_controller/spi_master_inst/shift_reg_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.028    nrf_controller/spi_master_inst/shift_reg_tx[2]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.889     2.231    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y15          FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[2]/C
                         clock pessimism             -0.510     1.721    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.091     1.812    nrf_controller/spi_master_inst/shift_reg_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y9      led0_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y11     led0_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y11     led0_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y12     led0_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y12     led0_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y12     led0_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y12     led0_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y13     led0_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y13     led0_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y16     nrf_controller/spi_master_inst/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y16     nrf_controller/spi_master_inst/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y16     nrf_controller/spi_master_inst/bit_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y16     nrf_controller/spi_master_inst/bit_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     nrf_controller/spi_master_inst/shift_reg_rx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     nrf_controller/spi_master_inst/shift_reg_rx_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     nrf_controller/spi_master_inst/shift_reg_rx_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     nrf_controller/spi_master_inst/shift_reg_rx_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     nrf_controller/spi_master_inst/shift_reg_rx_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X3Y16     nrf_controller/spi_master_inst/shift_reg_tx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y9      led0_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y9      led0_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y11     led0_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y11     led0_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y11     led0_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y11     led0_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y12     led0_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y12     led0_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y12     led0_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y12     led0_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.580ns (18.773%)  route 2.509ns (81.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.214     8.999    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X7Y15          FDCE                                         f  nrf_controller/power_up_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.652    13.417    nrf_controller/CLK
    SLICE_X7Y15          FDCE                                         r  nrf_controller/power_up_counter_reg[20]/C
                         clock pessimism              0.424    13.841    
                         clock uncertainty           -0.035    13.805    
    SLICE_X7Y15          FDCE (Recov_fdce_C_CLR)     -0.405    13.400    nrf_controller/power_up_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.580ns (18.773%)  route 2.509ns (81.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.214     8.999    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X7Y15          FDCE                                         f  nrf_controller/power_up_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.652    13.417    nrf_controller/CLK
    SLICE_X7Y15          FDCE                                         r  nrf_controller/power_up_counter_reg[21]/C
                         clock pessimism              0.424    13.841    
                         clock uncertainty           -0.035    13.805    
    SLICE_X7Y15          FDCE (Recov_fdce_C_CLR)     -0.405    13.400    nrf_controller/power_up_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.580ns (18.773%)  route 2.509ns (81.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.214     8.999    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X7Y15          FDCE                                         f  nrf_controller/power_up_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.652    13.417    nrf_controller/CLK
    SLICE_X7Y15          FDCE                                         r  nrf_controller/power_up_counter_reg[22]/C
                         clock pessimism              0.424    13.841    
                         clock uncertainty           -0.035    13.805    
    SLICE_X7Y15          FDCE (Recov_fdce_C_CLR)     -0.405    13.400    nrf_controller/power_up_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.580ns (18.773%)  route 2.509ns (81.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.214     8.999    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X7Y15          FDCE                                         f  nrf_controller/power_up_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.652    13.417    nrf_controller/CLK
    SLICE_X7Y15          FDCE                                         r  nrf_controller/power_up_counter_reg[23]/C
                         clock pessimism              0.424    13.841    
                         clock uncertainty           -0.035    13.805    
    SLICE_X7Y15          FDCE (Recov_fdce_C_CLR)     -0.405    13.400    nrf_controller/power_up_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.580ns (19.502%)  route 2.394ns (80.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.099     8.884    nrf_controller_n_5
    SLICE_X5Y15          FDCE                                         f  led_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.652    13.417    clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  led_state_reg[3]/C
                         clock pessimism              0.424    13.841    
                         clock uncertainty           -0.035    13.805    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    13.400    led_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.580ns (19.502%)  route 2.394ns (80.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.099     8.884    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X5Y15          FDCE                                         f  nrf_controller/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.652    13.417    nrf_controller/CLK
    SLICE_X5Y15          FDCE                                         r  nrf_controller/current_state_reg[3]/C
                         clock pessimism              0.424    13.841    
                         clock uncertainty           -0.035    13.805    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    13.400    nrf_controller/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.580ns (19.621%)  route 2.376ns (80.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.081     8.866    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X7Y16          FDCE                                         f  nrf_controller/power_up_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.651    13.416    nrf_controller/CLK
    SLICE_X7Y16          FDCE                                         r  nrf_controller/power_up_counter_reg[24]/C
                         clock pessimism              0.424    13.840    
                         clock uncertainty           -0.035    13.804    
    SLICE_X7Y16          FDCE (Recov_fdce_C_CLR)     -0.405    13.399    nrf_controller/power_up_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.580ns (19.621%)  route 2.376ns (80.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.081     8.866    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X7Y16          FDCE                                         f  nrf_controller/power_up_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.651    13.416    nrf_controller/CLK
    SLICE_X7Y16          FDCE                                         r  nrf_controller/power_up_counter_reg[25]/C
                         clock pessimism              0.424    13.840    
                         clock uncertainty           -0.035    13.804    
    SLICE_X7Y16          FDCE (Recov_fdce_C_CLR)     -0.405    13.399    nrf_controller/power_up_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.580ns (19.621%)  route 2.376ns (80.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.081     8.866    nrf_controller/FSM_onehot_current_state_reg[0]
    SLICE_X7Y16          FDCE                                         f  nrf_controller/power_up_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.651    13.416    nrf_controller/CLK
    SLICE_X7Y16          FDCE                                         r  nrf_controller/power_up_counter_reg[26]/C
                         clock pessimism              0.424    13.840    
                         clock uncertainty           -0.035    13.804    
    SLICE_X7Y16          FDCE (Recov_fdce_C_CLR)     -0.405    13.399    nrf_controller/power_up_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.580ns (19.753%)  route 2.356ns (80.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 13.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.836     5.910    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     6.366 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.295     6.661    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.785 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         2.061     8.846    nrf_controller_n_5
    SLICE_X7Y18          FDCE                                         f  led_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.648    13.413    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  led_state_reg[2]/C
                         clock pessimism              0.424    13.837    
                         clock uncertainty           -0.035    13.801    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405    13.396    led_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.967%)  route 0.291ns (61.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.186     2.187    nrf_controller_n_5
    SLICE_X1Y9           FDCE                                         f  led0_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.894     2.236    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  led0_counter_reg[0]/C
                         clock pessimism             -0.510     1.726    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.634    led0_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.967%)  route 0.291ns (61.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.186     2.187    nrf_controller_n_5
    SLICE_X1Y9           FDCE                                         f  led0_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.894     2.236    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  led0_counter_reg[1]/C
                         clock pessimism             -0.510     1.726    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.634    led0_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.967%)  route 0.291ns (61.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.186     2.187    nrf_controller_n_5
    SLICE_X1Y9           FDCE                                         f  led0_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.894     2.236    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  led0_counter_reg[2]/C
                         clock pessimism             -0.510     1.726    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.634    led0_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.967%)  route 0.291ns (61.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.186     2.187    nrf_controller_n_5
    SLICE_X1Y9           FDCE                                         f  led0_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.894     2.236    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  led0_counter_reg[3]/C
                         clock pessimism             -0.510     1.726    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.634    led0_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/sck_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.875%)  route 0.363ns (66.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.258     2.259    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X3Y6           FDCE                                         f  nrf_controller/spi_master_inst/sck_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.895     2.237    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y6           FDCE                                         r  nrf_controller/spi_master_inst/sck_counter_reg[4]/C
                         clock pessimism             -0.510     1.727    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.635    nrf_controller/spi_master_inst/sck_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/sck_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.875%)  route 0.363ns (66.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.258     2.259    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X3Y6           FDCE                                         f  nrf_controller/spi_master_inst/sck_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.895     2.237    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y6           FDCE                                         r  nrf_controller/spi_master_inst/sck_counter_reg[5]/C
                         clock pessimism             -0.510     1.727    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.635    nrf_controller/spi_master_inst/sck_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/sck_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.875%)  route 0.363ns (66.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.258     2.259    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X3Y6           FDCE                                         f  nrf_controller/spi_master_inst/sck_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.895     2.237    nrf_controller/spi_master_inst/CLK
    SLICE_X3Y6           FDCE                                         r  nrf_controller/spi_master_inst/sck_counter_reg[7]/C
                         clock pessimism             -0.510     1.727    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.635    nrf_controller/spi_master_inst/sck_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.455%)  route 0.370ns (66.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.265     2.266    nrf_controller_n_5
    SLICE_X1Y10          FDCE                                         f  led0_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.893     2.235    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  led0_counter_reg[4]/C
                         clock pessimism             -0.510     1.725    
    SLICE_X1Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.633    led0_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.455%)  route 0.370ns (66.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.265     2.266    nrf_controller_n_5
    SLICE_X1Y10          FDCE                                         f  led0_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.893     2.235    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  led0_counter_reg[5]/C
                         clock pessimism             -0.510     1.725    
    SLICE_X1Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.633    led0_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 reset_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.455%)  route 0.370ns (66.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     1.710    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  reset_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  reset_sync_1_reg/Q
                         net (fo=1, routed)           0.105     1.956    nrf_controller/spi_master_inst/reset_sync_1
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     2.001 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=121, routed)         0.265     2.266    nrf_controller_n_5
    SLICE_X1Y10          FDCE                                         f  led0_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.893     2.235    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  led0_counter_reg[6]/C
                         clock pessimism             -0.510     1.725    
    SLICE_X1Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.633    led0_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.633    





