initSidebarItems({"mod":[["ctr_acc","Cache Access counter A 32 bit saturating counter that increments upon each XIP access, whether the cache is hit or not. This includes noncacheable accesses. Write any value to clear."],["ctr_hit","Cache Hit counter A 32 bit saturating counter that increments upon each cache hit, i.e. when an XIP access is serviced directly from cached data. Write any value to clear."],["ctrl","Cache control"],["flush","Cache Flush control"],["stat","Cache Status"],["stream_addr","FIFO stream address"],["stream_ctr","FIFO stream control"],["stream_fifo","FIFO stream data Streamed data is buffered here, for retrieval by the system DMA. This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing the DMA to bus stalls caused by other XIP traffic."]],"struct":[["RegisterBlock","Register block"]],"type":[["CTRL","Cache control"],["CTR_ACC","Cache Access counter A 32 bit saturating counter that increments upon each XIP access, whether the cache is hit or not. This includes noncacheable accesses. Write any value to clear."],["CTR_HIT","Cache Hit counter A 32 bit saturating counter that increments upon each cache hit, i.e. when an XIP access is serviced directly from cached data. Write any value to clear."],["FLUSH","Cache Flush control"],["STAT","Cache Status"],["STREAM_ADDR","FIFO stream address"],["STREAM_CTR","FIFO stream control"],["STREAM_FIFO","FIFO stream data Streamed data is buffered here, for retrieval by the system DMA. This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing the DMA to bus stalls caused by other XIP traffic."]]});