#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Nov  2 15:24:31 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=G8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=G8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=E6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=E6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=C4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=C4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[0]} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[0]} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[1]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[1]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {u2_ch0_led[0]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch0_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch0_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch0_led[0]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch0_led[1]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch0_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch0_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch0_led[1]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch0_led[2]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch0_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch0_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch0_led[2]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch1_led[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch1_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch1_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch1_led[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch1_led[1]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch1_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch1_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 17)] | Port u2_ch1_led[1] has been placed at location L19, whose type is share pin.
Executing : def_port {u2_ch1_led[1]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch1_led[2]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch1_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch1_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 18)] | Port u2_ch1_led[2] has been placed at location K20, whose type is share pin.
Executing : def_port {u2_ch1_led[2]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch2_led[0]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch2_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch2_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 19)] | Port u2_ch2_led[0] has been placed at location L17, whose type is share pin.
Executing : def_port {u2_ch2_led[0]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch2_led[1]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch2_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch2_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 20)] | Port u2_ch2_led[1] has been placed at location K17, whose type is share pin.
Executing : def_port {u2_ch2_led[1]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch2_led[2]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch2_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch2_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch2_led[2]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch3_led[0]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch3_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch3_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch3_led[0]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch3_led[1]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch3_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch3_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch3_led[1]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch3_led[2]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch3_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch3_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch3_led[2]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_mdc_o} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_mdc_o is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_mdc_o is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 25)] | Port u2_mdc_o has been placed at location C18, whose type is share pin.
Executing : def_port {u2_mdc_o} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_mdio} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_mdio is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_mdio is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 26)] | Port u2_mdio has been placed at location D17, whose type is share pin.
Executing : def_port {u2_mdio} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_rstn_out} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_rstn_out is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_rstn_out is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 27)] | Port u2_rstn_out has been placed at location B20, whose type is share pin.
Executing : def_port {u2_rstn_out} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch0_led[0]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch0_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch0_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch0_led[0]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch0_led[1]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch0_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch0_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch0_led[1]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch0_led[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch0_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch0_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch0_led[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch1_led[0]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch1_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch1_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch1_led[0]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch1_led[1]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch1_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch1_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 32)] | Port u10_ch1_led[1] has been placed at location T21, whose type is share pin.
Executing : def_port {u10_ch1_led[1]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch1_led[2]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch1_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch1_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch1_led[2]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch2_led[0]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch2_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch2_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 34)] | Port u10_ch2_led[0] has been placed at location R20, whose type is share pin.
Executing : def_port {u10_ch2_led[0]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch2_led[1]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch2_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch2_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 35)] | Port u10_ch2_led[1] has been placed at location R22, whose type is share pin.
Executing : def_port {u10_ch2_led[1]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch2_led[2]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch2_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch2_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch2_led[2]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch3_led[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch3_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch3_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch3_led[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch3_led[1]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch3_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch3_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 38)] | Port u10_ch3_led[1] has been placed at location M21, whose type is share pin.
Executing : def_port {u10_ch3_led[1]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch3_led[2]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch3_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch3_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 39)] | Port u10_ch3_led[2] has been placed at location M22, whose type is share pin.
Executing : def_port {u10_ch3_led[2]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_mdc_o} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_mdc_o is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_mdc_o is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_mdc_o} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_mdio} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_mdio is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_mdio is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_mdio} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_rstn_out} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_rstn_out is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_rstn_out is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 42)] | Port u10_rstn_out has been placed at location V17, whose type is share pin.
Executing : def_port {u10_rstn_out} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {rstn} LOC=U6 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/device_map/mesethernet_test.pcf(line number: 44)] | Port rstn has been placed at location U6, whose type is share pin.
Executing : def_port {rstn} LOC=U6 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_inst_site {u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst} HSST_88_340
Executing : def_inst_site {u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst} HSST_88_340 successfully
W: ConstraintEditor-4019: Port 'i_p_l0rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l0rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l1rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l1rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l0txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l0txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l1txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l1txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
Phase 1.1 1st GP placement started.
Design Utilization : 31%.
First map gop timing takes 0.20 sec
Worst slack after clock region global placement is 15785
Wirelength after clock region global placement is 74943.
1st GP placement takes 6.06 sec.

Phase 1.2 Clock placement started.
Mapping instance u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_117.
Mapping instance clkgate_10/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_115.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Clock placement takes 0.27 sec.

Pre global placement takes 6.88 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst free_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_71_373.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_71_374.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_23_373.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_23_374.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_43_373.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_43_374.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOL_15_373.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOL_15_374.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOL_19_5.
Placed fixed group with base inst tx_disable_obuf[0]/opit_1 on IOL_211_5.
Placed fixed group with base inst tx_disable_obuf[1]/opit_1 on IOL_19_374.
Placed fixed group with base inst u2_ch0_led_obuf[0]/opit_1 on IOL_327_110.
Placed fixed group with base inst u2_ch0_led_obuf[1]/opit_1 on IOL_327_109.
Placed fixed group with base inst u2_ch0_led_obuf[2]/opit_1 on IOL_327_122.
Placed fixed group with base inst u2_ch1_led_obuf[0]/opit_1 on IOL_327_121.
Placed fixed group with base inst u2_ch1_led_obuf[1]/opit_1 on IOL_327_233.
Placed fixed group with base inst u2_ch1_led_obuf[2]/opit_1 on IOL_327_234.
Placed fixed group with base inst u2_ch2_led_obuf[0]/opit_1 on IOL_327_241.
Placed fixed group with base inst u2_ch2_led_obuf[1]/opit_1 on IOL_327_242.
Placed fixed group with base inst u2_ch2_led_obuf[2]/opit_1 on IOL_327_209.
Placed fixed group with base inst u2_ch3_led_obuf[0]/opit_1 on IOL_327_229.
Placed fixed group with base inst u2_ch3_led_obuf[1]/opit_1 on IOL_327_230.
Placed fixed group with base inst u2_ch3_led_obuf[2]/opit_1 on IOL_327_213.
Placed fixed group with base inst u2_mdc_o_obuf/opit_1 on IOL_323_373.
Placed fixed group with base inst u2_rstn_out_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst u10_ch0_led_obuf[0]/opit_1 on IOL_327_142.
Placed fixed group with base inst u10_ch0_led_obuf[1]/opit_1 on IOL_327_141.
Placed fixed group with base inst u10_ch0_led_obuf[2]/opit_1 on IOL_327_150.
Placed fixed group with base inst u10_ch1_led_obuf[0]/opit_1 on IOL_327_149.
Placed fixed group with base inst u10_ch1_led_obuf[1]/opit_1 on IOL_327_166.
Placed fixed group with base inst u10_ch1_led_obuf[2]/opit_1 on IOL_327_165.
Placed fixed group with base inst u10_ch2_led_obuf[0]/opit_1 on IOL_327_170.
Placed fixed group with base inst u10_ch2_led_obuf[1]/opit_1 on IOL_327_169.
Placed fixed group with base inst u10_ch2_led_obuf[2]/opit_1 on IOL_327_137.
Placed fixed group with base inst u10_ch3_led_obuf[0]/opit_1 on IOL_327_138.
Placed fixed group with base inst u10_ch3_led_obuf[1]/opit_1 on IOL_327_202.
Placed fixed group with base inst u10_ch3_led_obuf[2]/opit_1 on IOL_327_201.
Placed fixed group with base inst u10_mdc_o_obuf/opit_1 on IOL_327_41.
Placed fixed group with base inst u10_rstn_out_obuf/opit_1 on IOL_319_6.
Placed fixed group with base inst u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_1 on IOL_323_374.
Placed fixed group with base inst u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_1 on IOL_327_42.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_117.
Placed fixed instance clkgate_10/gopclkgate on IOCKGATE_326_322.
Placed fixed instance u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.20 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 9930.
	8 iterations finished.
	Final slack 14090.
Super clustering done.
Design Utilization : 31%.
Worst slack after global placement is 15819
2nd GP placement takes 5.14 sec.

Wirelength after global placement is 75651.
Global placement takes 5.39 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 83855.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 9930.
	8 iterations finished.
	Final slack 14090.
Super clustering done.
Design Utilization : 31%.
Worst slack after post global placement is 15819
3rd GP placement takes 4.44 sec.

Wirelength after post global placement is 78994.
Post global placement takes 4.47 sec.

Phase 4 Legalization started.
The average distance in LP is 0.619487.
Wirelength after legalization is 116403.
Legalization takes 0.92 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 13879.
Replication placement takes 0.27 sec.

Wirelength after replication placement is 116403.
Phase 5.2 DP placement started.
Legalized cost 13879.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.27 sec.

Wirelength after detailed placement is 116403.
Timing-driven detailed placement takes 0.55 sec.

Worst slack is 13879, TNS after placement is 0.
Placement done.
Total placement takes 21.33 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 13879, TNS before global route is 0.
Processing design graph takes 0.97 sec.
Total memory for routing:
	129.339830 M.
Total nets for routing : 23414.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 30 nets, it takes 0.03 sec.
Unrouted nets 195 at the end of iteration 0.
Unrouted nets 111 at the end of iteration 1.
Unrouted nets 63 at the end of iteration 2.
Unrouted nets 44 at the end of iteration 3.
Unrouted nets 17 at the end of iteration 4.
Unrouted nets 16 at the end of iteration 5.
Unrouted nets 7 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 2 processed 335 nets, it takes 0.67 sec.
Unrouted nets 167 at the end of iteration 0.
Unrouted nets 66 at the end of iteration 1.
Unrouted nets 26 at the end of iteration 2.
Unrouted nets 8 at the end of iteration 3.
Unrouted nets 5 at the end of iteration 4.
Unrouted nets 3 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 3 processed 442 nets, it takes 0.80 sec.
Global routing takes 1.53 sec.
Total 24482 subnets.
    forward max bucket size 86107 , backward 449.
        Unrouted nets 18558 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.484375 sec.
    forward max bucket size 1467 , backward 434.
        Unrouted nets 15950 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.000000 sec.
    forward max bucket size 1439 , backward 263.
        Unrouted nets 12134 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.875000 sec.
    forward max bucket size 88429 , backward 496.
        Unrouted nets 10722 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.921875 sec.
    forward max bucket size 1411 , backward 400.
        Unrouted nets 8871 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.359375 sec.
    forward max bucket size 88571 , backward 721.
        Unrouted nets 7234 at the end of iteration 5.
    route iteration 5, CPU time elapsed 2.453125 sec.
    forward max bucket size 943 , backward 486.
        Unrouted nets 6666 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.750000 sec.
    forward max bucket size 2100 , backward 707.
        Unrouted nets 5045 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.593750 sec.
    forward max bucket size 1279 , backward 539.
        Unrouted nets 3617 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.453125 sec.
    forward max bucket size 1270 , backward 459.
        Unrouted nets 2606 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.359375 sec.
    forward max bucket size 1477 , backward 363.
        Unrouted nets 1852 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.296875 sec.
    forward max bucket size 291 , backward 472.
        Unrouted nets 1343 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.218750 sec.
    forward max bucket size 704 , backward 375.
        Unrouted nets 949 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.171875 sec.
    forward max bucket size 704 , backward 128.
        Unrouted nets 665 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.140625 sec.
    forward max bucket size 263 , backward 233.
        Unrouted nets 414 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.109375 sec.
    forward max bucket size 165 , backward 150.
        Unrouted nets 304 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.093750 sec.
    forward max bucket size 106 , backward 150.
        Unrouted nets 198 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.078125 sec.
    forward max bucket size 42 , backward 289.
        Unrouted nets 140 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.093750 sec.
    forward max bucket size 38 , backward 66.
        Unrouted nets 93 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.062500 sec.
    forward max bucket size 33 , backward 94.
        Unrouted nets 74 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.078125 sec.
    forward max bucket size 98 , backward 161.
        Unrouted nets 61 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.078125 sec.
    forward max bucket size 27 , backward 96.
        Unrouted nets 49 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 57 , backward 40.
        Unrouted nets 37 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.062500 sec.
    forward max bucket size 23 , backward 96.
        Unrouted nets 21 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.062500 sec.
    forward max bucket size 24 , backward 57.
        Unrouted nets 14 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.078125 sec.
    forward max bucket size 18 , backward 21.
        Unrouted nets 7 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.062500 sec.
    forward max bucket size 17 , backward 23.
        Unrouted nets 1 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.078125 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.078125 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.078125 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.078125 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.078125 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.062500 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 1 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.046875 sec.
    forward max bucket size 10 , backward 13.
        Unrouted nets 6 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.062500 sec.
    forward max bucket size 11 , backward 52.
        Unrouted nets 2 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.078125 sec.
    forward max bucket size 15 , backward 13.
        Unrouted nets 2 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 16.
        Unrouted nets 0 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.062500 sec.
Detailed routing takes 106 iterations
I: Design net nt_u2_mdc_o is routed by general path.
C: Route-2036: The clock path from u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv:CLKDIV to clkbufg_9/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 25.67 sec.
Start fix hold violation.
Build tmp routing results takes 0.19 sec.
Timing analysis takes 0.19 sec.
Hold violation fix iter 0 takes 0.25 sec, total_step_forward 101866.
Incremental timing analysis takes 0.08 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 195.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.05 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.78 sec.
Used SRB routing arc is 184408.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 31.88 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 2460     | 6450          | 39                 
|   FF                     | 7668     | 38700         | 20                 
|   LUT                    | 8216     | 25800         | 32                 
|   LUT-FF pairs           | 2858     | 25800         | 12                 
| Use of CLMS              | 1517     | 4250          | 36                 
|   FF                     | 4333     | 25500         | 17                 
|   LUT                    | 5079     | 17000         | 30                 
|   LUT-FF pairs           | 1717     | 17000         | 11                 
|   Distributed RAM        | 320      | 17000         | 2                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 24.5     | 134           | 19                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 813      | 6672          | 13                 
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 42       | 296           | 15                 
|   IOBD                   | 8        | 64            | 13                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 26       | 161           | 17                 
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 1        | 20            | 5                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 42       | 400           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 10       | 30            | 34                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'mesethernet_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:21s
Action pnr: CPU time elapsed is 0h:1m:14s
Action pnr: Process CPU time elapsed is 0h:1m:19s
Current time: Sat Nov  2 15:25:50 2024
Action pnr: Peak memory pool usage is 1,280 MB
