[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1706       tick       4378670       1783441       1722400       4378670 
      2   1706       tick       7002202       2977068       2952152       7002202 
      3   1706       tick       6816134       2897956       2880707       6816134 
      4   1706       tick       6762646       2870303       2854032       6762646 
      5   1706       tick       6757349       2870403       2854122       6757349 
      6   1706       tick       6744475       2867653       2850852       6744475 
      7   1706       tick       6745282       2866884       2848880       6745282 
      8   1706       tick       6745826       2866573       2848537       6745826 
      9   1706       tick       6746494       2866554       2845930       6746494 
     10   1706       tick       6744342       2866353       2848788       6744342 
     11   1706       tick       6747601       2865754       2842651       6747601 
     12   1706       tick       6747493       2866699       2843456       6747493 
     13   1706       tick       6771796       2872488       2855653       6771796 
     14   1706       tick       6755898       2868069       2851767       6755898 
     15   1706       tick       6739831       2864194       2838125       6739831 
     16   1706       tick       6723140       2858488       2828428       6723140 
     17   1706       tick       6705237       2851892       2807942       6705237 
     18   1706       tick       6494610       2761707       2722610       6494610 
     19   1706       exit       2367690       1004559        995012       2367690 
