;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP 0, #2
	MOV 121, 100
	MOV 121, 100
	MOV -4, <-20
	MOV 121, 100
	ADD 210, 60
	SLT 509, 94
	SLT 0, @700
	MOV @-927, @100
	DAT #0, #100
	SLT 0, @700
	SLT 4, 30
	SLT 4, 30
	ADD 210, 60
	ADD <-3, 0
	SUB -10, 1
	MOV -1, <-20
	JMN 3, 132
	MOV -1, <-20
	SLT 509, 94
	SUB 3, 132
	SUB #0, -70
	SUB -0, 7
	SUB 500, -100
	CMP -0, 90
	SPL -277, @-126
	ADD <-3, 0
	SUB @-0, 0
	SPL 0, -815
	SLT 0, 90
	CMP #0, 81
	DJN @30, 0
	SLT 0, 90
	SLT 0, @700
	SLT 0, @700
	SLT 0, @700
	SUB -277, <-126
	SUB 300, -200
	SLT -0, 90
	SPL -277, @-126
	SLT 0, 90
	CMP #0, 81
	CMP #0, 81
	SPL 0, <402
	SPL 0, <402
	MOV -4, <-20
	CMP -277, <-126
	JMP 0, #2
	DJN -1, @-20
	JMP 0, #2
	MOV 121, 100
