

================================================================
== Vivado HLS Report for 'truncate_tree'
================================================================
* Date:           Tue Aug  3 15:22:56 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1339|     1447| 13.390 us | 14.470 us |  1339|  1447|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_input    |      128|      128|         2|          -|          -|    64|    no    |
        |- move_nodes    |     1080|     1188|  30 ~ 33 |          -|          -|    36|    no    |
        | + reorder      |       28|       31|  9 ~ 10  |          -|          -|     3|    no    |
        |  ++ reorder.1  |        1|        1|         2|          -|          -|     1|    no    |
        |- copy_output   |      128|      128|         2|          -|          -|    64|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 15 
5 --> 6 
6 --> 8 7 4 
7 --> 8 
8 --> 7 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 5 
15 --> 16 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %i_0, -64" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 19 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader180.preheader, label %2" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i_0 to i64" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_length_histogr = getelementptr [64 x i32]* %input_length_histogram_V, i64 0, i64 %zext_ln11" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 24 'getelementptr' 'input_length_histogr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%input_length_histogr_1 = load i32* %input_length_histogr, align 4" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 25 'load' 'input_length_histogr_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_V_2 = alloca i32"   --->   Operation 26 'alloca' 'j_V_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.81ns)   --->   "store i32 27, i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 27 'store' <Predicate = (icmp_ln10)> <Delay = 1.81>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader180" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 28 'br' <Predicate = (icmp_ln10)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%input_length_histogr_1 = load i32* %input_length_histogr, align 4" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 30 'load' 'input_length_histogr_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%output_length_histog = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln11" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 31 'getelementptr' 'output_length_histog' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store i32 %input_length_histogr_1, i32* %output_length_histog, align 4" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 32 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.82>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_1, %move_nodes_end ], [ -1, %.preheader180.preheader ]"   --->   Operation 34 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp ugt i6 %i1_0, 27" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 35 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 36 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %move_nodes_begin, label %.preheader.preheader" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 38 'specloopname' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1)" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 39 'specregionbegin' 'tmp' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %i1_0 to i64" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 40 'zext' 'zext_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%output_length_histog_1 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln19" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 41 'getelementptr' 'output_length_histog_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i1_0, -1" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 42 'add' 'i_1' <Predicate = (icmp_ln16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %i_1 to i64" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 43 'zext' 'zext_ln32' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%output_length_histog_2 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln32" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 44 'getelementptr' 'output_length_histog_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %3" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 45 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_truncate_tree.cpp:44]   --->   Operation 46 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 47 [2/2] (3.25ns)   --->   "%output_length_histog_3 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 47 'load' 'output_length_histog_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 5.72>
ST_6 : Operation 48 [1/2] (3.25ns)   --->   "%output_length_histog_3 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 48 'load' 'output_length_histog_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %output_length_histog_3, 0" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 49 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %move_nodes_end, label %reorder_begin" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%j_V_2_load = load i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:21]   --->   Operation 51 'load' 'j_V_2_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2)" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 53 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 3, [1 x i8]* @p_str3) nounwind" [./hls-src/huffman_truncate_tree.cpp:20]   --->   Operation 54 'speclooptripcount' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i32 %j_V_2_load, 27" [./hls-src/huffman_truncate_tree.cpp:21]   --->   Operation 55 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln883)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %hls_label_0.preheader, label %reorder_end" [./hls-src/huffman_truncate_tree.cpp:21]   --->   Operation 56 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.76ns)   --->   "br label %hls_label_0" [./hls-src/huffman_truncate_tree.cpp:23]   --->   Operation 57 'br' <Predicate = (!icmp_ln883 & icmp_ln879)> <Delay = 1.76>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1, i32 %tmp)" [./hls-src/huffman_truncate_tree.cpp:39]   --->   Operation 58 'specregionend' 'empty_6' <Predicate = (icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader180" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 59 'br' <Predicate = (icmp_ln883)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.80>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ %j_V, %hls_label_0 ], [ 27, %hls_label_0.preheader ]"   --->   Operation 60 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V, -1" [./hls-src/huffman_truncate_tree.cpp:25]   --->   Operation 61 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %j_V to i64" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 62 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%output_length_histog_4 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 63 'getelementptr' 'output_length_histog_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (3.25ns)   --->   "%output_length_histog_5 = load i32* %output_length_histog_4, align 4" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 64 'load' 'output_length_histog_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 5.72>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [./hls-src/huffman_truncate_tree.cpp:23]   --->   Operation 65 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str3) nounwind" [./hls-src/huffman_truncate_tree.cpp:24]   --->   Operation 66 'speclooptripcount' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2)" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 67 'specregionend' 'empty' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (3.25ns)   --->   "%output_length_histog_5 = load i32* %output_length_histog_4, align 4" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 68 'load' 'output_length_histog_5' <Predicate = (icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln879_1 = icmp eq i32 %output_length_histog_5, 0" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 69 'icmp' 'icmp_ln879_1' <Predicate = (icmp_ln879)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %hls_label_0, label %reorder_end.loopexit" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 70 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.81ns)   --->   "store i32 %j_V, i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:25]   --->   Operation 71 'store' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.81>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %reorder_end"   --->   Operation 72 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.80>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:37]   --->   Operation 73 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i32 %t_V_1 to i64" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 74 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%output_length_histog_6 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln544_1" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 75 'getelementptr' 'output_length_histog_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [2/2] (3.25ns)   --->   "%output_length_histog_7 = load i32* %output_length_histog_6, align 4" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 76 'load' 'output_length_histog_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %t_V_1 to i33" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 77 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (2.55ns)   --->   "%ret_V = add i33 %zext_ln215, 1" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 78 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i33 %ret_V to i64" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 79 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%output_length_histog_8 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln544_2" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 80 'getelementptr' 'output_length_histog_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (3.25ns)   --->   "%output_length_histog_9 = load i32* %output_length_histog_8, align 4" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 81 'load' 'output_length_histog_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 82 [1/1] (2.55ns)   --->   "%j_V_3 = add i32 %t_V_1, 1" [./hls-src/huffman_truncate_tree.cpp:37]   --->   Operation 82 'add' 'j_V_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (1.81ns)   --->   "store i32 %j_V_3, i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:38]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.81>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 84 [1/2] (3.25ns)   --->   "%output_length_histog_7 = load i32* %output_length_histog_6, align 4" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 84 'load' 'output_length_histog_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 85 [1/2] (3.25ns)   --->   "%output_length_histog_9 = load i32* %output_length_histog_8, align 4" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 85 'load' 'output_length_histog_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 9> <Delay = 5.80>
ST_11 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln701 = add i32 %output_length_histog_7, -1" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 86 'add' 'add_ln701' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %add_ln701, i32* %output_length_histog_6, align 4" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 %output_length_histog_9, 2" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 88 'add' 'add_ln700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (3.25ns)   --->   "store i32 %add_ln700, i32* %output_length_histog_8, align 4" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 10> <Delay = 3.25>
ST_12 : Operation 90 [2/2] (3.25ns)   --->   "%output_length_histog_10 = load i32* %output_length_histog_2, align 4" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 90 'load' 'output_length_histog_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 91 [2/2] (3.25ns)   --->   "%output_length_histog_11 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 91 'load' 'output_length_histog_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 92 [1/2] (3.25ns)   --->   "%output_length_histog_10 = load i32* %output_length_histog_2, align 4" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 92 'load' 'output_length_histog_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 93 [1/2] (3.25ns)   --->   "%output_length_histog_11 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 93 'load' 'output_length_histog_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 12> <Delay = 5.80>
ST_14 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %output_length_histog_10, 1" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 94 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (3.25ns)   --->   "store i32 %add_ln700_1, i32* %output_length_histog_2, align 4" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 95 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 96 [1/1] (2.55ns)   --->   "%add_ln701_1 = add i32 %output_length_histog_11, -2" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 96 'add' 'add_ln701_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (3.25ns)   --->   "store i32 %add_ln701_1, i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 97 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_1)" [./hls-src/huffman_truncate_tree.cpp:38]   --->   Operation 98 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "br label %3" [./hls-src/huffman_truncate_tree.cpp:38]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.25>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%i2_0 = phi i7 [ %i_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 100 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (1.48ns)   --->   "%icmp_ln44 = icmp eq i7 %i2_0, -64" [./hls-src/huffman_truncate_tree.cpp:44]   --->   Operation 101 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 102 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i2_0, 1" [./hls-src/huffman_truncate_tree.cpp:44]   --->   Operation 103 'add' 'i_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %4, label %._crit_edge" [./hls-src/huffman_truncate_tree.cpp:44]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %i2_0 to i64" [./hls-src/huffman_truncate_tree.cpp:45]   --->   Operation 105 'zext' 'zext_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%output_length_histog_12 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln45" [./hls-src/huffman_truncate_tree.cpp:45]   --->   Operation 106 'getelementptr' 'output_length_histog_12' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_15 : Operation 107 [2/2] (3.25ns)   --->   "%output_length_histog_13 = load i32* %output_length_histog_12, align 4" [./hls-src/huffman_truncate_tree.cpp:45]   --->   Operation 107 'load' 'output_length_histog_13' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_truncate_tree.cpp:50]   --->   Operation 108 'ret' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 6.50>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [./hls-src/huffman_truncate_tree.cpp:44]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/2] (3.25ns)   --->   "%output_length_histog_13 = load i32* %output_length_histog_12, align 4" [./hls-src/huffman_truncate_tree.cpp:45]   --->   Operation 110 'load' 'output_length_histog_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%output_length_histog_14 = getelementptr [64 x i32]* %output_length_histogram2_V, i64 0, i64 %zext_ln45" [./hls-src/huffman_truncate_tree.cpp:45]   --->   Operation 111 'getelementptr' 'output_length_histog_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (3.25ns)   --->   "store i32 %output_length_histog_13, i32* %output_length_histog_14, align 4" [./hls-src/huffman_truncate_tree.cpp:45]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_truncate_tree.cpp:44]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_length_histogram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_length_histogram1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_length_histogram2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10                 (br               ) [ 01110000000000000]
i_0                     (phi              ) [ 00100000000000000]
icmp_ln10               (icmp             ) [ 00110000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
i                       (add              ) [ 01110000000000000]
br_ln10                 (br               ) [ 00000000000000000]
zext_ln11               (zext             ) [ 00010000000000000]
input_length_histogr    (getelementptr    ) [ 00010000000000000]
j_V_2                   (alloca           ) [ 00111111111111100]
store_ln16              (store            ) [ 00000000000000000]
br_ln16                 (br               ) [ 00111111111111100]
specloopname_ln10       (specloopname     ) [ 00000000000000000]
input_length_histogr_1  (load             ) [ 00000000000000000]
output_length_histog    (getelementptr    ) [ 00000000000000000]
store_ln11              (store            ) [ 00000000000000000]
br_ln10                 (br               ) [ 01110000000000000]
i1_0                    (phi              ) [ 00001000000000000]
icmp_ln16               (icmp             ) [ 00001111111111100]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln16                 (br               ) [ 00000000000000000]
specloopname_ln16       (specloopname     ) [ 00000000000000000]
tmp                     (specregionbegin  ) [ 00000111111111100]
zext_ln19               (zext             ) [ 00000000000000000]
output_length_histog_1  (getelementptr    ) [ 00000111111111100]
i_1                     (add              ) [ 00101111111111100]
zext_ln32               (zext             ) [ 00000000000000000]
output_length_histog_2  (getelementptr    ) [ 00000111111111100]
br_ln19                 (br               ) [ 00000000000000000]
br_ln44                 (br               ) [ 00001111111111111]
output_length_histog_3  (load             ) [ 00000000000000000]
icmp_ln883              (icmp             ) [ 00001111111111100]
br_ln19                 (br               ) [ 00000000000000000]
j_V_2_load              (load             ) [ 00000000000000000]
specloopname_ln19       (specloopname     ) [ 00000000000000000]
tmp_1                   (specregionbegin  ) [ 00000001111111100]
speclooptripcount_ln20  (speclooptripcount) [ 00000000000000000]
icmp_ln879              (icmp             ) [ 00001111111111100]
br_ln21                 (br               ) [ 00000000000000000]
br_ln23                 (br               ) [ 00001111111111100]
empty_6                 (specregionend    ) [ 00000000000000000]
br_ln16                 (br               ) [ 00101111111111100]
t_V                     (phi              ) [ 00000001000000000]
j_V                     (add              ) [ 00001111111111100]
zext_ln544              (zext             ) [ 00000000000000000]
output_length_histog_4  (getelementptr    ) [ 00001110111111100]
tmp_2                   (specregionbegin  ) [ 00000000000000000]
speclooptripcount_ln24  (speclooptripcount) [ 00000000000000000]
empty                   (specregionend    ) [ 00000000000000000]
output_length_histog_5  (load             ) [ 00000000000000000]
icmp_ln879_1            (icmp             ) [ 00001111111111100]
br_ln26                 (br               ) [ 00001111111111100]
store_ln25              (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00000000000000000]
t_V_1                   (load             ) [ 00000000000000000]
zext_ln544_1            (zext             ) [ 00000000000000000]
output_length_histog_6  (getelementptr    ) [ 00000000001100000]
zext_ln215              (zext             ) [ 00000000000000000]
ret_V                   (add              ) [ 00000000000000000]
zext_ln544_2            (zext             ) [ 00000000000000000]
output_length_histog_8  (getelementptr    ) [ 00000000001100000]
j_V_3                   (add              ) [ 00000000000000000]
store_ln38              (store            ) [ 00000000000000000]
output_length_histog_7  (load             ) [ 00000000000100000]
output_length_histog_9  (load             ) [ 00000000000100000]
add_ln701               (add              ) [ 00000000000000000]
store_ln30              (store            ) [ 00000000000000000]
add_ln700               (add              ) [ 00000000000000000]
store_ln31              (store            ) [ 00000000000000000]
output_length_histog_10 (load             ) [ 00000000000000100]
output_length_histog_11 (load             ) [ 00000000000000100]
add_ln700_1             (add              ) [ 00000000000000000]
store_ln32              (store            ) [ 00000000000000000]
add_ln701_1             (add              ) [ 00000000000000000]
store_ln33              (store            ) [ 00000000000000000]
empty_5                 (specregionend    ) [ 00000000000000000]
br_ln38                 (br               ) [ 00000000000000000]
i2_0                    (phi              ) [ 00000000000000010]
icmp_ln44               (icmp             ) [ 00000000000000011]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
i_2                     (add              ) [ 00001000000000011]
br_ln44                 (br               ) [ 00000000000000000]
zext_ln45               (zext             ) [ 00000000000000001]
output_length_histog_12 (getelementptr    ) [ 00000000000000001]
ret_ln50                (ret              ) [ 00000000000000000]
specloopname_ln44       (specloopname     ) [ 00000000000000000]
output_length_histog_13 (load             ) [ 00000000000000000]
output_length_histog_14 (getelementptr    ) [ 00000000000000000]
store_ln45              (store            ) [ 00000000000000000]
br_ln44                 (br               ) [ 00001000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_length_histogram_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_length_histogram_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_length_histogram1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length_histogram1_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_length_histogram2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length_histogram2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_V_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V_2/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_length_histogr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_length_histogr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_length_histogr_1/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="output_length_histog_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="1"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="6" slack="0"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/3 output_length_histog_3/5 output_length_histog_5/7 output_length_histog_7/9 output_length_histog_9/9 store_ln30/11 store_ln31/11 output_length_histog_10/12 output_length_histog_11/12 store_ln32/14 store_ln33/14 output_length_histog_13/15 "/>
</bind>
</comp>

<comp id="89" class="1004" name="output_length_histog_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_1/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_length_histog_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_2/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_length_histog_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_4/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="output_length_histog_6_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_6/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="output_length_histog_8_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="33" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_8/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="output_length_histog_12_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_12/15 "/>
</bind>
</comp>

<comp id="139" class="1004" name="output_length_histog_14_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="1"/>
<pin id="143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_14/16 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln45_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/16 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i1_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="1"/>
<pin id="166" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i1_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="t_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="t_V_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="6" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i2_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i2_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/15 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/6 icmp_ln879_1/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="3"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_2_load/6 t_V_1/9 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_7 output_length_histog_10 "/>
</bind>
</comp>

<comp id="211" class="1005" name="reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_9 output_length_histog_11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln10_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln11_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln16_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln16_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln19_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln32_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln879_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="6" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="j_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln544_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln25_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="32" slack="5"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln544_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln215_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="ret_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln544_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="33" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_V_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_3/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln38_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="6"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln701_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/11 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln700_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln700_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/14 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln701_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="2" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_1/14 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln44_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/15 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/15 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln45_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/15 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="365" class="1005" name="zext_ln11_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="370" class="1005" name="input_length_histogr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_length_histogr "/>
</bind>
</comp>

<comp id="375" class="1005" name="j_V_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="output_length_histog_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="output_length_histog_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="8"/>
<pin id="398" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="output_length_histog_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln879_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="2"/>
<pin id="406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="408" class="1005" name="j_V_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="414" class="1005" name="output_length_histog_4_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="1"/>
<pin id="416" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_4 "/>
</bind>
</comp>

<comp id="422" class="1005" name="output_length_histog_6_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="1"/>
<pin id="424" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_6 "/>
</bind>
</comp>

<comp id="428" class="1005" name="output_length_histog_8_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="1"/>
<pin id="430" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_8 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="zext_ln45_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="447" class="1005" name="output_length_histog_12_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="1"/>
<pin id="449" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="69" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="82" pin="7"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="82" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="82" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="82" pin="7"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="82" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="82" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="157" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="157" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="157" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="168" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="168" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="253"><net_src comp="168" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="264"><net_src comp="203" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="179" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="284"><net_src comp="203" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="289"><net_src comp="203" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="305"><net_src comp="203" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="206" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="82" pin=4"/></net>

<net id="323"><net_src comp="211" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="330"><net_src comp="206" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="82" pin=4"/></net>

<net id="337"><net_src comp="211" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="344"><net_src comp="190" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="8" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="190" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="190" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="363"><net_src comp="222" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="368"><net_src comp="228" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="373"><net_src comp="62" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="378"><net_src comp="58" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="389"><net_src comp="89" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="394"><net_src comp="249" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="399"><net_src comp="96" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="407"><net_src comp="260" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="266" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="417"><net_src comp="103" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="425"><net_src comp="111" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="431"><net_src comp="119" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="440"><net_src comp="346" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="445"><net_src comp="352" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="450"><net_src comp="131" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_length_histogram1_V | {3 11 14 }
	Port: output_length_histogram2_V | {16 }
 - Input state : 
	Port: truncate_tree : input_length_histogram_V | {2 3 }
	Port: truncate_tree : output_length_histogram1_V | {5 6 7 8 9 10 12 13 15 16 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		zext_ln11 : 1
		input_length_histogr : 2
		input_length_histogr_1 : 3
		store_ln16 : 1
	State 3
		store_ln11 : 1
	State 4
		icmp_ln16 : 1
		br_ln16 : 2
		zext_ln19 : 1
		output_length_histog_1 : 2
		i_1 : 1
		zext_ln32 : 2
		output_length_histog_2 : 3
	State 5
	State 6
		icmp_ln883 : 1
		br_ln19 : 2
		icmp_ln879 : 1
		br_ln21 : 2
	State 7
		j_V : 1
		zext_ln544 : 2
		output_length_histog_4 : 3
		output_length_histog_5 : 4
	State 8
		empty : 1
		icmp_ln879_1 : 1
		br_ln26 : 2
	State 9
		zext_ln544_1 : 1
		output_length_histog_6 : 2
		output_length_histog_7 : 3
		zext_ln215 : 1
		ret_V : 2
		zext_ln544_2 : 3
		output_length_histog_8 : 4
		output_length_histog_9 : 5
		j_V_3 : 1
		store_ln38 : 2
	State 10
	State 11
		store_ln30 : 1
		store_ln31 : 1
	State 12
	State 13
	State 14
		store_ln32 : 1
		store_ln33 : 1
	State 15
		icmp_ln44 : 1
		i_2 : 1
		br_ln44 : 2
		zext_ln45 : 1
		output_length_histog_12 : 2
		output_length_histog_13 : 3
	State 16
		store_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_222      |    0    |    15   |
|          |      i_1_fu_249     |    0    |    15   |
|          |      j_V_fu_266     |    0    |    39   |
|          |     ret_V_fu_290    |    0    |    39   |
|    add   |     j_V_3_fu_301    |    0    |    39   |
|          |   add_ln701_fu_312  |    0    |    39   |
|          |   add_ln700_fu_319  |    0    |    39   |
|          |  add_ln700_1_fu_326 |    0    |    39   |
|          |  add_ln701_1_fu_333 |    0    |    39   |
|          |      i_2_fu_346     |    0    |    15   |
|----------|---------------------|---------|---------|
|          |      grp_fu_197     |    0    |    18   |
|          |   icmp_ln10_fu_216  |    0    |    11   |
|   icmp   |   icmp_ln16_fu_238  |    0    |    11   |
|          |  icmp_ln879_fu_260  |    0    |    18   |
|          |   icmp_ln44_fu_340  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |   zext_ln11_fu_228  |    0    |    0    |
|          |   zext_ln19_fu_244  |    0    |    0    |
|          |   zext_ln32_fu_255  |    0    |    0    |
|   zext   |  zext_ln544_fu_272  |    0    |    0    |
|          | zext_ln544_1_fu_281 |    0    |    0    |
|          |  zext_ln215_fu_286  |    0    |    0    |
|          | zext_ln544_2_fu_296 |    0    |    0    |
|          |   zext_ln45_fu_352  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   387   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i1_0_reg_164         |    6   |
|          i2_0_reg_186         |    7   |
|          i_0_reg_153          |    7   |
|          i_1_reg_391          |    6   |
|          i_2_reg_437          |    7   |
|           i_reg_360           |    7   |
|       icmp_ln879_reg_404      |    1   |
|  input_length_histogr_reg_370 |    6   |
|         j_V_2_reg_375         |   32   |
|          j_V_reg_408          |   32   |
|output_length_histog_12_reg_447|    6   |
| output_length_histog_1_reg_386|    6   |
| output_length_histog_2_reg_396|    6   |
| output_length_histog_4_reg_414|    6   |
| output_length_histog_6_reg_422|    6   |
| output_length_histog_8_reg_428|    6   |
|            reg_206            |   32   |
|            reg_211            |   32   |
|          t_V_reg_175          |   32   |
|       zext_ln11_reg_365       |   64   |
|       zext_ln45_reg_442       |   64   |
+-------------------------------+--------+
|             Total             |   371  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_82 |  p0  |   7  |   6  |   42   ||    38   |
| grp_access_fu_82 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_82 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_82 |  p4  |   2  |   6  |   12   ||    9    |
|      reg_206     |  p0  |   2  |  32  |   64   ||    9    |
|      reg_211     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   290  || 12.8194 ||   122   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   387  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   122  |
|  Register |    -   |   371  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   371  |   509  |
+-----------+--------+--------+--------+
