###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        66418   # Number of WRITE/WRITEP commands
num_reads_done                 =       354990   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       302103   # Number of read row buffer hits
num_read_cmds                  =       354990   # Number of READ/READP commands
num_writes_done                =        66418   # Number of read requests issued
num_write_row_hits             =        45159   # Number of write row buffer hits
num_act_cmds                   =        74299   # Number of ACT commands
num_pre_cmds                   =        74272   # Number of PRE commands
num_ondemand_pres              =        53954   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9317279   # Cyles of rank active rank.0
rank_active_cycles.1           =      9011265   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       682721   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       988735   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       382527   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3725   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1014   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1927   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1667   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          397   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          203   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          401   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          686   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1280   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27581   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          261   # Write cmd latency (cycles)
write_latency[40-59]           =          584   # Write cmd latency (cycles)
write_latency[60-79]           =         1491   # Write cmd latency (cycles)
write_latency[80-99]           =         2547   # Write cmd latency (cycles)
write_latency[100-119]         =         3285   # Write cmd latency (cycles)
write_latency[120-139]         =         4694   # Write cmd latency (cycles)
write_latency[140-159]         =         4701   # Write cmd latency (cycles)
write_latency[160-179]         =         4663   # Write cmd latency (cycles)
write_latency[180-199]         =         4050   # Write cmd latency (cycles)
write_latency[200-]            =        40137   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       195749   # Read request latency (cycles)
read_latency[40-59]            =        59519   # Read request latency (cycles)
read_latency[60-79]            =        39879   # Read request latency (cycles)
read_latency[80-99]            =        11057   # Read request latency (cycles)
read_latency[100-119]          =         7476   # Read request latency (cycles)
read_latency[120-139]          =         6242   # Read request latency (cycles)
read_latency[140-159]          =         3797   # Read request latency (cycles)
read_latency[160-179]          =         2992   # Read request latency (cycles)
read_latency[180-199]          =         2460   # Read request latency (cycles)
read_latency[200-]             =        25819   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.31559e+08   # Write energy
read_energy                    =  1.43132e+09   # Read energy
act_energy                     =  2.03282e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.27706e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.74593e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81398e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62303e+09   # Active standby energy rank.1
average_read_latency           =      71.9066   # Average read request latency (cycles)
average_interarrival           =      23.7292   # Average request interarrival latency (cycles)
total_energy                   =  1.49101e+10   # Total energy (pJ)
average_power                  =      1491.01   # Average power (mW)
average_bandwidth              =      3.59601   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       100180   # Number of WRITE/WRITEP commands
num_reads_done                 =       398805   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       325733   # Number of read row buffer hits
num_read_cmds                  =       398805   # Number of READ/READP commands
num_writes_done                =       100180   # Number of read requests issued
num_write_row_hits             =        72096   # Number of write row buffer hits
num_act_cmds                   =       101473   # Number of ACT commands
num_pre_cmds                   =       101447   # Number of PRE commands
num_ondemand_pres              =        80196   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9103838   # Cyles of rank active rank.0
rank_active_cycles.1           =      9070066   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       896162   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       929934   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       462036   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1961   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1012   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1897   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1630   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          356   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          219   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          428   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          688   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1274   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27484   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          317   # Write cmd latency (cycles)
write_latency[40-59]           =          468   # Write cmd latency (cycles)
write_latency[60-79]           =         1252   # Write cmd latency (cycles)
write_latency[80-99]           =         2815   # Write cmd latency (cycles)
write_latency[100-119]         =         4066   # Write cmd latency (cycles)
write_latency[120-139]         =         6293   # Write cmd latency (cycles)
write_latency[140-159]         =         7116   # Write cmd latency (cycles)
write_latency[160-179]         =         7396   # Write cmd latency (cycles)
write_latency[180-199]         =         6736   # Write cmd latency (cycles)
write_latency[200-]            =        63719   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       192444   # Read request latency (cycles)
read_latency[40-59]            =        63236   # Read request latency (cycles)
read_latency[60-79]            =        53994   # Read request latency (cycles)
read_latency[80-99]            =        16990   # Read request latency (cycles)
read_latency[100-119]          =        12210   # Read request latency (cycles)
read_latency[120-139]          =         9516   # Read request latency (cycles)
read_latency[140-159]          =         5358   # Read request latency (cycles)
read_latency[160-179]          =         4032   # Read request latency (cycles)
read_latency[180-199]          =         3371   # Read request latency (cycles)
read_latency[200-]             =        37654   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.00099e+08   # Write energy
read_energy                    =  1.60798e+09   # Read energy
act_energy                     =   2.7763e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.30158e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.46368e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68079e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65972e+09   # Active standby energy rank.1
average_read_latency           =      88.5027   # Average read request latency (cycles)
average_interarrival           =        20.04   # Average request interarrival latency (cycles)
total_energy                   =  1.53074e+10   # Total energy (pJ)
average_power                  =      1530.74   # Average power (mW)
average_bandwidth              =      4.25801   # Average bandwidth
