<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600InstrInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600InstrInfo.cpp.html'>R600InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- R600InstrInfo.cpp - R600 Instruction Information ------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// R600 Implementation of TargetInstrInfo.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="R600InstrInfo.h.html">"R600InstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="R600Defines.h.html">"R600Defines.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="R600FrameLowering.h.html">"R600FrameLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="R600RegisterInfo.h.html">"R600RegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="47">47</th><td><u>#include <span class='error' title="&apos;R600GenDFAPacketizer.inc&apos; file not found">"R600GenDFAPacketizer.inc"</span></u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_NAMED_OPS" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</dfn></u></td></tr>
<tr><th id="52">52</th><td><u>#include "R600GenInstrInfo.inc"</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE" title='llvm::R600InstrInfo::R600InstrInfo' data-ref="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE">R600InstrInfo</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col1 decl" id="1ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="1ST">ST</dfn>)</td></tr>
<tr><th id="55">55</th><td>  : <span class='error' title="member initializer &apos;R600GenInstrInfo&apos; does not name a non-static data member or base class">R600GenInstrInfo</span>(-<var>1</var>, -<var>1</var>), RI(), <a class="member" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST">ST</a>(<a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST">ST</a>) {}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="58">58</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode()).TSFlags &amp; R600_InstFlag::VECTOR;</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::R600InstrInfo::copyPhysReg' data-ref="_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>,</td></tr>
<tr><th id="62">62</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="4MI">MI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="5DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="5DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6DestReg" title='DestReg' data-type='unsigned int' data-ref="6DestReg">DestReg</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                <em>unsigned</em> <dfn class="local col7 decl" id="7SrcReg" title='SrcReg' data-type='unsigned int' data-ref="7SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="8KillSrc" title='KillSrc' data-type='bool' data-ref="8KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="65">65</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="9VectorComponents" title='VectorComponents' data-type='unsigned int' data-ref="9VectorComponents">VectorComponents</dfn> = <var>0</var>;</td></tr>
<tr><th id="66">66</th><td>  <b>if</b> ((R600::<span class='error' title="no member named &apos;R600_Reg128RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg128RegClass</span>.contains(DestReg) ||</td></tr>
<tr><th id="67">67</th><td>      R600::<span class='error' title="no member named &apos;R600_Reg128VerticalRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg128VerticalRegClass</span>.contains(DestReg)) &amp;&amp;</td></tr>
<tr><th id="68">68</th><td>      (R600::<span class='error' title="no member named &apos;R600_Reg128RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg128RegClass</span>.contains(SrcReg) ||</td></tr>
<tr><th id="69">69</th><td>       R600::<span class='error' title="no member named &apos;R600_Reg128VerticalRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg128VerticalRegClass</span>.contains(SrcReg))) {</td></tr>
<tr><th id="70">70</th><td>    <a class="local col9 ref" href="#9VectorComponents" title='VectorComponents' data-ref="9VectorComponents">VectorComponents</a> = <var>4</var>;</td></tr>
<tr><th id="71">71</th><td>  } <b>else</b> <b>if</b>((R600::<span class='error' title="no member named &apos;R600_Reg64RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg64RegClass</span>.contains(DestReg) ||</td></tr>
<tr><th id="72">72</th><td>            R600::<span class='error' title="no member named &apos;R600_Reg64VerticalRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg64VerticalRegClass</span>.contains(DestReg)) &amp;&amp;</td></tr>
<tr><th id="73">73</th><td>            (R600::<span class='error' title="no member named &apos;R600_Reg64RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg64RegClass</span>.contains(SrcReg) ||</td></tr>
<tr><th id="74">74</th><td>             R600::<span class='error' title="no member named &apos;R600_Reg64VerticalRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg64VerticalRegClass</span>.contains(SrcReg))) {</td></tr>
<tr><th id="75">75</th><td>    <a class="local col9 ref" href="#9VectorComponents" title='VectorComponents' data-ref="9VectorComponents">VectorComponents</a> = <var>2</var>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <b>if</b> (<a class="local col9 ref" href="#9VectorComponents" title='VectorComponents' data-ref="9VectorComponents">VectorComponents</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="79">79</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="10I" title='I' data-type='unsigned int' data-ref="10I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#10I" title='I' data-ref="10I">I</a> &lt; <a class="local col9 ref" href="#9VectorComponents" title='VectorComponents' data-ref="9VectorComponents">VectorComponents</a>; <a class="local col0 ref" href="#10I" title='I' data-ref="10I">I</a>++) {</td></tr>
<tr><th id="80">80</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="11SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="11SubRegIndex">SubRegIndex</dfn> = <a class="type" href="AMDGPURegisterInfo.h.html#llvm::AMDGPURegisterInfo" title='llvm::AMDGPURegisterInfo' data-ref="llvm::AMDGPURegisterInfo">AMDGPURegisterInfo</a>::<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col0 ref" href="#10I" title='I' data-ref="10I">I</a>);</td></tr>
<tr><th id="81">81</th><td>      buildDefaultInstruction(MBB, MI, R600::<span class='error' title="no member named &apos;MOV&apos; in namespace &apos;llvm::R600&apos;">MOV</span>,</td></tr>
<tr><th id="82">82</th><td>                              RI.getSubReg(DestReg, SubRegIndex),</td></tr>
<tr><th id="83">83</th><td>                              RI.getSubReg(SrcReg, SubRegIndex))</td></tr>
<tr><th id="84">84</th><td>                              .addReg(DestReg,</td></tr>
<tr><th id="85">85</th><td>                                      RegState::Define | RegState::Implicit);</td></tr>
<tr><th id="86">86</th><td>    }</td></tr>
<tr><th id="87">87</th><td>  } <b>else</b> {</td></tr>
<tr><th id="88">88</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="12NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="12NewMI">NewMI</dfn> = buildDefaultInstruction(MBB, MI, R600::<span class='error' title="no member named &apos;MOV&apos; in namespace &apos;llvm::R600&apos;">MOV</span>,</td></tr>
<tr><th id="89">89</th><td>                                                  DestReg, SrcReg);</td></tr>
<tr><th id="90">90</th><td>    NewMI-&gt;getOperand(getOperandIdx(*NewMI, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;src0&apos; in namespace &apos;OpName&apos;">src0</span>))</td></tr>
<tr><th id="91">91</th><td>                                    .setIsKill(KillSrc);</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i class="doc">/// <span class="command">\returns</span> true if<span class="command"> \p</span> <span class="arg">MBBI</span> can be moved into a new basic.</i></td></tr>
<tr><th id="96">96</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::R600InstrInfo::isLegalToSplitMBBAt' data-ref="_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isLegalToSplitMBBAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="13MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="13MBB">MBB</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="14MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="14MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="98">98</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a> <dfn class="local col5 decl" id="15I" title='I' data-type='MachineInstr::const_mop_iterator' data-ref="15I">I</dfn> = <a class="local col4 ref" href="#14MBBI" title='MBBI' data-ref="14MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="99">99</th><td>                                        <dfn class="local col6 decl" id="16E" title='E' data-type='MachineInstr::const_mop_iterator' data-ref="16E">E</dfn> = <a class="local col4 ref" href="#14MBBI" title='MBBI' data-ref="14MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col5 ref" href="#15I" title='I' data-ref="15I">I</a> != <a class="local col6 ref" href="#16E" title='E' data-ref="16E">E</a>; ++<a class="local col5 ref" href="#15I" title='I' data-ref="15I">I</a>) {</td></tr>
<tr><th id="100">100</th><td>    <b>if</b> (I-&gt;isReg() &amp;&amp; !TargetRegisterInfo::isVirtualRegister(I-&gt;getReg()) &amp;&amp;</td></tr>
<tr><th id="101">101</th><td>        I-&gt;isUse() &amp;&amp; RI.isPhysRegLiveAcrossClauses(I-&gt;getReg()))</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo5isMovEj" title='llvm::R600InstrInfo::isMov' data-ref="_ZNK4llvm13R600InstrInfo5isMovEj">isMov</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17Opcode" title='Opcode' data-type='unsigned int' data-ref="17Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="108">108</th><td>  <b>switch</b>(<a class="local col7 ref" href="#17Opcode" title='Opcode' data-ref="17Opcode">Opcode</a>) {</td></tr>
<tr><th id="109">109</th><td>  <b>default</b>:</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;MOV&apos; in namespace &apos;llvm::R600&apos;">MOV</span>:</td></tr>
<tr><th id="112">112</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;MOV_IMM_F32&apos; in namespace &apos;llvm::R600&apos;">MOV_IMM_F32</span>:</td></tr>
<tr><th id="113">113</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;MOV_IMM_I32&apos; in namespace &apos;llvm::R600&apos;">MOV_IMM_I32</span>:</td></tr>
<tr><th id="114">114</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td>}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo13isReductionOpEj" title='llvm::R600InstrInfo::isReductionOp' data-ref="_ZNK4llvm13R600InstrInfo13isReductionOpEj">isReductionOp</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="18Opcode" title='Opcode' data-type='unsigned int' data-ref="18Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo8isCubeOpEj" title='llvm::R600InstrInfo::isCubeOp' data-ref="_ZNK4llvm13R600InstrInfo8isCubeOpEj">isCubeOp</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="19Opcode" title='Opcode' data-type='unsigned int' data-ref="19Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="123">123</th><td>  <b>switch</b>(<a class="local col9 ref" href="#19Opcode" title='Opcode' data-ref="19Opcode">Opcode</a>) {</td></tr>
<tr><th id="124">124</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="125">125</th><td>    <b>case</b> R600::<span class='error' title="no member named &apos;CUBE_r600_pseudo&apos; in namespace &apos;llvm::R600&apos;">CUBE_r600_pseudo</span>:</td></tr>
<tr><th id="126">126</th><td>    <b>case</b> R600::<span class='error' title="no member named &apos;CUBE_r600_real&apos; in namespace &apos;llvm::R600&apos;">CUBE_r600_real</span>:</td></tr>
<tr><th id="127">127</th><td>    <b>case</b> R600::<span class='error' title="no member named &apos;CUBE_eg_pseudo&apos; in namespace &apos;llvm::R600&apos;">CUBE_eg_pseudo</span>:</td></tr>
<tr><th id="128">128</th><td>    <b>case</b> R600::<span class='error' title="no member named &apos;CUBE_eg_real&apos; in namespace &apos;llvm::R600&apos;">CUBE_eg_real</span>:</td></tr>
<tr><th id="129">129</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="20Opcode" title='Opcode' data-type='unsigned int' data-ref="20Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="21TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="21TargetFlags">TargetFlags</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <b>return</b> (<a class="local col1 ref" href="#21TargetFlags" title='TargetFlags' data-ref="21TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::ALU_INST" title='R600_InstFlag::TIF::ALU_INST' data-ref="R600_InstFlag::TIF::ALU_INST">ALU_INST</a>);</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo17hasInstrModifiersEj" title='llvm::R600InstrInfo::hasInstrModifiers' data-ref="_ZNK4llvm13R600InstrInfo17hasInstrModifiersEj">hasInstrModifiers</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22Opcode" title='Opcode' data-type='unsigned int' data-ref="22Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="140">140</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="23TargetFlags">TargetFlags</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>return</b> ((<a class="local col3 ref" href="#23TargetFlags" title='TargetFlags' data-ref="23TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::OP1" title='R600_InstFlag::TIF::OP1' data-ref="R600_InstFlag::TIF::OP1">OP1</a>) |</td></tr>
<tr><th id="143">143</th><td>          (<a class="local col3 ref" href="#23TargetFlags" title='TargetFlags' data-ref="23TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::OP2" title='R600_InstFlag::TIF::OP2' data-ref="R600_InstFlag::TIF::OP2">OP2</a>) |</td></tr>
<tr><th id="144">144</th><td>          (<a class="local col3 ref" href="#23TargetFlags" title='TargetFlags' data-ref="23TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::OP3" title='R600_InstFlag::TIF::OP3' data-ref="R600_InstFlag::TIF::OP3">OP3</a>));</td></tr>
<tr><th id="145">145</th><td>}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo10isLDSInstrEj" title='llvm::R600InstrInfo::isLDSInstr' data-ref="_ZNK4llvm13R600InstrInfo10isLDSInstrEj">isLDSInstr</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="24Opcode" title='Opcode' data-type='unsigned int' data-ref="24Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="148">148</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="25TargetFlags">TargetFlags</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <b>return</b> ((<a class="local col5 ref" href="#25TargetFlags" title='TargetFlags' data-ref="25TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::LDS_1A" title='R600_InstFlag::TIF::LDS_1A' data-ref="R600_InstFlag::TIF::LDS_1A">LDS_1A</a>) |</td></tr>
<tr><th id="151">151</th><td>          (<a class="local col5 ref" href="#25TargetFlags" title='TargetFlags' data-ref="25TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::LDS_1A1D" title='R600_InstFlag::TIF::LDS_1A1D' data-ref="R600_InstFlag::TIF::LDS_1A1D">LDS_1A1D</a>) |</td></tr>
<tr><th id="152">152</th><td>          (<a class="local col5 ref" href="#25TargetFlags" title='TargetFlags' data-ref="25TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::LDS_1A2D" title='R600_InstFlag::TIF::LDS_1A2D' data-ref="R600_InstFlag::TIF::LDS_1A2D">LDS_1A2D</a>));</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj" title='llvm::R600InstrInfo::isLDSRetInstr' data-ref="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj">isLDSRetInstr</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26Opcode" title='Opcode' data-type='unsigned int' data-ref="26Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="156">156</th><td>  <b>return</b> isLDSInstr(Opcode) &amp;&amp; getOperandIdx(Opcode, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;dst&apos; in namespace &apos;OpName&apos;">dst</span>) != -<var>1</var>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE" title='llvm::R600InstrInfo::canBeConsideredALU' data-ref="_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE">canBeConsideredALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="27MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</a>(<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>) || <a class="member" href="#_ZNK4llvm13R600InstrInfo8isCubeOpEj" title='llvm::R600InstrInfo::isCubeOp' data-ref="_ZNK4llvm13R600InstrInfo8isCubeOpEj">isCubeOp</a>(<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="164">164</th><td>  <b>switch</b> (<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_X&apos; in namespace &apos;llvm::R600&apos;">PRED_X</span>:</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_PAIR_XY&apos; in namespace &apos;llvm::R600&apos;">INTERP_PAIR_XY</span>:</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_PAIR_ZW&apos; in namespace &apos;llvm::R600&apos;">INTERP_PAIR_ZW</span>:</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_VEC_LOAD&apos; in namespace &apos;llvm::R600&apos;">INTERP_VEC_LOAD</span>:</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;TargetOpcode::COPY&apos;?">R600</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;DOT_4&apos; in namespace &apos;llvm::R600&apos;">DOT_4</span>:</td></tr>
<tr><th id="171">171</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="172">172</th><td>  <b>default</b>:</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td>}</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo11isTransOnlyEj" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyEj">isTransOnly</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="28Opcode" title='Opcode' data-type='unsigned int' data-ref="28Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="178">178</th><td>  <b>if</b> (<a class="member" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12hasCaymanISAEv" title='llvm::R600Subtarget::hasCaymanISA' data-ref="_ZNK4llvm13R600Subtarget12hasCaymanISAEv">hasCaymanISA</a>())</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="180">180</th><td>  <b>return</b> (<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).getSchedClass() == <span class='error' title="no member named &apos;Sched&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;Sched&apos;?">R600</span>::Sched::<span class='error' title="no member named &apos;TransALU&apos; in namespace &apos;llvm::Sched&apos;">TransALU</span>);</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE">isTransOnly</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="29MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="184">184</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm13R600InstrInfo11isTransOnlyEj" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyEj">isTransOnly</a>(<a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj">isVectorOnly</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30Opcode" title='Opcode' data-type='unsigned int' data-ref="30Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="188">188</th><td>  <b>return</b> (<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).getSchedClass() == <span class='error' title="no member named &apos;Sched&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;Sched&apos;?">R600</span>::Sched::<span class='error' title="no member named &apos;VecALU&apos; in namespace &apos;llvm::Sched&apos;">VecALU</span>);</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE">isVectorOnly</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="192">192</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm13R600InstrInfo12isVectorOnlyEj" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj">isVectorOnly</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="193">193</th><td>}</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo8isExportEj" title='llvm::R600InstrInfo::isExport' data-ref="_ZNK4llvm13R600InstrInfo8isExportEj">isExport</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="32Opcode" title='Opcode' data-type='unsigned int' data-ref="32Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> (<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags &amp; R600_InstFlag::IS_EXPORT);</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="33Opcode" title='Opcode' data-type='unsigned int' data-ref="33Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> ST.hasVertexCache() &amp;&amp; <a class="macro" href="R600Defines.h.html#61" title="((get(Opcode)).TSFlags &amp; R600_InstFlag::VTX_INST)" data-ref="_M/IS_VTX">IS_VTX</a>(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo15usesVertexCacheERKNS_12MachineInstrE" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheERKNS_12MachineInstrE">usesVertexCache</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="34MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="204">204</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="35MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="35MF">MF</dfn> = <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="205">205</th><td>  <b>return</b> !<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj">isCompute</a>(<a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) &amp;&amp;</td></tr>
<tr><th id="206">206</th><td>         <a class="member" href="#_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</a>(<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj">usesTextureCache</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="36Opcode" title='Opcode' data-type='unsigned int' data-ref="36Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="210">210</th><td>  <b>return</b> (!ST.hasVertexCache() &amp;&amp; <a class="macro" href="R600Defines.h.html#61" title="((get(Opcode)).TSFlags &amp; R600_InstFlag::VTX_INST)" data-ref="_M/IS_VTX">IS_VTX</a>(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode))) || <a class="macro" href="R600Defines.h.html#62" title="((get(Opcode)).TSFlags &amp; R600_InstFlag::TEX_INST)" data-ref="_M/IS_TEX">IS_TEX</a>(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo16usesTextureCacheERKNS_12MachineInstrE" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheERKNS_12MachineInstrE">usesTextureCache</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="37MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="214">214</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="38MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="38MF">MF</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="215">215</th><td>  <b>return</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj">isCompute</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) &amp;&amp;</td></tr>
<tr><th id="216">216</th><td>          <a class="member" href="#_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) ||</td></tr>
<tr><th id="217">217</th><td>          <a class="member" href="#_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj">usesTextureCache</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo18mustBeLastInClauseEj" title='llvm::R600InstrInfo::mustBeLastInClause' data-ref="_ZNK4llvm13R600InstrInfo18mustBeLastInClauseEj">mustBeLastInClause</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="39Opcode" title='Opcode' data-type='unsigned int' data-ref="39Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="221">221</th><td>  <b>switch</b> (<a class="local col9 ref" href="#39Opcode" title='Opcode' data-ref="39Opcode">Opcode</a>) {</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;KILLGT&apos; in namespace &apos;llvm::R600&apos;">KILLGT</span>:</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;GROUP_BARRIER&apos; in namespace &apos;llvm::R600&apos;">GROUP_BARRIER</span>:</td></tr>
<tr><th id="224">224</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="225">225</th><td>  <b>default</b>:</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>  }</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::usesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE">usesAddressRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="40MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="231">231</th><td>  <b>return</b> MI.findRegisterUseOperandIdx(R600::<span class='error' title="no member named &apos;AR_X&apos; in namespace &apos;llvm::R600&apos;">AR_X</span>, <b>false</b>, &amp;RI) != -<var>1</var>;</td></tr>
<tr><th id="232">232</th><td>}</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::definesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE">definesAddressRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="41MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>  <b>return</b> MI.findRegisterDefOperandIdx(R600::<span class='error' title="no member named &apos;AR_X&apos; in namespace &apos;llvm::R600&apos;">AR_X</span>, <b>false</b>, <b>false</b>, &amp;RI) != -<var>1</var>;</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE" title='llvm::R600InstrInfo::readsLDSSrcReg' data-ref="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE">readsLDSSrcReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="42MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="239">239</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a> <dfn class="local col3 decl" id="43I" title='I' data-type='MachineInstr::const_mop_iterator' data-ref="43I">I</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="243">243</th><td>                                        <dfn class="local col4 decl" id="44E" title='E' data-type='MachineInstr::const_mop_iterator' data-ref="44E">E</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>();</td></tr>
<tr><th id="244">244</th><td>       <a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a> != <a class="local col4 ref" href="#44E" title='E' data-ref="44E">E</a>; ++<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>) {</td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (!<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() ||</td></tr>
<tr><th id="246">246</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="247">247</th><td>      <b>continue</b>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <b>if</b> (R600::<span class='error' title="no member named &apos;R600_LDS_SRC_REGRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_LDS_SRC_REGRegClass</span>.contains(I-&gt;getReg()))</td></tr>
<tr><th id="250">250</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo9getSelIdxEjj" title='llvm::R600InstrInfo::getSelIdx' data-ref="_ZNK4llvm13R600InstrInfo9getSelIdxEjj">getSelIdx</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45Opcode" title='Opcode' data-type='unsigned int' data-ref="45Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="46SrcIdx">SrcIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="256">256</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="47SrcSelTable" title='SrcSelTable' data-type='const unsigned int [][2]' data-ref="47SrcSelTable">SrcSelTable</dfn>[][<var>2</var>] = {</td></tr>
<tr><th id="257">257</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel},</td></tr>
<tr><th id="258">258</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel},</td></tr>
<tr><th id="259">259</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src2, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src2_sel},</td></tr>
<tr><th id="260">260</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_X, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_X},</td></tr>
<tr><th id="261">261</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_Y, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_Y},</td></tr>
<tr><th id="262">262</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_Z, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_Z},</td></tr>
<tr><th id="263">263</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_W, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_W},</td></tr>
<tr><th id="264">264</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_X, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_X},</td></tr>
<tr><th id="265">265</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_Y, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_Y},</td></tr>
<tr><th id="266">266</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_Z, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_Z},</td></tr>
<tr><th id="267">267</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_W, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_W}</td></tr>
<tr><th id="268">268</th><td>  };</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;Row : <span class='error' title="cannot use incomplete type &apos;const unsigned int [][2]&apos; as a range">SrcSelTable</span>) {</td></tr>
<tr><th id="271">271</th><td>    <b>if</b> (getOperandIdx(Opcode, Row[<var>0</var>]) == (<em>int</em>)SrcIdx) {</td></tr>
<tr><th id="272">272</th><td>      <b>return</b> getOperandIdx(Opcode, Row[<var>1</var>]);</td></tr>
<tr><th id="273">273</th><td>    }</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;, <var>3</var>&gt;</td></tr>
<tr><th id="279">279</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" title='llvm::R600InstrInfo::getSrcs' data-ref="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE">getSrcs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="48MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="280">280</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;, <var>3</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="49Result" title='Result' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;, 3&gt;' data-ref="49Result">Result</dfn>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (MI.getOpcode() == R600::<span class='error' title="no member named &apos;DOT_4&apos; in namespace &apos;llvm::R600&apos;">DOT_4</span>) {</td></tr>
<tr><th id="283">283</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="50OpTable" title='OpTable' data-type='const unsigned int [8][2]' data-ref="50OpTable">OpTable</dfn>[<var>8</var>][<var>2</var>] = {</td></tr>
<tr><th id="284">284</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_X, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_X},</td></tr>
<tr><th id="285">285</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_Y, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_Y},</td></tr>
<tr><th id="286">286</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_Z, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_Z},</td></tr>
<tr><th id="287">287</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_W, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel_W},</td></tr>
<tr><th id="288">288</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_X, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_X},</td></tr>
<tr><th id="289">289</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_Y, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_Y},</td></tr>
<tr><th id="290">290</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_Z, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_Z},</td></tr>
<tr><th id="291">291</th><td>      {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_W, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel_W},</td></tr>
<tr><th id="292">292</th><td>    };</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="51j" title='j' data-type='unsigned int' data-ref="51j">j</dfn> = <var>0</var>; <a class="local col1 ref" href="#51j" title='j' data-ref="51j">j</a> &lt; <var>8</var>; <a class="local col1 ref" href="#51j" title='j' data-ref="51j">j</a>++) {</td></tr>
<tr><th id="295">295</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="52MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="52MO">MO</dfn> =</td></tr>
<tr><th id="296">296</th><td>          <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col0 ref" href="#50OpTable" title='OpTable' data-ref="50OpTable">OpTable</a>[<a class="local col1 ref" href="#51j" title='j' data-ref="51j">j</a>][<var>0</var>]));</td></tr>
<tr><th id="297">297</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="53Reg" title='Reg' data-type='unsigned int' data-ref="53Reg">Reg</dfn> = <a class="local col2 ref" href="#52MO" title='MO' data-ref="52MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="298">298</th><td>      <b>if</b> (Reg == R600::<span class='error' title="no member named &apos;ALU_CONST&apos; in namespace &apos;llvm::R600&apos;">ALU_CONST</span>) {</td></tr>
<tr><th id="299">299</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="54Sel" title='Sel' data-type='llvm::MachineOperand &amp;' data-ref="54Sel">Sel</dfn> =</td></tr>
<tr><th id="300">300</th><td>            <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col0 ref" href="#50OpTable" title='OpTable' data-ref="50OpTable">OpTable</a>[<a class="local col1 ref" href="#51j" title='j' data-ref="51j">j</a>][<var>1</var>]));</td></tr>
<tr><th id="301">301</th><td>        <a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col2 ref" href="#52MO" title='MO' data-ref="52MO">MO</a>, <a class="local col4 ref" href="#54Sel" title='Sel' data-ref="54Sel">Sel</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="302">302</th><td>        <b>continue</b>;</td></tr>
<tr><th id="303">303</th><td>      }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>;</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="55OpTable" title='OpTable' data-type='const unsigned int [3][2]' data-ref="55OpTable">OpTable</dfn>[<var>3</var>][<var>2</var>] = {</td></tr>
<tr><th id="310">310</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel},</td></tr>
<tr><th id="311">311</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel},</td></tr>
<tr><th id="312">312</th><td>    {R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src2, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src2_sel},</td></tr>
<tr><th id="313">313</th><td>  };</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="56j" title='j' data-type='unsigned int' data-ref="56j">j</dfn> = <var>0</var>; <a class="local col6 ref" href="#56j" title='j' data-ref="56j">j</a> &lt; <var>3</var>; <a class="local col6 ref" href="#56j" title='j' data-ref="56j">j</a>++) {</td></tr>
<tr><th id="316">316</th><td>    <em>int</em> <dfn class="local col7 decl" id="57SrcIdx" title='SrcIdx' data-type='int' data-ref="57SrcIdx">SrcIdx</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#55OpTable" title='OpTable' data-ref="55OpTable">OpTable</a>[<a class="local col6 ref" href="#56j" title='j' data-ref="56j">j</a>][<var>0</var>]);</td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (<a class="local col7 ref" href="#57SrcIdx" title='SrcIdx' data-ref="57SrcIdx">SrcIdx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="318">318</th><td>      <b>break</b>;</td></tr>
<tr><th id="319">319</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="58MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="58MO">MO</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#57SrcIdx" title='SrcIdx' data-ref="57SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="320">320</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59Reg" title='Reg' data-type='unsigned int' data-ref="59Reg">Reg</dfn> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (Reg == R600::<span class='error' title="no member named &apos;ALU_CONST&apos; in namespace &apos;llvm::R600&apos;">ALU_CONST</span>) {</td></tr>
<tr><th id="322">322</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="60Sel" title='Sel' data-type='llvm::MachineOperand &amp;' data-ref="60Sel">Sel</dfn> =</td></tr>
<tr><th id="323">323</th><td>          <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#55OpTable" title='OpTable' data-ref="55OpTable">OpTable</a>[<a class="local col6 ref" href="#56j" title='j' data-ref="56j">j</a>][<var>1</var>]));</td></tr>
<tr><th id="324">324</th><td>      <a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>, <a class="local col0 ref" href="#60Sel" title='Sel' data-ref="60Sel">Sel</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="325">325</th><td>      <b>continue</b>;</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (Reg == R600::<span class='error' title="no member named &apos;ALU_LITERAL_X&apos; in namespace &apos;llvm::R600&apos;">ALU_LITERAL_X</span>) {</td></tr>
<tr><th id="328">328</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="61Operand" title='Operand' data-type='llvm::MachineOperand &amp;' data-ref="61Operand">Operand</dfn> =</td></tr>
<tr><th id="329">329</th><td>          MI.getOperand(getOperandIdx(MI.getOpcode(), R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::literal));</td></tr>
<tr><th id="330">330</th><td>      <b>if</b> (<a class="local col1 ref" href="#61Operand" title='Operand' data-ref="61Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="331">331</th><td>        <a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>, <a class="local col1 ref" href="#61Operand" title='Operand' data-ref="61Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="332">332</th><td>        <b>continue</b>;</td></tr>
<tr><th id="333">333</th><td>      }</td></tr>
<tr><th id="334">334</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Operand.isGlobal()) ? void (0) : __assert_fail (&quot;Operand.isGlobal()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 334, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61Operand" title='Operand' data-ref="61Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>());</td></tr>
<tr><th id="335">335</th><td>    }</td></tr>
<tr><th id="336">336</th><td>    <a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>, <var>0</var>));</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td>  <b>return</b> <a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>;</td></tr>
<tr><th id="339">339</th><td>}</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;</td></tr>
<tr><th id="342">342</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;ExtractSrcs&apos; does not match any declaration in &apos;llvm::R600InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj" title='llvm::R600InstrInfo::ExtractSrcs' data-ref="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj">ExtractSrcs</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn>,</td></tr>
<tr><th id="343">343</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="63PV" title='PV' data-type='const DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="63PV">PV</dfn>,</td></tr>
<tr><th id="344">344</th><td>                           <em>unsigned</em> &amp;<dfn class="local col4 decl" id="64ConstCount" title='ConstCount' data-type='unsigned int &amp;' data-ref="64ConstCount">ConstCount</dfn>) <em>const</em> {</td></tr>
<tr><th id="345">345</th><td>  <a class="local col4 ref" href="#64ConstCount" title='ConstCount' data-ref="64ConstCount">ConstCount</a> = <var>0</var>;</td></tr>
<tr><th id="346">346</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt; <dfn class="local col5 decl" id="65DummyPair" title='DummyPair' data-type='const std::pair&lt;int, unsigned int&gt;' data-ref="65DummyPair">DummyPair</dfn><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a>-<var>1</var>, <var>0</var>);</td></tr>
<tr><th id="347">347</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="66Result" title='Result' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt;' data-ref="66Result">Result</dfn>;</td></tr>
<tr><th id="348">348</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67i" title='i' data-type='unsigned int' data-ref="67i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="349">349</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="68Src" title='Src' data-type='const std::pair&lt;llvm::MachineOperand *, long&gt; &amp;' data-ref="68Src">Src</dfn> : <a class="member" href="#_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" title='llvm::R600InstrInfo::getSrcs' data-ref="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE">getSrcs</a>(<span class='refarg'><a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a></span>)) {</td></tr>
<tr><th id="350">350</th><td>    ++<a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a>;</td></tr>
<tr><th id="351">351</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="69Reg" title='Reg' data-type='unsigned int' data-ref="69Reg">Reg</dfn> = <a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="352">352</th><td>    <em>int</em> <dfn class="local col0 decl" id="70Index" title='Index' data-type='int' data-ref="70Index">Index</dfn> = RI.getEncodingValue(Reg) &amp; <var>0xff</var>;</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (Reg == R600::<span class='error' title="no member named &apos;OQAP&apos; in namespace &apos;llvm::R600&apos;">OQAP</span>) {</td></tr>
<tr><th id="354">354</th><td>      <a class="local col6 ref" href="#66Result" title='Result' data-ref="66Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#70Index" title='Index' data-ref="70Index">Index</a></span>, <var>0U</var>));</td></tr>
<tr><th id="355">355</th><td>    }</td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="local col3 ref" href="#63PV" title='PV' data-ref="63PV">PV</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#69Reg" title='Reg' data-ref="69Reg">Reg</a>) <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col3 ref" href="#63PV" title='PV' data-ref="63PV">PV</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="357">357</th><td>      <i>// 255 is used to tells its a PS/PV reg</i></td></tr>
<tr><th id="358">358</th><td>      <a class="local col6 ref" href="#66Result" title='Result' data-ref="66Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>255</var>, <var>0U</var>));</td></tr>
<tr><th id="359">359</th><td>      <b>continue</b>;</td></tr>
<tr><th id="360">360</th><td>    }</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<a class="local col0 ref" href="#70Index" title='Index' data-ref="70Index">Index</a> &gt; <var>127</var>) {</td></tr>
<tr><th id="362">362</th><td>      <a class="local col4 ref" href="#64ConstCount" title='ConstCount' data-ref="64ConstCount">ConstCount</a>++;</td></tr>
<tr><th id="363">363</th><td>      <a class="local col6 ref" href="#66Result" title='Result' data-ref="66Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#65DummyPair" title='DummyPair' data-ref="65DummyPair">DummyPair</a>);</td></tr>
<tr><th id="364">364</th><td>      <b>continue</b>;</td></tr>
<tr><th id="365">365</th><td>    }</td></tr>
<tr><th id="366">366</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="71Chan" title='Chan' data-type='unsigned int' data-ref="71Chan">Chan</dfn> = RI.getHWRegChan(Reg);</td></tr>
<tr><th id="367">367</th><td>    <a class="local col6 ref" href="#66Result" title='Result' data-ref="66Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#70Index" title='Index' data-ref="70Index">Index</a></span>, <span class='refarg'><a class="local col1 ref" href="#71Chan" title='Chan' data-ref="71Chan">Chan</a></span>));</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td>  <b>for</b> (; <a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a> &lt; <var>3</var>; ++<a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a>)</td></tr>
<tr><th id="370">370</th><td>    <a class="local col6 ref" href="#66Result" title='Result' data-ref="66Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#65DummyPair" title='DummyPair' data-ref="65DummyPair">DummyPair</a>);</td></tr>
<tr><th id="371">371</th><td>  <b>return</b> <a class="local col6 ref" href="#66Result" title='Result' data-ref="66Result">Result</a>;</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;</td></tr>
<tr><th id="375">375</th><td><dfn class="tu decl def" id="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE" title='Swizzle' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; Swizzle(std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; Src, R600InstrInfo::BankSwizzle Swz)' data-ref="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE">Swizzle</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; <dfn class="local col2 decl" id="72Src" title='Src' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt;' data-ref="72Src">Src</dfn>,</td></tr>
<tr><th id="376">376</th><td>        <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col3 decl" id="73Swz" title='Swz' data-type='R600InstrInfo::BankSwizzle' data-ref="73Swz">Swz</dfn>) {</td></tr>
<tr><th id="377">377</th><td>  <b>if</b> (<a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSteqRKSt4pairIT_T0_ES4_" title='std::operator==' data-ref="_ZSteqRKSt4pairIT_T0_ES4_">==</a> <a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="378">378</th><td>    <a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> = -<var>1</var>;</td></tr>
<tr><th id="379">379</th><td>  <b>switch</b> (<a class="local col3 ref" href="#73Swz" title='Swz' data-ref="73Swz">Swz</a>) {</td></tr>
<tr><th id="380">380</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>:</td></tr>
<tr><th id="381">381</th><td>    <b>break</b>;</td></tr>
<tr><th id="382">382</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>:</td></tr>
<tr><th id="383">383</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt4swapRSt4pairIT_T0_ES3_" title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>2</var>]</a></span>);</td></tr>
<tr><th id="384">384</th><td>    <b>break</b>;</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221">ALU_VEC_102_SCL_221</a>:</td></tr>
<tr><th id="386">386</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt4swapRSt4pairIT_T0_ES3_" title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="387">387</th><td>    <b>break</b>;</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212">ALU_VEC_120_SCL_212</a>:</td></tr>
<tr><th id="389">389</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt4swapRSt4pairIT_T0_ES3_" title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="390">390</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt4swapRSt4pairIT_T0_ES3_" title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>2</var>]</a></span>);</td></tr>
<tr><th id="391">391</th><td>    <b>break</b>;</td></tr>
<tr><th id="392">392</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_201" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_201' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_201">ALU_VEC_201</a>:</td></tr>
<tr><th id="393">393</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt4swapRSt4pairIT_T0_ES3_" title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>2</var>]</a></span>);</td></tr>
<tr><th id="394">394</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt4swapRSt4pairIT_T0_ES3_" title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="395">395</th><td>    <b>break</b>;</td></tr>
<tr><th id="396">396</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210">ALU_VEC_210</a>:</td></tr>
<tr><th id="397">397</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt4swapRSt4pairIT_T0_ES3_" title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>2</var>]</a></span>);</td></tr>
<tr><th id="398">398</th><td>    <b>break</b>;</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td>  <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EOSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EOSt6vectorIT_T0_E"></a><a class="local col2 ref" href="#72Src" title='Src' data-ref="72Src">Src</a>;</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" title='getTransSwizzle' data-type='unsigned int getTransSwizzle(R600InstrInfo::BankSwizzle Swz, unsigned int Op)' data-ref="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj">getTransSwizzle</dfn>(<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col4 decl" id="74Swz" title='Swz' data-type='R600InstrInfo::BankSwizzle' data-ref="74Swz">Swz</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75Op" title='Op' data-type='unsigned int' data-ref="75Op">Op</dfn>) {</td></tr>
<tr><th id="404">404</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &lt; 3 &amp;&amp; &quot;Out of range swizzle index&quot;) ? void (0) : __assert_fail (&quot;Op &lt; 3 &amp;&amp; \&quot;Out of range swizzle index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 404, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a> &lt; <var>3</var> &amp;&amp; <q>"Out of range swizzle index"</q>);</td></tr>
<tr><th id="405">405</th><td>  <b>switch</b> (<a class="local col4 ref" href="#74Swz" title='Swz' data-ref="74Swz">Swz</a>) {</td></tr>
<tr><th id="406">406</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>: {</td></tr>
<tr><th id="407">407</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="76Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="76Cycles">Cycles</dfn>[<var>3</var>] = { <var>2</var>, <var>1</var>, <var>0</var>};</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <a class="local col6 ref" href="#76Cycles" title='Cycles' data-ref="76Cycles">Cycles</a>[<a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>];</td></tr>
<tr><th id="409">409</th><td>  }</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>: {</td></tr>
<tr><th id="411">411</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="77Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="77Cycles">Cycles</dfn>[<var>3</var>] = { <var>1</var>, <var>2</var>, <var>2</var>};</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> <a class="local col7 ref" href="#77Cycles" title='Cycles' data-ref="77Cycles">Cycles</a>[<a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>];</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212">ALU_VEC_120_SCL_212</a>: {</td></tr>
<tr><th id="415">415</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="78Cycles">Cycles</dfn>[<var>3</var>] = { <var>2</var>, <var>1</var>, <var>2</var>};</td></tr>
<tr><th id="416">416</th><td>    <b>return</b> <a class="local col8 ref" href="#78Cycles" title='Cycles' data-ref="78Cycles">Cycles</a>[<a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>];</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221">ALU_VEC_102_SCL_221</a>: {</td></tr>
<tr><th id="419">419</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="79Cycles">Cycles</dfn>[<var>3</var>] = { <var>2</var>, <var>2</var>, <var>1</var>};</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <a class="local col9 ref" href="#79Cycles" title='Cycles' data-ref="79Cycles">Cycles</a>[<a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>];</td></tr>
<tr><th id="421">421</th><td>  }</td></tr>
<tr><th id="422">422</th><td>  <b>default</b>:</td></tr>
<tr><th id="423">423</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Wrong Swizzle for Trans Slot&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 423)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Wrong Swizzle for Trans Slot"</q>);</td></tr>
<tr><th id="424">424</th><td>  }</td></tr>
<tr><th id="425">425</th><td>}</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i class="doc">/// returns how many MIs (whose inputs are represented by IGSrcs) can be packed</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">/// in the same Instruction Group while meeting read port limitations given a</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">/// Swz swizzle sequence.</i></td></tr>
<tr><th id="430">430</th><td><em>unsigned</em>  <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;isLegalUpTo&apos; does not match any declaration in &apos;llvm::R600InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" title='llvm::R600InstrInfo::isLegalUpTo' data-ref="_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_">isLegalUpTo</dfn></span>(</td></tr>
<tr><th id="431">431</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;&gt; &amp;<dfn class="local col0 decl" id="80IGSrcs" title='IGSrcs' data-type='const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt; &amp;' data-ref="80IGSrcs">IGSrcs</dfn>,</td></tr>
<tr><th id="432">432</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col1 decl" id="81Swz" title='Swz' data-type='const std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;' data-ref="81Swz">Swz</dfn>,</td></tr>
<tr><th id="433">433</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col2 decl" id="82TransSrcs" title='TransSrcs' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="82TransSrcs">TransSrcs</dfn>,</td></tr>
<tr><th id="434">434</th><td>    <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col3 decl" id="83TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="83TransSwz">TransSwz</dfn>) <em>const</em> {</td></tr>
<tr><th id="435">435</th><td>  <em>int</em> <dfn class="local col4 decl" id="84Vector" title='Vector' data-type='int [4][3]' data-ref="84Vector">Vector</dfn>[<var>4</var>][<var>3</var>];</td></tr>
<tr><th id="436">436</th><td>  <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>, -<var>1</var>, <b>sizeof</b>(<a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>));</td></tr>
<tr><th id="437">437</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="85i" title='i' data-type='unsigned int' data-ref="85i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="86e" title='e' data-type='unsigned int' data-ref="86e">e</dfn> = <a class="local col0 ref" href="#80IGSrcs" title='IGSrcs' data-ref="80IGSrcs">IGSrcs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a> &lt; <a class="local col6 ref" href="#86e" title='e' data-ref="86e">e</a>; <a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>++) {</td></tr>
<tr><th id="438">438</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col7 decl" id="87Srcs" title='Srcs' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="87Srcs">Srcs</dfn> =</td></tr>
<tr><th id="439">439</th><td>        <a class="tu ref" href="#_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE" title='Swizzle' data-use='c' data-ref="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE">Swizzle</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="local col0 ref" href="#80IGSrcs" title='IGSrcs' data-ref="80IGSrcs">IGSrcs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]</a>, <a class="local col1 ref" href="#81Swz" title='Swz' data-ref="81Swz">Swz</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]</a>);</td></tr>
<tr><th id="440">440</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="88j" title='j' data-type='unsigned int' data-ref="88j">j</dfn> = <var>0</var>; <a class="local col8 ref" href="#88j" title='j' data-ref="88j">j</a> &lt; <var>3</var>; <a class="local col8 ref" href="#88j" title='j' data-ref="88j">j</a>++) {</td></tr>
<tr><th id="441">441</th><td>      <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="89Src" title='Src' data-type='const std::pair&lt;int, unsigned int&gt; &amp;' data-ref="89Src">Src</dfn> = <a class="local col7 ref" href="#87Srcs" title='Srcs' data-ref="87Srcs">Srcs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col8 ref" href="#88j" title='j' data-ref="88j">j</a>]</a>;</td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (<a class="local col9 ref" href="#89Src" title='Src' data-ref="89Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &lt; <var>0</var> || <a class="local col9 ref" href="#89Src" title='Src' data-ref="89Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <var>255</var>)</td></tr>
<tr><th id="443">443</th><td>        <b>continue</b>;</td></tr>
<tr><th id="444">444</th><td>      <b>if</b> (Src.first == <a class="macro" href="R600Defines.h.html#59" title="((RI.getEncodingValue(R600::OQAP)) &amp; 0x1ff)" data-ref="_M/GET_REG_INDEX">GET_REG_INDEX</a>(RI.getEncodingValue(R600::<span class='error' title="no member named &apos;OQAP&apos; in namespace &apos;llvm::R600&apos;">OQAP</span>))) {</td></tr>
<tr><th id="445">445</th><td>        <b>if</b> (<a class="local col1 ref" href="#81Swz" title='Swz' data-ref="81Swz">Swz</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]</a> != <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a> &amp;&amp;</td></tr>
<tr><th id="446">446</th><td>            <a class="local col1 ref" href="#81Swz" title='Swz' data-ref="81Swz">Swz</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]</a> != <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>) {</td></tr>
<tr><th id="447">447</th><td>            <i>// The value from output queue A (denoted by register OQAP) can</i></td></tr>
<tr><th id="448">448</th><td><i>            // only be fetched during the first cycle.</i></td></tr>
<tr><th id="449">449</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="450">450</th><td>        }</td></tr>
<tr><th id="451">451</th><td>        <i>// OQAP does not count towards the normal read port restrictions</i></td></tr>
<tr><th id="452">452</th><td>        <b>continue</b>;</td></tr>
<tr><th id="453">453</th><td>      }</td></tr>
<tr><th id="454">454</th><td>      <b>if</b> (<a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>[<a class="local col9 ref" href="#89Src" title='Src' data-ref="89Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>][<a class="local col8 ref" href="#88j" title='j' data-ref="88j">j</a>] &lt; <var>0</var>)</td></tr>
<tr><th id="455">455</th><td>        <a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>[<a class="local col9 ref" href="#89Src" title='Src' data-ref="89Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>][<a class="local col8 ref" href="#88j" title='j' data-ref="88j">j</a>] = <a class="local col9 ref" href="#89Src" title='Src' data-ref="89Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="456">456</th><td>      <b>if</b> (<a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>[<a class="local col9 ref" href="#89Src" title='Src' data-ref="89Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>][<a class="local col8 ref" href="#88j" title='j' data-ref="88j">j</a>] != <a class="local col9 ref" href="#89Src" title='Src' data-ref="89Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="457">457</th><td>        <b>return</b> <a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>;</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td>  <i>// Now check Trans Alu</i></td></tr>
<tr><th id="461">461</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="90i" title='i' data-type='unsigned int' data-ref="90i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="91e" title='e' data-type='unsigned int' data-ref="91e">e</dfn> = <a class="local col2 ref" href="#82TransSrcs" title='TransSrcs' data-ref="82TransSrcs">TransSrcs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col0 ref" href="#90i" title='i' data-ref="90i">i</a> &lt; <a class="local col1 ref" href="#91e" title='e' data-ref="91e">e</a>; ++<a class="local col0 ref" href="#90i" title='i' data-ref="90i">i</a>) {</td></tr>
<tr><th id="462">462</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="92Src" title='Src' data-type='const std::pair&lt;int, unsigned int&gt; &amp;' data-ref="92Src">Src</dfn> = <a class="local col2 ref" href="#82TransSrcs" title='TransSrcs' data-ref="82TransSrcs">TransSrcs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#90i" title='i' data-ref="90i">i</a>]</a>;</td></tr>
<tr><th id="463">463</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="93Cycle" title='Cycle' data-type='unsigned int' data-ref="93Cycle">Cycle</dfn> = <a class="tu ref" href="#_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" title='getTransSwizzle' data-use='c' data-ref="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj">getTransSwizzle</a>(<a class="local col3 ref" href="#83TransSwz" title='TransSwz' data-ref="83TransSwz">TransSwz</a>, <a class="local col0 ref" href="#90i" title='i' data-ref="90i">i</a>);</td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Src" title='Src' data-ref="92Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &lt; <var>0</var>)</td></tr>
<tr><th id="465">465</th><td>      <b>continue</b>;</td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Src" title='Src' data-ref="92Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <var>255</var>)</td></tr>
<tr><th id="467">467</th><td>      <b>continue</b>;</td></tr>
<tr><th id="468">468</th><td>    <b>if</b> (<a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>[<a class="local col2 ref" href="#92Src" title='Src' data-ref="92Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>][<a class="local col3 ref" href="#93Cycle" title='Cycle' data-ref="93Cycle">Cycle</a>] &lt; <var>0</var>)</td></tr>
<tr><th id="469">469</th><td>      <a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>[<a class="local col2 ref" href="#92Src" title='Src' data-ref="92Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>][<a class="local col3 ref" href="#93Cycle" title='Cycle' data-ref="93Cycle">Cycle</a>] = <a class="local col2 ref" href="#92Src" title='Src' data-ref="92Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="470">470</th><td>    <b>if</b> (<a class="local col4 ref" href="#84Vector" title='Vector' data-ref="84Vector">Vector</a>[<a class="local col2 ref" href="#92Src" title='Src' data-ref="92Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>][<a class="local col3 ref" href="#93Cycle" title='Cycle' data-ref="93Cycle">Cycle</a>] != <a class="local col2 ref" href="#92Src" title='Src' data-ref="92Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="471">471</th><td>      <b>return</b> <a class="local col0 ref" href="#80IGSrcs" title='IGSrcs' data-ref="80IGSrcs">IGSrcs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() - <var>1</var>;</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <a class="local col0 ref" href="#80IGSrcs" title='IGSrcs' data-ref="80IGSrcs">IGSrcs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i class="doc" data-doc="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">/// Given a swizzle sequence SwzCandidate and an index Idx, returns the next</i></td></tr>
<tr><th id="477">477</th><td><i class="doc" data-doc="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">/// (in lexicographic term) swizzle sequence assuming that all swizzles after</i></td></tr>
<tr><th id="478">478</th><td><i class="doc" data-doc="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">/// Idx can be skipped</i></td></tr>
<tr><th id="479">479</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="480">480</th><td><dfn class="tu decl def" id="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj" title='NextPossibleSolution' data-type='bool NextPossibleSolution(std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp; SwzCandidate, unsigned int Idx)' data-ref="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">NextPossibleSolution</dfn>(</td></tr>
<tr><th id="481">481</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col4 decl" id="94SwzCandidate" title='SwzCandidate' data-type='std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;' data-ref="94SwzCandidate">SwzCandidate</dfn>,</td></tr>
<tr><th id="482">482</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="95Idx" title='Idx' data-type='unsigned int' data-ref="95Idx">Idx</dfn>) {</td></tr>
<tr><th id="483">483</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; SwzCandidate.size()) ? void (0) : __assert_fail (&quot;Idx &lt; SwzCandidate.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#95Idx" title='Idx' data-ref="95Idx">Idx</a> &lt; <a class="local col4 ref" href="#94SwzCandidate" title='SwzCandidate' data-ref="94SwzCandidate">SwzCandidate</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="484">484</th><td>  <em>int</em> <dfn class="local col6 decl" id="96ResetIdx" title='ResetIdx' data-type='int' data-ref="96ResetIdx">ResetIdx</dfn> = <a class="local col5 ref" href="#95Idx" title='Idx' data-ref="95Idx">Idx</a>;</td></tr>
<tr><th id="485">485</th><td>  <b>while</b> (<a class="local col6 ref" href="#96ResetIdx" title='ResetIdx' data-ref="96ResetIdx">ResetIdx</a> &gt; -<var>1</var> &amp;&amp; <a class="local col4 ref" href="#94SwzCandidate" title='SwzCandidate' data-ref="94SwzCandidate">SwzCandidate</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#96ResetIdx" title='ResetIdx' data-ref="96ResetIdx">ResetIdx</a>]</a> == <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210">ALU_VEC_210</a>)</td></tr>
<tr><th id="486">486</th><td>    <a class="local col6 ref" href="#96ResetIdx" title='ResetIdx' data-ref="96ResetIdx">ResetIdx</a> --;</td></tr>
<tr><th id="487">487</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="97i" title='i' data-type='unsigned int' data-ref="97i">i</dfn> = <a class="local col6 ref" href="#96ResetIdx" title='ResetIdx' data-ref="96ResetIdx">ResetIdx</a> + <var>1</var>, <dfn class="local col8 decl" id="98e" title='e' data-type='unsigned int' data-ref="98e">e</dfn> = <a class="local col4 ref" href="#94SwzCandidate" title='SwzCandidate' data-ref="94SwzCandidate">SwzCandidate</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a> &lt; <a class="local col8 ref" href="#98e" title='e' data-ref="98e">e</a>; <a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a>++) {</td></tr>
<tr><th id="488">488</th><td>    <a class="local col4 ref" href="#94SwzCandidate" title='SwzCandidate' data-ref="94SwzCandidate">SwzCandidate</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a>]</a> = <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>;</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (<a class="local col6 ref" href="#96ResetIdx" title='ResetIdx' data-ref="96ResetIdx">ResetIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="492">492</th><td>  <em>int</em> <dfn class="local col9 decl" id="99NextSwizzle" title='NextSwizzle' data-type='int' data-ref="99NextSwizzle">NextSwizzle</dfn> = <a class="local col4 ref" href="#94SwzCandidate" title='SwzCandidate' data-ref="94SwzCandidate">SwzCandidate</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#96ResetIdx" title='ResetIdx' data-ref="96ResetIdx">ResetIdx</a>]</a> + <var>1</var>;</td></tr>
<tr><th id="493">493</th><td>  <a class="local col4 ref" href="#94SwzCandidate" title='SwzCandidate' data-ref="94SwzCandidate">SwzCandidate</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#96ResetIdx" title='ResetIdx' data-ref="96ResetIdx">ResetIdx</a>]</a> = (<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>)<a class="local col9 ref" href="#99NextSwizzle" title='NextSwizzle' data-ref="99NextSwizzle">NextSwizzle</a>;</td></tr>
<tr><th id="494">494</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="495">495</th><td>}</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i class="doc">/// Enumerate all possible Swizzle sequence to find one that can meet all</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">/// read port requirements.</i></td></tr>
<tr><th id="499">499</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;FindSwizzleForVectorSlot&apos; does not match any declaration in &apos;llvm::R600InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" title='llvm::R600InstrInfo::FindSwizzleForVectorSlot' data-ref="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_">FindSwizzleForVectorSlot</dfn></span>(</td></tr>
<tr><th id="500">500</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;&gt; &amp;<dfn class="local col0 decl" id="100IGSrcs" title='IGSrcs' data-type='const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt; &amp;' data-ref="100IGSrcs">IGSrcs</dfn>,</td></tr>
<tr><th id="501">501</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col1 decl" id="101SwzCandidate" title='SwzCandidate' data-type='std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;' data-ref="101SwzCandidate">SwzCandidate</dfn>,</td></tr>
<tr><th id="502">502</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col2 decl" id="102TransSrcs" title='TransSrcs' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="102TransSrcs">TransSrcs</dfn>,</td></tr>
<tr><th id="503">503</th><td>    <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col3 decl" id="103TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="103TransSwz">TransSwz</dfn>) <em>const</em> {</td></tr>
<tr><th id="504">504</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104ValidUpTo" title='ValidUpTo' data-type='unsigned int' data-ref="104ValidUpTo">ValidUpTo</dfn> = <var>0</var>;</td></tr>
<tr><th id="505">505</th><td>  <b>do</b> {</td></tr>
<tr><th id="506">506</th><td>    ValidUpTo = isLegalUpTo(IGSrcs, SwzCandidate, TransSrcs, TransSwz);</td></tr>
<tr><th id="507">507</th><td>    <b>if</b> (<a class="local col4 ref" href="#104ValidUpTo" title='ValidUpTo' data-ref="104ValidUpTo">ValidUpTo</a> == <a class="local col0 ref" href="#100IGSrcs" title='IGSrcs' data-ref="100IGSrcs">IGSrcs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="508">508</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="509">509</th><td>  } <b>while</b> (<a class="tu ref" href="#_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj" title='NextPossibleSolution' data-use='c' data-ref="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">NextPossibleSolution</a>(<span class='refarg'><a class="local col1 ref" href="#101SwzCandidate" title='SwzCandidate' data-ref="101SwzCandidate">SwzCandidate</a></span>, <a class="local col4 ref" href="#104ValidUpTo" title='ValidUpTo' data-ref="104ValidUpTo">ValidUpTo</a>));</td></tr>
<tr><th id="510">510</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="511">511</th><td>}</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i class="doc" data-doc="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">/// Instructions in Trans slot can't read gpr at cycle 0 if they also read</i></td></tr>
<tr><th id="514">514</th><td><i class="doc" data-doc="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">/// a const, and can't read a gpr at cycle 1 if they read 2 const.</i></td></tr>
<tr><th id="515">515</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="516">516</th><td><dfn class="tu decl def" id="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj" title='isConstCompatible' data-type='bool isConstCompatible(R600InstrInfo::BankSwizzle TransSwz, const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp; TransOps, unsigned int ConstCount)' data-ref="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">isConstCompatible</dfn>(<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col5 decl" id="105TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="105TransSwz">TransSwz</dfn>,</td></tr>
<tr><th id="517">517</th><td>                  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col6 decl" id="106TransOps" title='TransOps' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="106TransOps">TransOps</dfn>,</td></tr>
<tr><th id="518">518</th><td>                  <em>unsigned</em> <dfn class="local col7 decl" id="107ConstCount" title='ConstCount' data-type='unsigned int' data-ref="107ConstCount">ConstCount</dfn>) {</td></tr>
<tr><th id="519">519</th><td>  <i>// TransALU can't read 3 constants</i></td></tr>
<tr><th id="520">520</th><td>  <b>if</b> (<a class="local col7 ref" href="#107ConstCount" title='ConstCount' data-ref="107ConstCount">ConstCount</a> &gt; <var>2</var>)</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="522">522</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="108i" title='i' data-type='unsigned int' data-ref="108i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="109e" title='e' data-type='unsigned int' data-ref="109e">e</dfn> = <a class="local col6 ref" href="#106TransOps" title='TransOps' data-ref="106TransOps">TransOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a> &lt; <a class="local col9 ref" href="#109e" title='e' data-ref="109e">e</a>; ++<a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a>) {</td></tr>
<tr><th id="523">523</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="110Src" title='Src' data-type='const std::pair&lt;int, unsigned int&gt; &amp;' data-ref="110Src">Src</dfn> = <a class="local col6 ref" href="#106TransOps" title='TransOps' data-ref="106TransOps">TransOps</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a>]</a>;</td></tr>
<tr><th id="524">524</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="111Cycle" title='Cycle' data-type='unsigned int' data-ref="111Cycle">Cycle</dfn> = <a class="tu ref" href="#_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" title='getTransSwizzle' data-use='c' data-ref="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj">getTransSwizzle</a>(<a class="local col5 ref" href="#105TransSwz" title='TransSwz' data-ref="105TransSwz">TransSwz</a>, <a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a>);</td></tr>
<tr><th id="525">525</th><td>    <b>if</b> (<a class="local col0 ref" href="#110Src" title='Src' data-ref="110Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &lt; <var>0</var>)</td></tr>
<tr><th id="526">526</th><td>      <b>continue</b>;</td></tr>
<tr><th id="527">527</th><td>    <b>if</b> (<a class="local col7 ref" href="#107ConstCount" title='ConstCount' data-ref="107ConstCount">ConstCount</a> &gt; <var>0</var> &amp;&amp; <a class="local col1 ref" href="#111Cycle" title='Cycle' data-ref="111Cycle">Cycle</a> == <var>0</var>)</td></tr>
<tr><th id="528">528</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="529">529</th><td>    <b>if</b> (<a class="local col7 ref" href="#107ConstCount" title='ConstCount' data-ref="107ConstCount">ConstCount</a> &gt; <var>1</var> &amp;&amp; <a class="local col1 ref" href="#111Cycle" title='Cycle' data-ref="111Cycle">Cycle</a> == <var>1</var>)</td></tr>
<tr><th id="530">530</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="533">533</th><td>}</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><em>bool</em></td></tr>
<tr><th id="536">536</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;fitsReadPortLimitations&apos; does not match any declaration in &apos;llvm::R600InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422" title='llvm::R600InstrInfo::fitsReadPortLimitations' data-ref="_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422">fitsReadPortLimitations</dfn></span>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="112IG" title='IG' data-type='const std::vector&lt;MachineInstr *&gt; &amp;' data-ref="112IG">IG</dfn>,</td></tr>
<tr><th id="537">537</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="113PV" title='PV' data-type='const DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="113PV">PV</dfn>,</td></tr>
<tr><th id="538">538</th><td>                                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col4 decl" id="114ValidSwizzle" title='ValidSwizzle' data-type='std::vector&lt;BankSwizzle&gt; &amp;' data-ref="114ValidSwizzle">ValidSwizzle</dfn>,</td></tr>
<tr><th id="539">539</th><td>                                       <em>bool</em> <dfn class="local col5 decl" id="115isLastAluTrans" title='isLastAluTrans' data-type='bool' data-ref="115isLastAluTrans">isLastAluTrans</dfn>)</td></tr>
<tr><th id="540">540</th><td>    <em>const</em> {</td></tr>
<tr><th id="541">541</th><td>  <i>//Todo : support shared src0 - src1 operand</i></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="116IGSrcs" title='IGSrcs' data-type='std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt;' data-ref="116IGSrcs">IGSrcs</dfn>;</td></tr>
<tr><th id="544">544</th><td>  <a class="local col4 ref" href="#114ValidSwizzle" title='ValidSwizzle' data-ref="114ValidSwizzle">ValidSwizzle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="545">545</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117ConstCount" title='ConstCount' data-type='unsigned int' data-ref="117ConstCount">ConstCount</dfn>;</td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col8 decl" id="118TransBS" title='TransBS' data-type='llvm::R600InstrInfo::BankSwizzle' data-ref="118TransBS">TransBS</dfn> = <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>;</td></tr>
<tr><th id="547">547</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="119i" title='i' data-type='unsigned int' data-ref="119i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="120e" title='e' data-type='unsigned int' data-ref="120e">e</dfn> = <a class="local col2 ref" href="#112IG" title='IG' data-ref="112IG">IG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a> &lt; <a class="local col0 ref" href="#120e" title='e' data-ref="120e">e</a>; ++<a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a>) {</td></tr>
<tr><th id="548">548</th><td>    IGSrcs.push_back(ExtractSrcs(*IG[i], PV, ConstCount));</td></tr>
<tr><th id="549">549</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="121Op" title='Op' data-type='unsigned int' data-ref="121Op">Op</dfn> = getOperandIdx(IG[i]-&gt;getOpcode(),</td></tr>
<tr><th id="550">550</th><td>        R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::bank_swizzle);</td></tr>
<tr><th id="551">551</th><td>    <a class="local col4 ref" href="#114ValidSwizzle" title='ValidSwizzle' data-ref="114ValidSwizzle">ValidSwizzle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>( (<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>)</td></tr>
<tr><th id="552">552</th><td>        <a class="local col2 ref" href="#112IG" title='IG' data-ref="112IG">IG</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121Op" title='Op' data-ref="121Op">Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="553">553</th><td>  }</td></tr>
<tr><th id="554">554</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="122TransOps" title='TransOps' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt;' data-ref="122TransOps">TransOps</dfn>;</td></tr>
<tr><th id="555">555</th><td>  <b>if</b> (!isLastAluTrans)</td></tr>
<tr><th id="556">556</th><td>    <b>return</b> FindSwizzleForVectorSlot(IGSrcs, ValidSwizzle, TransOps, TransBS);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <a class="local col2 ref" href="#122TransOps" title='TransOps' data-ref="122TransOps">TransOps</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col6 ref" href="#116IGSrcs" title='IGSrcs' data-ref="116IGSrcs">IGSrcs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()</span>);</td></tr>
<tr><th id="559">559</th><td>  <a class="local col6 ref" href="#116IGSrcs" title='IGSrcs' data-ref="116IGSrcs">IGSrcs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="560">560</th><td>  <a class="local col4 ref" href="#114ValidSwizzle" title='ValidSwizzle' data-ref="114ValidSwizzle">ValidSwizzle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <em>static</em> <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col3 decl" id="123TransSwz" title='TransSwz' data-type='const R600InstrInfo::BankSwizzle [4]' data-ref="123TransSwz">TransSwz</dfn>[] = {</td></tr>
<tr><th id="563">563</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>,</td></tr>
<tr><th id="564">564</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>,</td></tr>
<tr><th id="565">565</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212">ALU_VEC_120_SCL_212</a>,</td></tr>
<tr><th id="566">566</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221">ALU_VEC_102_SCL_221</a></td></tr>
<tr><th id="567">567</th><td>  };</td></tr>
<tr><th id="568">568</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="124i" title='i' data-type='unsigned int' data-ref="124i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#124i" title='i' data-ref="124i">i</a> &lt; <var>4</var>; <a class="local col4 ref" href="#124i" title='i' data-ref="124i">i</a>++) {</td></tr>
<tr><th id="569">569</th><td>    <a class="local col8 ref" href="#118TransBS" title='TransBS' data-ref="118TransBS">TransBS</a> = <a class="local col3 ref" href="#123TransSwz" title='TransSwz' data-ref="123TransSwz">TransSwz</a>[<a class="local col4 ref" href="#124i" title='i' data-ref="124i">i</a>];</td></tr>
<tr><th id="570">570</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj" title='isConstCompatible' data-use='c' data-ref="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">isConstCompatible</a>(<a class="local col8 ref" href="#118TransBS" title='TransBS' data-ref="118TransBS">TransBS</a>, <a class="local col2 ref" href="#122TransOps" title='TransOps' data-ref="122TransOps">TransOps</a>, <a class="local col7 ref" href="#117ConstCount" title='ConstCount' data-ref="117ConstCount">ConstCount</a>))</td></tr>
<tr><th id="571">571</th><td>      <b>continue</b>;</td></tr>
<tr><th id="572">572</th><td>    <em>bool</em> <dfn class="local col5 decl" id="125Result" title='Result' data-type='bool' data-ref="125Result">Result</dfn> = FindSwizzleForVectorSlot(IGSrcs, ValidSwizzle, TransOps,</td></tr>
<tr><th id="573">573</th><td>        TransBS);</td></tr>
<tr><th id="574">574</th><td>    <b>if</b> (<a class="local col5 ref" href="#125Result" title='Result' data-ref="125Result">Result</a>) {</td></tr>
<tr><th id="575">575</th><td>      <a class="local col4 ref" href="#114ValidSwizzle" title='ValidSwizzle' data-ref="114ValidSwizzle">ValidSwizzle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#118TransBS" title='TransBS' data-ref="118TransBS">TransBS</a>);</td></tr>
<tr><th id="576">576</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="577">577</th><td>    }</td></tr>
<tr><th id="578">578</th><td>  }</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>bool</em></td></tr>
<tr><th id="584">584</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;fitsConstReadLimitations&apos; does not match any declaration in &apos;llvm::R600InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE" title='llvm::R600InstrInfo::fitsConstReadLimitations' data-ref="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE">fitsConstReadLimitations</dfn></span>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="126Consts" title='Consts' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="126Consts">Consts</dfn>)</td></tr>
<tr><th id="585">585</th><td>    <em>const</em> {</td></tr>
<tr><th id="586">586</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Consts.size() &lt;= 12 &amp;&amp; &quot;Too many operands in instructions group&quot;) ? void (0) : __assert_fail (&quot;Consts.size() &lt;= 12 &amp;&amp; \&quot;Too many operands in instructions group\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 586, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col6 ref" href="#126Consts" title='Consts' data-ref="126Consts">Consts</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt;= <var>12</var> &amp;&amp; <q>"Too many operands in instructions group"</q>);</td></tr>
<tr><th id="587">587</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="127Pair1" title='Pair1' data-type='unsigned int' data-ref="127Pair1">Pair1</dfn> = <var>0</var>, <dfn class="local col8 decl" id="128Pair2" title='Pair2' data-type='unsigned int' data-ref="128Pair2">Pair2</dfn> = <var>0</var>;</td></tr>
<tr><th id="588">588</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="129i" title='i' data-type='unsigned int' data-ref="129i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="130n" title='n' data-type='unsigned int' data-ref="130n">n</dfn> = <a class="local col6 ref" href="#126Consts" title='Consts' data-ref="126Consts">Consts</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a> &lt; <a class="local col0 ref" href="#130n" title='n' data-ref="130n">n</a>; ++<a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>) {</td></tr>
<tr><th id="589">589</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="131ReadConstHalf" title='ReadConstHalf' data-type='unsigned int' data-ref="131ReadConstHalf">ReadConstHalf</dfn> = <a class="local col6 ref" href="#126Consts" title='Consts' data-ref="126Consts">Consts</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>]</a> &amp; <var>2</var>;</td></tr>
<tr><th id="590">590</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="132ReadConstIndex" title='ReadConstIndex' data-type='unsigned int' data-ref="132ReadConstIndex">ReadConstIndex</dfn> = <a class="local col6 ref" href="#126Consts" title='Consts' data-ref="126Consts">Consts</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>]</a> &amp; (~<var>3</var>);</td></tr>
<tr><th id="591">591</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133ReadHalfConst" title='ReadHalfConst' data-type='unsigned int' data-ref="133ReadHalfConst">ReadHalfConst</dfn> = <a class="local col2 ref" href="#132ReadConstIndex" title='ReadConstIndex' data-ref="132ReadConstIndex">ReadConstIndex</a> | <a class="local col1 ref" href="#131ReadConstHalf" title='ReadConstHalf' data-ref="131ReadConstHalf">ReadConstHalf</a>;</td></tr>
<tr><th id="592">592</th><td>    <b>if</b> (!<a class="local col7 ref" href="#127Pair1" title='Pair1' data-ref="127Pair1">Pair1</a>) {</td></tr>
<tr><th id="593">593</th><td>      <a class="local col7 ref" href="#127Pair1" title='Pair1' data-ref="127Pair1">Pair1</a> = <a class="local col3 ref" href="#133ReadHalfConst" title='ReadHalfConst' data-ref="133ReadHalfConst">ReadHalfConst</a>;</td></tr>
<tr><th id="594">594</th><td>      <b>continue</b>;</td></tr>
<tr><th id="595">595</th><td>    }</td></tr>
<tr><th id="596">596</th><td>    <b>if</b> (<a class="local col7 ref" href="#127Pair1" title='Pair1' data-ref="127Pair1">Pair1</a> == <a class="local col3 ref" href="#133ReadHalfConst" title='ReadHalfConst' data-ref="133ReadHalfConst">ReadHalfConst</a>)</td></tr>
<tr><th id="597">597</th><td>      <b>continue</b>;</td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (!<a class="local col8 ref" href="#128Pair2" title='Pair2' data-ref="128Pair2">Pair2</a>) {</td></tr>
<tr><th id="599">599</th><td>      <a class="local col8 ref" href="#128Pair2" title='Pair2' data-ref="128Pair2">Pair2</a> = <a class="local col3 ref" href="#133ReadHalfConst" title='ReadHalfConst' data-ref="133ReadHalfConst">ReadHalfConst</a>;</td></tr>
<tr><th id="600">600</th><td>      <b>continue</b>;</td></tr>
<tr><th id="601">601</th><td>    }</td></tr>
<tr><th id="602">602</th><td>    <b>if</b> (<a class="local col8 ref" href="#128Pair2" title='Pair2' data-ref="128Pair2">Pair2</a> != <a class="local col3 ref" href="#133ReadHalfConst" title='ReadHalfConst' data-ref="133ReadHalfConst">ReadHalfConst</a>)</td></tr>
<tr><th id="603">603</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="606">606</th><td>}</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><em>bool</em></td></tr>
<tr><th id="609">609</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;fitsConstReadLimitations&apos; does not match any declaration in &apos;llvm::R600InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE" title='llvm::R600InstrInfo::fitsConstReadLimitations' data-ref="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE">fitsConstReadLimitations</dfn></span>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="134MIs" title='MIs' data-type='const std::vector&lt;MachineInstr *&gt; &amp;' data-ref="134MIs">MIs</dfn>)</td></tr>
<tr><th id="610">610</th><td>    <em>const</em> {</td></tr>
<tr><th id="611">611</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="135Consts" title='Consts' data-type='std::vector&lt;unsigned int&gt;' data-ref="135Consts">Consts</dfn>;</td></tr>
<tr><th id="612">612</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col6 decl" id="136Literals" title='Literals' data-type='SmallSet&lt;int64_t, 4&gt;' data-ref="136Literals">Literals</dfn>;</td></tr>
<tr><th id="613">613</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137i" title='i' data-type='unsigned int' data-ref="137i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="138n" title='n' data-type='unsigned int' data-ref="138n">n</dfn> = <a class="local col4 ref" href="#134MIs" title='MIs' data-ref="134MIs">MIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> &lt; <a class="local col8 ref" href="#138n" title='n' data-ref="138n">n</a>; <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>++) {</td></tr>
<tr><th id="614">614</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="139MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="139MI">MI</dfn> = *<a class="local col4 ref" href="#134MIs" title='MIs' data-ref="134MIs">MIs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a>;</td></tr>
<tr><th id="615">615</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="616">616</th><td>      <b>continue</b>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="140Src" title='Src' data-type='const std::pair&lt;llvm::MachineOperand *, long&gt; &amp;' data-ref="140Src">Src</dfn> : <a class="member" href="#_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" title='llvm::R600InstrInfo::getSrcs' data-ref="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE">getSrcs</a>(<span class='refarg'><a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a></span>)) {</td></tr>
<tr><th id="619">619</th><td>      <b>if</b> (Src.first-&gt;getReg() == R600::<span class='error' title="no member named &apos;ALU_LITERAL_X&apos; in namespace &apos;llvm::R600&apos;">ALU_LITERAL_X</span>)</td></tr>
<tr><th id="620">620</th><td>        <a class="local col6 ref" href="#136Literals" title='Literals' data-ref="136Literals">Literals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col0 ref" href="#140Src" title='Src' data-ref="140Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineOperand *, long&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="621">621</th><td>      <b>if</b> (<a class="local col6 ref" href="#136Literals" title='Literals' data-ref="136Literals">Literals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet4sizeEv" title='llvm::SmallSet::size' data-ref="_ZNK4llvm8SmallSet4sizeEv">size</a>() &gt; <var>4</var>)</td></tr>
<tr><th id="622">622</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="623">623</th><td>      <b>if</b> (Src.first-&gt;getReg() == R600::<span class='error' title="no member named &apos;ALU_CONST&apos; in namespace &apos;llvm::R600&apos;">ALU_CONST</span>)</td></tr>
<tr><th id="624">624</th><td>        <a class="local col5 ref" href="#135Consts" title='Consts' data-ref="135Consts">Consts</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col0 ref" href="#140Src" title='Src' data-ref="140Src">Src</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineOperand *, long&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="625">625</th><td>      <b>if</b> (R600::<span class='error' title="no member named &apos;R600_KC0RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_KC0RegClass</span>.contains(Src.first-&gt;getReg()) ||</td></tr>
<tr><th id="626">626</th><td>          R600::<span class='error' title="no member named &apos;R600_KC1RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_KC1RegClass</span>.contains(Src.first-&gt;getReg())) {</td></tr>
<tr><th id="627">627</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="141Index" title='Index' data-type='unsigned int' data-ref="141Index">Index</dfn> = RI.getEncodingValue(Src.first-&gt;getReg()) &amp; <var>0xff</var>;</td></tr>
<tr><th id="628">628</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="142Chan" title='Chan' data-type='unsigned int' data-ref="142Chan">Chan</dfn> = RI.getHWRegChan(Src.first-&gt;getReg());</td></tr>
<tr><th id="629">629</th><td>        <a class="local col5 ref" href="#135Consts" title='Consts' data-ref="135Consts">Consts</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>((<a class="local col1 ref" href="#141Index" title='Index' data-ref="141Index">Index</a> &lt;&lt; <var>2</var>) | <a class="local col2 ref" href="#142Chan" title='Chan' data-ref="142Chan">Chan</a>);</td></tr>
<tr><th id="630">630</th><td>      }</td></tr>
<tr><th id="631">631</th><td>    }</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td>  <b>return</b> fitsConstReadLimitations(Consts);</td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *</td></tr>
<tr><th id="637">637</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::R600InstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="143STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="143STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="638">638</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="144II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="144II">II</dfn> = <a class="local col3 ref" href="#143STI" title='STI' data-ref="143STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="639">639</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> R600Subtarget &amp;&gt;(STI).<span class='error' title="no member named &apos;createDFAPacketizer&apos; in &apos;llvm::R600Subtarget&apos;">createDFAPacketizer</span>(II);</td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="643">643</th><td><dfn class="tu decl def" id="_ZL17isPredicateSetterj" title='isPredicateSetter' data-type='bool isPredicateSetter(unsigned int Opcode)' data-ref="_ZL17isPredicateSetterj">isPredicateSetter</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="145Opcode" title='Opcode' data-type='unsigned int' data-ref="145Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="644">644</th><td>  <b>switch</b> (<a class="local col5 ref" href="#145Opcode" title='Opcode' data-ref="145Opcode">Opcode</a>) {</td></tr>
<tr><th id="645">645</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_X&apos; in namespace &apos;llvm::R600&apos;">PRED_X</span>:</td></tr>
<tr><th id="646">646</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="647">647</th><td>  <b>default</b>:</td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="653">653</th><td><dfn class="tu decl def" id="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-type='llvm::MachineInstr * findFirstPredicateSetterFrom(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I)' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="146MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="146MBB">MBB</dfn>,</td></tr>
<tr><th id="654">654</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="147I" title='I' data-type='MachineBasicBlock::iterator' data-ref="147I">I</dfn>) {</td></tr>
<tr><th id="655">655</th><td>  <b>while</b> (<a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#146MBB" title='MBB' data-ref="146MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="656">656</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>;</td></tr>
<tr><th id="657">657</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="148MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="148MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>;</td></tr>
<tr><th id="658">658</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="659">659</th><td>      <b>return</b> &amp;<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>;</td></tr>
<tr><th id="660">660</th><td>  }</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="663">663</th><td>}</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><em>static</em></td></tr>
<tr><th id="666">666</th><td><em>bool</em> <dfn class="tu decl def" id="_ZL6isJumpj" title='isJump' data-type='bool isJump(unsigned int Opcode)' data-ref="_ZL6isJumpj">isJump</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="149Opcode" title='Opcode' data-type='unsigned int' data-ref="149Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="667">667</th><td>  <b>return</b> Opcode == R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span> || Opcode == R600::<span class='error' title="no member named &apos;JUMP_COND&apos; in namespace &apos;llvm::R600&apos;">JUMP_COND</span>;</td></tr>
<tr><th id="668">668</th><td>}</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isBranchj" title='isBranch' data-type='bool isBranch(unsigned int Opcode)' data-ref="_ZL8isBranchj">isBranch</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="150Opcode" title='Opcode' data-type='unsigned int' data-ref="150Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="671">671</th><td>  <b>return</b> Opcode == R600::<span class='error' title="no member named &apos;BRANCH&apos; in namespace &apos;llvm::R600&apos;">BRANCH</span> || Opcode == R600::<span class='error' title="no member named &apos;BRANCH_COND_i32&apos; in namespace &apos;llvm::R600&apos;">BRANCH_COND_i32</span> ||</td></tr>
<tr><th id="672">672</th><td>      Opcode == R600::<span class='error' title="no member named &apos;BRANCH_COND_f32&apos; in namespace &apos;llvm::R600&apos;">BRANCH_COND_f32</span>;</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::R600InstrInfo::analyzeBranch' data-ref="_ZNK4llvm13R600InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="151MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="151MBB">MBB</dfn>,</td></tr>
<tr><th id="676">676</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="152TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="152TBB">TBB</dfn>,</td></tr>
<tr><th id="677">677</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="153FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="153FBB">FBB</dfn>,</td></tr>
<tr><th id="678">678</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="154Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="154Cond">Cond</dfn>,</td></tr>
<tr><th id="679">679</th><td>                                  <em>bool</em> <dfn class="local col5 decl" id="155AllowModify" title='AllowModify' data-type='bool' data-ref="155AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="680">680</th><td>  <i>// Most of the following comes from the ARM implementation of AnalyzeBranch</i></td></tr>
<tr><th id="681">681</th><td><i></i></td></tr>
<tr><th id="682">682</th><td><i>  // If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="683">683</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="156I" title='I' data-type='MachineBasicBlock::iterator' data-ref="156I">I</dfn> = <a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="684">684</th><td>  <b>if</b> (<a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="685">685</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <i>// R600::BRANCH* instructions are only available after isel and are not</i></td></tr>
<tr><th id="688">688</th><td><i>  // handled</i></td></tr>
<tr><th id="689">689</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL8isBranchj" title='isBranch' data-use='c' data-ref="_ZL8isBranchj">isBranch</a>(<a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="690">690</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL6isJumpj" title='isJump' data-use='c' data-ref="_ZL6isJumpj">isJump</a>(<a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="692">692</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <i>// Remove successive JUMP</i></td></tr>
<tr><th id="696">696</th><td>  <b>while</b> (I != MBB.begin() &amp;&amp; std::prev(I)-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span>) {</td></tr>
<tr><th id="697">697</th><td>      MachineBasicBlock::iterator PriorI = std::prev(I);</td></tr>
<tr><th id="698">698</th><td>      <b>if</b> (AllowModify)</td></tr>
<tr><th id="699">699</th><td>        I-&gt;removeFromParent();</td></tr>
<tr><th id="700">700</th><td>      I = PriorI;</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="157LastInst" title='LastInst' data-type='llvm::MachineInstr &amp;' data-ref="157LastInst">LastInst</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>;</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="705">705</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158LastOpc" title='LastOpc' data-type='unsigned int' data-ref="158LastOpc">LastOpc</dfn> = <a class="local col7 ref" href="#157LastInst" title='LastInst' data-ref="157LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (<a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="tu ref" href="#_ZL6isJumpj" title='isJump' data-use='c' data-ref="_ZL6isJumpj">isJump</a>((<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="707">707</th><td>    <b>if</b> (LastOpc == R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span>) {</td></tr>
<tr><th id="708">708</th><td>      <a class="local col2 ref" href="#152TBB" title='TBB' data-ref="152TBB">TBB</a> = <a class="local col7 ref" href="#157LastInst" title='LastInst' data-ref="157LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="709">709</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="710">710</th><td>    } <b>else</b> <b>if</b> (LastOpc == R600::<span class='error' title="no member named &apos;JUMP_COND&apos; in namespace &apos;llvm::R600&apos;">JUMP_COND</span>) {</td></tr>
<tr><th id="711">711</th><td>      <em>auto</em> <dfn class="local col9 decl" id="159predSet" title='predSet' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="159predSet">predSet</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>;</td></tr>
<tr><th id="712">712</th><td>      <b>while</b> (!<a class="tu ref" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col9 ref" href="#159predSet" title='predSet' data-ref="159predSet">predSet</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="713">713</th><td>        <a class="local col9 ref" href="#159predSet" title='predSet' data-ref="159predSet">predSet</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>;</td></tr>
<tr><th id="714">714</th><td>      }</td></tr>
<tr><th id="715">715</th><td>      <a class="local col2 ref" href="#152TBB" title='TBB' data-ref="152TBB">TBB</a> = <a class="local col7 ref" href="#157LastInst" title='LastInst' data-ref="157LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="716">716</th><td>      <a class="local col4 ref" href="#154Cond" title='Cond' data-ref="154Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#159predSet" title='predSet' data-ref="159predSet">predSet</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="717">717</th><td>      <a class="local col4 ref" href="#154Cond" title='Cond' data-ref="154Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#159predSet" title='predSet' data-ref="159predSet">predSet</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="718">718</th><td>      Cond.push_back(MachineOperand::CreateReg(R600::<span class='error' title="no member named &apos;PRED_SEL_ONE&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ONE</span>, <b>false</b>));</td></tr>
<tr><th id="719">719</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="720">720</th><td>    }</td></tr>
<tr><th id="721">721</th><td>    <b>return</b> <b>true</b>;  <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="722">722</th><td>  }</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <i>// Get the instruction before it if it is a terminator.</i></td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="160SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr &amp;' data-ref="160SecondLastInst">SecondLastInst</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>;</td></tr>
<tr><th id="726">726</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="161SecondLastOpc">SecondLastOpc</dfn> = <a class="local col0 ref" href="#160SecondLastInst" title='SecondLastInst' data-ref="160SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <i>// If the block ends with a B and a Bcc, handle it.</i></td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (SecondLastOpc == R600::<span class='error' title="no member named &apos;JUMP_COND&apos; in namespace &apos;llvm::R600&apos;">JUMP_COND</span> &amp;&amp; LastOpc == R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span>) {</td></tr>
<tr><th id="730">730</th><td>    <em>auto</em> <dfn class="local col2 decl" id="162predSet" title='predSet' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="162predSet">predSet</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>;</td></tr>
<tr><th id="731">731</th><td>    <b>while</b> (!<a class="tu ref" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col2 ref" href="#162predSet" title='predSet' data-ref="162predSet">predSet</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="732">732</th><td>      <a class="local col2 ref" href="#162predSet" title='predSet' data-ref="162predSet">predSet</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>;</td></tr>
<tr><th id="733">733</th><td>    }</td></tr>
<tr><th id="734">734</th><td>    <a class="local col2 ref" href="#152TBB" title='TBB' data-ref="152TBB">TBB</a> = <a class="local col0 ref" href="#160SecondLastInst" title='SecondLastInst' data-ref="160SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="735">735</th><td>    <a class="local col3 ref" href="#153FBB" title='FBB' data-ref="153FBB">FBB</a> = <a class="local col7 ref" href="#157LastInst" title='LastInst' data-ref="157LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="736">736</th><td>    <a class="local col4 ref" href="#154Cond" title='Cond' data-ref="154Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#162predSet" title='predSet' data-ref="162predSet">predSet</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="737">737</th><td>    <a class="local col4 ref" href="#154Cond" title='Cond' data-ref="154Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#162predSet" title='predSet' data-ref="162predSet">predSet</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="738">738</th><td>    Cond.push_back(MachineOperand::CreateReg(R600::<span class='error' title="no member named &apos;PRED_SEL_ONE&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ONE</span>, <b>false</b>));</td></tr>
<tr><th id="739">739</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="740">740</th><td>  }</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="743">743</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="744">744</th><td>}</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><em>static</em></td></tr>
<tr><th id="747">747</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl def" id="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-type='MachineBasicBlock::iterator FindLastAluClause(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="163MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="163MBB">MBB</dfn>) {</td></tr>
<tr><th id="748">748</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col4 decl" id="164It" title='It' data-type='MachineBasicBlock::reverse_iterator' data-ref="164It">It</dfn> = <a class="local col3 ref" href="#163MBB" title='MBB' data-ref="163MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col5 decl" id="165E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="165E">E</dfn> = <a class="local col3 ref" href="#163MBB" title='MBB' data-ref="163MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="749">749</th><td>      <a class="local col4 ref" href="#164It" title='It' data-ref="164It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#165E" title='E' data-ref="165E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#164It" title='It' data-ref="164It">It</a>) {</td></tr>
<tr><th id="750">750</th><td>    <b>if</b> (It-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span> ||</td></tr>
<tr><th id="751">751</th><td>        It-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU_PUSH_BEFORE&apos; in namespace &apos;llvm::R600&apos;">CF_ALU_PUSH_BEFORE</span>)</td></tr>
<tr><th id="752">752</th><td>      <b>return</b> <a class="local col4 ref" href="#164It" title='It' data-ref="164It">It</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="753">753</th><td>  }</td></tr>
<tr><th id="754">754</th><td>  <b>return</b> <a class="local col3 ref" href="#163MBB" title='MBB' data-ref="163MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::R600InstrInfo::insertBranch' data-ref="_ZNK4llvm13R600InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="166MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="166MBB">MBB</dfn>,</td></tr>
<tr><th id="758">758</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="167TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="167TBB">TBB</dfn>,</td></tr>
<tr><th id="759">759</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="168FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="168FBB">FBB</dfn>,</td></tr>
<tr><th id="760">760</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="169Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="169Cond">Cond</dfn>,</td></tr>
<tr><th id="761">761</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="170DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="170DL">DL</dfn>,</td></tr>
<tr><th id="762">762</th><td>                                     <em>int</em> *<dfn class="local col1 decl" id="171BytesAdded" title='BytesAdded' data-type='int *' data-ref="171BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="763">763</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 763, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#167TBB" title='TBB' data-ref="167TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="764">764</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 764, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#171BytesAdded" title='BytesAdded' data-ref="171BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (!<a class="local col8 ref" href="#168FBB" title='FBB' data-ref="168FBB">FBB</a>) {</td></tr>
<tr><th id="767">767</th><td>    <b>if</b> (<a class="local col9 ref" href="#169Cond" title='Cond' data-ref="169Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="768">768</th><td>      BuildMI(&amp;MBB, DL, get(R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span>)).addMBB(TBB);</td></tr>
<tr><th id="769">769</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="770">770</th><td>    } <b>else</b> {</td></tr>
<tr><th id="771">771</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172PredSet" title='PredSet' data-type='llvm::MachineInstr *' data-ref="172PredSet">PredSet</dfn> = <a class="tu ref" href="#_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-use='c' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</a>(<span class='refarg'><a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a></span>, <a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="772">772</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredSet &amp;&amp; &quot;No previous predicate !&quot;) ? void (0) : __assert_fail (&quot;PredSet &amp;&amp; \&quot;No previous predicate !\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 772, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#172PredSet" title='PredSet' data-ref="172PredSet">PredSet</a> &amp;&amp; <q>"No previous predicate !"</q>);</td></tr>
<tr><th id="773">773</th><td>      <a class="member" href="#_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</a>(<span class='refarg'>*<a class="local col2 ref" href="#172PredSet" title='PredSet' data-ref="172PredSet">PredSet</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#20" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="774">774</th><td>      <a class="local col2 ref" href="#172PredSet" title='PredSet' data-ref="172PredSet">PredSet</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#169Cond" title='Cond' data-ref="169Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>      BuildMI(&amp;MBB, DL, get(R600::<span class='error' title="no member named &apos;JUMP_COND&apos; in namespace &apos;llvm::R600&apos;">JUMP_COND</span>))</td></tr>
<tr><th id="777">777</th><td>             .addMBB(TBB)</td></tr>
<tr><th id="778">778</th><td>             .addReg(R600::<span class='error' title="no member named &apos;PREDICATE_BIT&apos; in namespace &apos;llvm::R600&apos;">PREDICATE_BIT</span>, RegState::Kill);</td></tr>
<tr><th id="779">779</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="173CfAlu" title='CfAlu' data-type='MachineBasicBlock::iterator' data-ref="173CfAlu">CfAlu</dfn> = <a class="tu ref" href="#_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-use='c' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</a>(<span class='refarg'><a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a></span>);</td></tr>
<tr><th id="780">780</th><td>      <b>if</b> (<a class="local col3 ref" href="#173CfAlu" title='CfAlu' data-ref="173CfAlu">CfAlu</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="781">781</th><td>        <b>return</b> <var>1</var>;</td></tr>
<tr><th id="782">782</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CfAlu-&gt;getOpcode() == R600::CF_ALU) ? void (0) : __assert_fail (&quot;CfAlu-&gt;getOpcode() == R600::CF_ALU&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 782, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span>);</td></tr>
<tr><th id="783">783</th><td>      CfAlu-&gt;setDesc(get(R600::<span class='error' title="no member named &apos;CF_ALU_PUSH_BEFORE&apos; in namespace &apos;llvm::R600&apos;">CF_ALU_PUSH_BEFORE</span>));</td></tr>
<tr><th id="784">784</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="785">785</th><td>    }</td></tr>
<tr><th id="786">786</th><td>  } <b>else</b> {</td></tr>
<tr><th id="787">787</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="174PredSet" title='PredSet' data-type='llvm::MachineInstr *' data-ref="174PredSet">PredSet</dfn> = <a class="tu ref" href="#_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-use='c' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</a>(<span class='refarg'><a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a></span>, <a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="788">788</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredSet &amp;&amp; &quot;No previous predicate !&quot;) ? void (0) : __assert_fail (&quot;PredSet &amp;&amp; \&quot;No previous predicate !\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 788, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#174PredSet" title='PredSet' data-ref="174PredSet">PredSet</a> &amp;&amp; <q>"No previous predicate !"</q>);</td></tr>
<tr><th id="789">789</th><td>    <a class="member" href="#_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</a>(<span class='refarg'>*<a class="local col4 ref" href="#174PredSet" title='PredSet' data-ref="174PredSet">PredSet</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#20" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="790">790</th><td>    <a class="local col4 ref" href="#174PredSet" title='PredSet' data-ref="174PredSet">PredSet</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#169Cond" title='Cond' data-ref="169Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="791">791</th><td>    BuildMI(&amp;MBB, DL, get(R600::<span class='error' title="no member named &apos;JUMP_COND&apos; in namespace &apos;llvm::R600&apos;">JUMP_COND</span>))</td></tr>
<tr><th id="792">792</th><td>            .addMBB(TBB)</td></tr>
<tr><th id="793">793</th><td>            .addReg(R600::<span class='error' title="no member named &apos;PREDICATE_BIT&apos; in namespace &apos;llvm::R600&apos;">PREDICATE_BIT</span>, RegState::Kill);</td></tr>
<tr><th id="794">794</th><td>    BuildMI(&amp;MBB, DL, get(R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span>)).addMBB(FBB);</td></tr>
<tr><th id="795">795</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="175CfAlu" title='CfAlu' data-type='MachineBasicBlock::iterator' data-ref="175CfAlu">CfAlu</dfn> = <a class="tu ref" href="#_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-use='c' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</a>(<span class='refarg'><a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a></span>);</td></tr>
<tr><th id="796">796</th><td>    <b>if</b> (<a class="local col5 ref" href="#175CfAlu" title='CfAlu' data-ref="175CfAlu">CfAlu</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="797">797</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="798">798</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CfAlu-&gt;getOpcode() == R600::CF_ALU) ? void (0) : __assert_fail (&quot;CfAlu-&gt;getOpcode() == R600::CF_ALU&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 798, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span>);</td></tr>
<tr><th id="799">799</th><td>    CfAlu-&gt;setDesc(get(R600::<span class='error' title="no member named &apos;CF_ALU_PUSH_BEFORE&apos; in namespace &apos;llvm::R600&apos;">CF_ALU_PUSH_BEFORE</span>));</td></tr>
<tr><th id="800">800</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="801">801</th><td>  }</td></tr>
<tr><th id="802">802</th><td>}</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::R600InstrInfo::removeBranch' data-ref="_ZNK4llvm13R600InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="176MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="176MBB">MBB</dfn>,</td></tr>
<tr><th id="805">805</th><td>                                     <em>int</em> *<dfn class="local col7 decl" id="177BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="177BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="806">806</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 806, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#177BytesRemoved" title='BytesRemoved' data-ref="177BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <i>// Note : we leave PRED* instructions there.</i></td></tr>
<tr><th id="809">809</th><td><i>  // They may be needed when predicating instructions.</i></td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="178I" title='I' data-type='MachineBasicBlock::iterator' data-ref="178I">I</dfn> = <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <b>if</b> (<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="814">814</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>;</td></tr>
<tr><th id="817">817</th><td>  <b>switch</b> (<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="818">818</th><td>  <b>default</b>:</td></tr>
<tr><th id="819">819</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="820">820</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;JUMP_COND&apos; in namespace &apos;llvm::R600&apos;">JUMP_COND</span>: {</td></tr>
<tr><th id="821">821</th><td>    MachineInstr *predSet = findFirstPredicateSetterFrom(MBB, I);</td></tr>
<tr><th id="822">822</th><td>    clearFlag(*predSet, <var>0</var>, <a class="macro" href="R600Defines.h.html#20" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="823">823</th><td>    I-&gt;eraseFromParent();</td></tr>
<tr><th id="824">824</th><td>    MachineBasicBlock::iterator CfAlu = FindLastAluClause(MBB);</td></tr>
<tr><th id="825">825</th><td>    <b>if</b> (CfAlu == MBB.end())</td></tr>
<tr><th id="826">826</th><td>      <b>break</b>;</td></tr>
<tr><th id="827">827</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE) ? void (0) : __assert_fail (&quot;CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 827, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU_PUSH_BEFORE&apos; in namespace &apos;llvm::R600&apos;">CF_ALU_PUSH_BEFORE</span>);</td></tr>
<tr><th id="828">828</th><td>    CfAlu-&gt;setDesc(get(R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span>));</td></tr>
<tr><th id="829">829</th><td>    <b>break</b>;</td></tr>
<tr><th id="830">830</th><td>  }</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span>:</td></tr>
<tr><th id="832">832</th><td>    I-&gt;eraseFromParent();</td></tr>
<tr><th id="833">833</th><td>    <b>break</b>;</td></tr>
<tr><th id="834">834</th><td>  }</td></tr>
<tr><th id="835">835</th><td>  <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <b>if</b> (<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="838">838</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="839">839</th><td>  }</td></tr>
<tr><th id="840">840</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>;</td></tr>
<tr><th id="841">841</th><td>  <b>switch</b> (<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="842">842</th><td>    <i>// FIXME: only one case??</i></td></tr>
<tr><th id="843">843</th><td>  <b>default</b>:</td></tr>
<tr><th id="844">844</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;JUMP_COND&apos; in namespace &apos;llvm::R600&apos;">JUMP_COND</span>: {</td></tr>
<tr><th id="846">846</th><td>    MachineInstr *predSet = findFirstPredicateSetterFrom(MBB, I);</td></tr>
<tr><th id="847">847</th><td>    clearFlag(*predSet, <var>0</var>, <a class="macro" href="R600Defines.h.html#20" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="848">848</th><td>    I-&gt;eraseFromParent();</td></tr>
<tr><th id="849">849</th><td>    MachineBasicBlock::iterator CfAlu = FindLastAluClause(MBB);</td></tr>
<tr><th id="850">850</th><td>    <b>if</b> (CfAlu == MBB.end())</td></tr>
<tr><th id="851">851</th><td>      <b>break</b>;</td></tr>
<tr><th id="852">852</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE) ? void (0) : __assert_fail (&quot;CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 852, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU_PUSH_BEFORE&apos; in namespace &apos;llvm::R600&apos;">CF_ALU_PUSH_BEFORE</span>);</td></tr>
<tr><th id="853">853</th><td>    CfAlu-&gt;setDesc(get(R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span>));</td></tr>
<tr><th id="854">854</th><td>    <b>break</b>;</td></tr>
<tr><th id="855">855</th><td>  }</td></tr>
<tr><th id="856">856</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;JUMP&apos; in namespace &apos;llvm::R600&apos;">JUMP</span>:</td></tr>
<tr><th id="857">857</th><td>    I-&gt;eraseFromParent();</td></tr>
<tr><th id="858">858</th><td>    <b>break</b>;</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="861">861</th><td>}</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isPredicated' data-ref="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="179MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="864">864</th><td>  <em>int</em> <dfn class="local col0 decl" id="180idx" title='idx' data-type='int' data-ref="180idx">idx</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="865">865</th><td>  <b>if</b> (<a class="local col0 ref" href="#180idx" title='idx' data-ref="180idx">idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="866">866</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="181Reg" title='Reg' data-type='unsigned int' data-ref="181Reg">Reg</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#180idx" title='idx' data-ref="180idx">idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="869">869</th><td>  <b>switch</b> (<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>) {</td></tr>
<tr><th id="870">870</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="871">871</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SEL_ONE&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ONE</span>:</td></tr>
<tr><th id="872">872</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SEL_ZERO&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ZERO</span>:</td></tr>
<tr><th id="873">873</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PREDICATE_BIT&apos; in namespace &apos;llvm::R600&apos;">PREDICATE_BIT</span>:</td></tr>
<tr><th id="874">874</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="875">875</th><td>  }</td></tr>
<tr><th id="876">876</th><td>}</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isPredicable' data-ref="_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="182MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="879">879</th><td>  <i>// XXX: KILL* instructions can be predicated, but they must be the last</i></td></tr>
<tr><th id="880">880</th><td><i>  // instruction in a clause, so this means any instructions after them cannot</i></td></tr>
<tr><th id="881">881</th><td><i>  // be predicated.  Until we have proper support for instruction clauses in the</i></td></tr>
<tr><th id="882">882</th><td><i>  // backend, we will mark KILL* instructions as unpredicable.</i></td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <b>if</b> (MI.getOpcode() == R600::<span class='error' title="no member named &apos;KILLGT&apos; in namespace &apos;llvm::R600&apos;">KILLGT</span>) {</td></tr>
<tr><th id="885">885</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="886">886</th><td>  } <b>else</b> <b>if</b> (MI.getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span>) {</td></tr>
<tr><th id="887">887</th><td>    <i>// If the clause start in the middle of MBB then the MBB has more</i></td></tr>
<tr><th id="888">888</th><td><i>    // than a single clause, unable to predicate several clauses.</i></td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>))</td></tr>
<tr><th id="890">890</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="891">891</th><td>    <i>// TODO: We don't support KC merging atm</i></td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="893">893</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="#_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</a>(<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>)) {</td></tr>
<tr><th id="894">894</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="895">895</th><td>  } <b>else</b> {</td></tr>
<tr><th id="896">896</th><td>    <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">isPredicable</span>(MI);</td></tr>
<tr><th id="897">897</th><td>  }</td></tr>
<tr><th id="898">898</th><td>}</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><em>bool</em></td></tr>
<tr><th id="901">901</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="183MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="183MBB">MBB</dfn>,</td></tr>
<tr><th id="902">902</th><td>                                   <em>unsigned</em> <dfn class="local col4 decl" id="184NumCycles" title='NumCycles' data-type='unsigned int' data-ref="184NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="903">903</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="185ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="185ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="904">904</th><td>                                   <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="186Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="186Probability">Probability</dfn>) <em>const</em>{</td></tr>
<tr><th id="905">905</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="906">906</th><td>}</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><em>bool</em></td></tr>
<tr><th id="909">909</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="187TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="187TMBB">TMBB</dfn>,</td></tr>
<tr><th id="910">910</th><td>                                   <em>unsigned</em> <dfn class="local col8 decl" id="188NumTCycles" title='NumTCycles' data-type='unsigned int' data-ref="188NumTCycles">NumTCycles</dfn>,</td></tr>
<tr><th id="911">911</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="189ExtraTCycles" title='ExtraTCycles' data-type='unsigned int' data-ref="189ExtraTCycles">ExtraTCycles</dfn>,</td></tr>
<tr><th id="912">912</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="190FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="190FMBB">FMBB</dfn>,</td></tr>
<tr><th id="913">913</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="191NumFCycles" title='NumFCycles' data-type='unsigned int' data-ref="191NumFCycles">NumFCycles</dfn>,</td></tr>
<tr><th id="914">914</th><td>                                   <em>unsigned</em> <dfn class="local col2 decl" id="192ExtraFCycles" title='ExtraFCycles' data-type='unsigned int' data-ref="192ExtraFCycles">ExtraFCycles</dfn>,</td></tr>
<tr><th id="915">915</th><td>                                   <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col3 decl" id="193Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="193Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="916">916</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="917">917</th><td>}</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><em>bool</em></td></tr>
<tr><th id="920">920</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm13R600InstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="194MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="194MBB">MBB</dfn>,</td></tr>
<tr><th id="921">921</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="195NumCycles" title='NumCycles' data-type='unsigned int' data-ref="195NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="922">922</th><td>                                         <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="196Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="196Probability">Probability</dfn>)</td></tr>
<tr><th id="923">923</th><td>                                         <em>const</em> {</td></tr>
<tr><th id="924">924</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="925">925</th><td>}</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><em>bool</em></td></tr>
<tr><th id="928">928</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::R600InstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm13R600InstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="197TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="197TMBB">TMBB</dfn>,</td></tr>
<tr><th id="929">929</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="198FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="198FMBB">FMBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="930">930</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="931">931</th><td>}</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><em>bool</em></td></tr>
<tr><th id="934">934</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::R600InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="199Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="199Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="935">935</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="200MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="200MO">MO</dfn> = <a class="local col9 ref" href="#199Cond" title='Cond' data-ref="199Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="936">936</th><td>  <b>switch</b> (<a class="local col0 ref" href="#200MO" title='MO' data-ref="200MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="937">937</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SETE_INT&apos; in namespace &apos;llvm::R600&apos;">PRED_SETE_INT</span>:</td></tr>
<tr><th id="938">938</th><td>    MO.setImm(R600::<span class='error' title="no member named &apos;PRED_SETNE_INT&apos; in namespace &apos;llvm::R600&apos;">PRED_SETNE_INT</span>);</td></tr>
<tr><th id="939">939</th><td>    <b>break</b>;</td></tr>
<tr><th id="940">940</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SETNE_INT&apos; in namespace &apos;llvm::R600&apos;">PRED_SETNE_INT</span>:</td></tr>
<tr><th id="941">941</th><td>    MO.setImm(R600::<span class='error' title="no member named &apos;PRED_SETE_INT&apos; in namespace &apos;llvm::R600&apos;">PRED_SETE_INT</span>);</td></tr>
<tr><th id="942">942</th><td>    <b>break</b>;</td></tr>
<tr><th id="943">943</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SETE&apos; in namespace &apos;llvm::R600&apos;">PRED_SETE</span>:</td></tr>
<tr><th id="944">944</th><td>    MO.setImm(R600::<span class='error' title="no member named &apos;PRED_SETNE&apos; in namespace &apos;llvm::R600&apos;">PRED_SETNE</span>);</td></tr>
<tr><th id="945">945</th><td>    <b>break</b>;</td></tr>
<tr><th id="946">946</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SETNE&apos; in namespace &apos;llvm::R600&apos;">PRED_SETNE</span>:</td></tr>
<tr><th id="947">947</th><td>    MO.setImm(R600::<span class='error' title="no member named &apos;PRED_SETE&apos; in namespace &apos;llvm::R600&apos;">PRED_SETE</span>);</td></tr>
<tr><th id="948">948</th><td>    <b>break</b>;</td></tr>
<tr><th id="949">949</th><td>  <b>default</b>:</td></tr>
<tr><th id="950">950</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="951">951</th><td>  }</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="201MO2" title='MO2' data-type='llvm::MachineOperand &amp;' data-ref="201MO2">MO2</dfn> = <a class="local col9 ref" href="#199Cond" title='Cond' data-ref="199Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>;</td></tr>
<tr><th id="954">954</th><td>  <b>switch</b> (<a class="local col1 ref" href="#201MO2" title='MO2' data-ref="201MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="955">955</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SEL_ZERO&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ZERO</span>:</td></tr>
<tr><th id="956">956</th><td>    MO2.setReg(R600::<span class='error' title="no member named &apos;PRED_SEL_ONE&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ONE</span>);</td></tr>
<tr><th id="957">957</th><td>    <b>break</b>;</td></tr>
<tr><th id="958">958</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_SEL_ONE&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ONE</span>:</td></tr>
<tr><th id="959">959</th><td>    MO2.setReg(R600::<span class='error' title="no member named &apos;PRED_SEL_ZERO&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_ZERO</span>);</td></tr>
<tr><th id="960">960</th><td>    <b>break</b>;</td></tr>
<tr><th id="961">961</th><td>  <b>default</b>:</td></tr>
<tr><th id="962">962</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="963">963</th><td>  }</td></tr>
<tr><th id="964">964</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;DefinesPredicate&apos; does not match any declaration in &apos;llvm::R600InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm13R600InstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE" title='llvm::R600InstrInfo::DefinesPredicate' data-ref="_ZNK4llvm13R600InstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE">DefinesPredicate</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="202MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="202MI">MI</dfn>,</td></tr>
<tr><th id="968">968</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="203Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="203Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="969">969</th><td>  <b>return</b> <a class="tu ref" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::R600InstrInfo::PredicateInstruction' data-ref="_ZNK4llvm13R600InstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="204MI">MI</dfn>,</td></tr>
<tr><th id="973">973</th><td>                                         <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="205Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="205Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="974">974</th><td>  <em>int</em> <dfn class="local col6 decl" id="206PIdx" title='PIdx' data-type='int' data-ref="206PIdx">PIdx</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <b>if</b> (MI.getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span>) {</td></tr>
<tr><th id="977">977</th><td>    <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>8</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="978">978</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="979">979</th><td>  }</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>  <b>if</b> (MI.getOpcode() == R600::<span class='error' title="no member named &apos;DOT_4&apos; in namespace &apos;llvm::R600&apos;">DOT_4</span>) {</td></tr>
<tr><th id="982">982</th><td>    MI.getOperand(getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::pred_sel_X))</td></tr>
<tr><th id="983">983</th><td>        .setReg(Pred[<var>2</var>].getReg());</td></tr>
<tr><th id="984">984</th><td>    MI.getOperand(getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::pred_sel_Y))</td></tr>
<tr><th id="985">985</th><td>        .setReg(Pred[<var>2</var>].getReg());</td></tr>
<tr><th id="986">986</th><td>    MI.getOperand(getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::pred_sel_Z))</td></tr>
<tr><th id="987">987</th><td>        .setReg(Pred[<var>2</var>].getReg());</td></tr>
<tr><th id="988">988</th><td>    MI.getOperand(getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::pred_sel_W))</td></tr>
<tr><th id="989">989</th><td>        .setReg(Pred[<var>2</var>].getReg());</td></tr>
<tr><th id="990">990</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="207MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="207MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>);</td></tr>
<tr><th id="991">991</th><td>    MIB.addReg(R600::<span class='error' title="no member named &apos;PREDICATE_BIT&apos; in namespace &apos;llvm::R600&apos;">PREDICATE_BIT</span>, RegState::Implicit);</td></tr>
<tr><th id="992">992</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="993">993</th><td>  }</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <b>if</b> (<a class="local col6 ref" href="#206PIdx" title='PIdx' data-ref="206PIdx">PIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="996">996</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="208PMO" title='PMO' data-type='llvm::MachineOperand &amp;' data-ref="208PMO">PMO</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#206PIdx" title='PIdx' data-ref="206PIdx">PIdx</a>);</td></tr>
<tr><th id="997">997</th><td>    <a class="local col8 ref" href="#208PMO" title='PMO' data-ref="208PMO">PMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#205Pred" title='Pred' data-ref="205Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="998">998</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="209MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="209MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>);</td></tr>
<tr><th id="999">999</th><td>    MIB.addReg(R600::<span class='error' title="no member named &apos;PREDICATE_BIT&apos; in namespace &apos;llvm::R600&apos;">PREDICATE_BIT</span>, RegState::Implicit);</td></tr>
<tr><th id="1000">1000</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1001">1001</th><td>  }</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1004">1004</th><td>}</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><em>unsigned</em> <em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::R600InstrInfo::getPredicationCost' data-ref="_ZNK4llvm13R600InstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="1007">1007</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1008">1008</th><td>}</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><em>unsigned</em> <em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::R600InstrInfo::getInstrLatency' data-ref="_ZNK4llvm13R600InstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col0 decl" id="210ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="210ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1011">1011</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;,</td></tr>
<tr><th id="1012">1012</th><td>                                            <em>unsigned</em> *<dfn class="local col1 decl" id="211PredCost" title='PredCost' data-type='unsigned int *' data-ref="211PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="1013">1013</th><td>  <b>if</b> (<a class="local col1 ref" href="#211PredCost" title='PredCost' data-ref="211PredCost">PredCost</a>)</td></tr>
<tr><th id="1014">1014</th><td>    *<a class="local col1 ref" href="#211PredCost" title='PredCost' data-ref="211PredCost">PredCost</a> = <var>2</var>;</td></tr>
<tr><th id="1015">1015</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1016">1016</th><td>}</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="212RegIndex" title='RegIndex' data-type='unsigned int' data-ref="212RegIndex">RegIndex</dfn>,</td></tr>
<tr><th id="1019">1019</th><td>                                                   <em>unsigned</em> <dfn class="local col3 decl" id="213Channel" title='Channel' data-type='unsigned int' data-ref="213Channel">Channel</dfn>) <em>const</em> {</td></tr>
<tr><th id="1020">1020</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Channel == 0) ? void (0) : __assert_fail (&quot;Channel == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1020, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#213Channel" title='Channel' data-ref="213Channel">Channel</a> == <var>0</var>);</td></tr>
<tr><th id="1021">1021</th><td>  <b>return</b> <a class="local col2 ref" href="#212RegIndex" title='RegIndex' data-ref="212RegIndex">RegIndex</a>;</td></tr>
<tr><th id="1022">1022</th><td>}</td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::R600InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="214MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="214MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1025">1025</th><td>  <b>switch</b> (<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1026">1026</th><td>  <b>default</b>: {</td></tr>
<tr><th id="1027">1027</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="215MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="215MBB">MBB</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1028">1028</th><td>    <em>int</em> <dfn class="local col6 decl" id="216OffsetOpIdx" title='OffsetOpIdx' data-type='int' data-ref="216OffsetOpIdx">OffsetOpIdx</dfn> =</td></tr>
<tr><th id="1029">1029</th><td>        R600::<span class='error' title="no member named &apos;getNamedOperandIdx&apos; in namespace &apos;llvm::R600&apos;">getNamedOperandIdx</span>(MI.getOpcode(), R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::addr);</td></tr>
<tr><th id="1030">1030</th><td>    <i>// addr is a custom operand with multiple MI operands, and only the</i></td></tr>
<tr><th id="1031">1031</th><td><i>    // first MI operand is given a name.</i></td></tr>
<tr><th id="1032">1032</th><td>    <em>int</em> <dfn class="local col7 decl" id="217RegOpIdx" title='RegOpIdx' data-type='int' data-ref="217RegOpIdx">RegOpIdx</dfn> = <a class="local col6 ref" href="#216OffsetOpIdx" title='OffsetOpIdx' data-ref="216OffsetOpIdx">OffsetOpIdx</a> + <var>1</var>;</td></tr>
<tr><th id="1033">1033</th><td>    <em>int</em> <dfn class="local col8 decl" id="218ChanOpIdx" title='ChanOpIdx' data-type='int' data-ref="218ChanOpIdx">ChanOpIdx</dfn> =</td></tr>
<tr><th id="1034">1034</th><td>        R600::<span class='error' title="no member named &apos;getNamedOperandIdx&apos; in namespace &apos;llvm::R600&apos;">getNamedOperandIdx</span>(MI.getOpcode(), R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::chan);</td></tr>
<tr><th id="1035">1035</th><td>    <b>if</b> (<a class="member" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo14isRegisterLoadERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isRegisterLoad' data-ref="_ZNK4llvm13R600InstrInfo14isRegisterLoadERKNS_12MachineInstrE">isRegisterLoad</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>)) {</td></tr>
<tr><th id="1036">1036</th><td>      <em>int</em> <dfn class="local col9 decl" id="219DstOpIdx" title='DstOpIdx' data-type='int' data-ref="219DstOpIdx">DstOpIdx</dfn> =</td></tr>
<tr><th id="1037">1037</th><td>          R600::<span class='error' title="no member named &apos;getNamedOperandIdx&apos; in namespace &apos;llvm::R600&apos;">getNamedOperandIdx</span>(MI.getOpcode(), R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::dst);</td></tr>
<tr><th id="1038">1038</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="220RegIndex" title='RegIndex' data-type='unsigned int' data-ref="220RegIndex">RegIndex</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#217RegOpIdx" title='RegOpIdx' data-ref="217RegOpIdx">RegOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1039">1039</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="221Channel" title='Channel' data-type='unsigned int' data-ref="221Channel">Channel</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#218ChanOpIdx" title='ChanOpIdx' data-ref="218ChanOpIdx">ChanOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1040">1040</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="222Address" title='Address' data-type='unsigned int' data-ref="222Address">Address</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</a>(<a class="local col0 ref" href="#220RegIndex" title='RegIndex' data-ref="220RegIndex">RegIndex</a>, <a class="local col1 ref" href="#221Channel" title='Channel' data-ref="221Channel">Channel</a>);</td></tr>
<tr><th id="1041">1041</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="223OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="223OffsetReg">OffsetReg</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#216OffsetOpIdx" title='OffsetOpIdx' data-ref="216OffsetOpIdx">OffsetOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1042">1042</th><td>      <b>if</b> (OffsetReg == R600::<span class='error' title="no member named &apos;INDIRECT_BASE_ADDR&apos; in namespace &apos;llvm::R600&apos;">INDIRECT_BASE_ADDR</span>) {</td></tr>
<tr><th id="1043">1043</th><td>        <a class="member" href="#_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::R600InstrInfo::buildMovInstr' data-ref="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">buildMovInstr</a>(<a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#219DstOpIdx" title='DstOpIdx' data-ref="219DstOpIdx">DstOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1044">1044</th><td>                      <a class="member" href="#_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col2 ref" href="#222Address" title='Address' data-ref="222Address">Address</a>));</td></tr>
<tr><th id="1045">1045</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1046">1046</th><td>        <a class="member" href="#_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectRead</a>(<a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#219DstOpIdx" title='DstOpIdx' data-ref="219DstOpIdx">DstOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#222Address" title='Address' data-ref="222Address">Address</a>,</td></tr>
<tr><th id="1047">1047</th><td>                          <a class="local col3 ref" href="#223OffsetReg" title='OffsetReg' data-ref="223OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="1048">1048</th><td>      }</td></tr>
<tr><th id="1049">1049</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo15isRegisterStoreERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isRegisterStore' data-ref="_ZNK4llvm13R600InstrInfo15isRegisterStoreERKNS_12MachineInstrE">isRegisterStore</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>)) {</td></tr>
<tr><th id="1050">1050</th><td>      <em>int</em> <dfn class="local col4 decl" id="224ValOpIdx" title='ValOpIdx' data-type='int' data-ref="224ValOpIdx">ValOpIdx</dfn> =</td></tr>
<tr><th id="1051">1051</th><td>          R600::<span class='error' title="no member named &apos;getNamedOperandIdx&apos; in namespace &apos;llvm::R600&apos;">getNamedOperandIdx</span>(MI.getOpcode(), R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::val);</td></tr>
<tr><th id="1052">1052</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="225RegIndex" title='RegIndex' data-type='unsigned int' data-ref="225RegIndex">RegIndex</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#217RegOpIdx" title='RegOpIdx' data-ref="217RegOpIdx">RegOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1053">1053</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="226Channel" title='Channel' data-type='unsigned int' data-ref="226Channel">Channel</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#218ChanOpIdx" title='ChanOpIdx' data-ref="218ChanOpIdx">ChanOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1054">1054</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="227Address" title='Address' data-type='unsigned int' data-ref="227Address">Address</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</a>(<a class="local col5 ref" href="#225RegIndex" title='RegIndex' data-ref="225RegIndex">RegIndex</a>, <a class="local col6 ref" href="#226Channel" title='Channel' data-ref="226Channel">Channel</a>);</td></tr>
<tr><th id="1055">1055</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="228OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="228OffsetReg">OffsetReg</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#216OffsetOpIdx" title='OffsetOpIdx' data-ref="216OffsetOpIdx">OffsetOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1056">1056</th><td>      <b>if</b> (OffsetReg == R600::<span class='error' title="no member named &apos;INDIRECT_BASE_ADDR&apos; in namespace &apos;llvm::R600&apos;">INDIRECT_BASE_ADDR</span>) {</td></tr>
<tr><th id="1057">1057</th><td>        <a class="member" href="#_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::R600InstrInfo::buildMovInstr' data-ref="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">buildMovInstr</a>(<a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="member" href="#_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col7 ref" href="#227Address" title='Address' data-ref="227Address">Address</a>),</td></tr>
<tr><th id="1058">1058</th><td>                      <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#224ValOpIdx" title='ValOpIdx' data-ref="224ValOpIdx">ValOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1059">1059</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1060">1060</th><td>        <a class="member" href="#_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectWrite</a>(<a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#224ValOpIdx" title='ValOpIdx' data-ref="224ValOpIdx">ValOpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1061">1061</th><td>                           <a class="member" href="#_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</a>(<a class="local col5 ref" href="#225RegIndex" title='RegIndex' data-ref="225RegIndex">RegIndex</a>, <a class="local col6 ref" href="#226Channel" title='Channel' data-ref="226Channel">Channel</a>),</td></tr>
<tr><th id="1062">1062</th><td>                           <a class="local col8 ref" href="#228OffsetReg" title='OffsetReg' data-ref="228OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="1063">1063</th><td>      }</td></tr>
<tr><th id="1064">1064</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1065">1065</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1066">1066</th><td>    }</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>    <a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>);</td></tr>
<tr><th id="1069">1069</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1070">1070</th><td>  }</td></tr>
<tr><th id="1071">1071</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;R600_EXTRACT_ELT_V2&apos; in namespace &apos;llvm::R600&apos;">R600_EXTRACT_ELT_V2</span>:</td></tr>
<tr><th id="1072">1072</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;R600_EXTRACT_ELT_V4&apos; in namespace &apos;llvm::R600&apos;">R600_EXTRACT_ELT_V4</span>:</td></tr>
<tr><th id="1073">1073</th><td>    buildIndirectRead(MI.getParent(), MI, MI.getOperand(<var>0</var>).getReg(),</td></tr>
<tr><th id="1074">1074</th><td>                      RI.getHWRegIndex(MI.getOperand(<var>1</var>).getReg()), <i>//  Address</i></td></tr>
<tr><th id="1075">1075</th><td>                      MI.getOperand(<var>2</var>).getReg(),</td></tr>
<tr><th id="1076">1076</th><td>                      RI.getHWRegChan(MI.getOperand(<var>1</var>).getReg()));</td></tr>
<tr><th id="1077">1077</th><td>    <b>break</b>;</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;R600_INSERT_ELT_V2&apos; in namespace &apos;llvm::R600&apos;">R600_INSERT_ELT_V2</span>:</td></tr>
<tr><th id="1079">1079</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;R600_INSERT_ELT_V4&apos; in namespace &apos;llvm::R600&apos;">R600_INSERT_ELT_V4</span>:</td></tr>
<tr><th id="1080">1080</th><td>    buildIndirectWrite(MI.getParent(), MI, MI.getOperand(<var>2</var>).getReg(), <i>// Value</i></td></tr>
<tr><th id="1081">1081</th><td>                       RI.getHWRegIndex(MI.getOperand(<var>1</var>).getReg()),   <i>// Address</i></td></tr>
<tr><th id="1082">1082</th><td>                       MI.getOperand(<var>3</var>).getReg(),                     <i>// Offset</i></td></tr>
<tr><th id="1083">1083</th><td>                       RI.getHWRegChan(MI.getOperand(<var>1</var>).getReg()));   <i>// Channel</i></td></tr>
<tr><th id="1084">1084</th><td>    <b>break</b>;</td></tr>
<tr><th id="1085">1085</th><td>  }</td></tr>
<tr><th id="1086">1086</th><td>  <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1087">1087</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1088">1088</th><td>}</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE" title='llvm::R600InstrInfo::reserveIndirectRegisters' data-ref="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE">reserveIndirectRegisters</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="229Reserved" title='Reserved' data-type='llvm::BitVector &amp;' data-ref="229Reserved">Reserved</dfn>,</td></tr>
<tr><th id="1091">1091</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="230MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="230MF">MF</dfn>,</td></tr>
<tr><th id="1092">1092</th><td>                                             <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> &amp;<dfn class="local col1 decl" id="231TRI" title='TRI' data-type='const llvm::R600RegisterInfo &amp;' data-ref="231TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1093">1093</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col2 decl" id="232ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="232ST">ST</dfn> = <a class="local col0 ref" href="#230MF" title='MF' data-ref="230MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="1094">1094</th><td>  <em>const</em> <a class="type" href="R600FrameLowering.h.html#llvm::R600FrameLowering" title='llvm::R600FrameLowering' data-ref="llvm::R600FrameLowering">R600FrameLowering</a> *<dfn class="local col3 decl" id="233TFL" title='TFL' data-type='const llvm::R600FrameLowering *' data-ref="233TFL">TFL</dfn> = <a class="local col2 ref" href="#232ST" title='ST' data-ref="232ST">ST</a>.<a class="virtual ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget16getFrameLoweringEv" title='llvm::R600Subtarget::getFrameLowering' data-ref="_ZNK4llvm13R600Subtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234StackWidth" title='StackWidth' data-type='unsigned int' data-ref="234StackWidth">StackWidth</dfn> = <a class="local col3 ref" href="#233TFL" title='TFL' data-ref="233TFL">TFL</a>-&gt;<a class="ref" href="AMDGPUFrameLowering.h.html#_ZNK4llvm19AMDGPUFrameLowering13getStackWidthERKNS_15MachineFunctionE" title='llvm::AMDGPUFrameLowering::getStackWidth' data-ref="_ZNK4llvm19AMDGPUFrameLowering13getStackWidthERKNS_15MachineFunctionE">getStackWidth</a>(<a class="local col0 ref" href="#230MF" title='MF' data-ref="230MF">MF</a>);</td></tr>
<tr><th id="1097">1097</th><td>  <em>int</em> <dfn class="local col5 decl" id="235End" title='End' data-type='int' data-ref="235End">End</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexEnd' data-ref="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE">getIndirectIndexEnd</a>(<a class="local col0 ref" href="#230MF" title='MF' data-ref="230MF">MF</a>);</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <b>if</b> (<a class="local col5 ref" href="#235End" title='End' data-ref="235End">End</a> == -<var>1</var>)</td></tr>
<tr><th id="1100">1100</th><td>    <b>return</b>;</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="236Index" title='Index' data-type='int' data-ref="236Index">Index</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexBegin' data-ref="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE">getIndirectIndexBegin</a>(<a class="local col0 ref" href="#230MF" title='MF' data-ref="230MF">MF</a>); <a class="local col6 ref" href="#236Index" title='Index' data-ref="236Index">Index</a> &lt;= <a class="local col5 ref" href="#235End" title='End' data-ref="235End">End</a>; ++<a class="local col6 ref" href="#236Index" title='Index' data-ref="236Index">Index</a>) {</td></tr>
<tr><th id="1103">1103</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="237Chan" title='Chan' data-type='unsigned int' data-ref="237Chan">Chan</dfn> = <var>0</var>; <a class="local col7 ref" href="#237Chan" title='Chan' data-ref="237Chan">Chan</a> &lt; <a class="local col4 ref" href="#234StackWidth" title='StackWidth' data-ref="234StackWidth">StackWidth</a>; ++<a class="local col7 ref" href="#237Chan" title='Chan' data-ref="237Chan">Chan</a>) {</td></tr>
<tr><th id="1104">1104</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="238Reg" title='Reg' data-type='unsigned int' data-ref="238Reg">Reg</dfn> = R600::<span class='error' title="no member named &apos;R600_TReg32RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32RegClass</span>.getRegister((<var>4</var> * Index) + Chan);</td></tr>
<tr><th id="1105">1105</th><td>      TRI.reserveRegisterTuples(Reserved, Reg);</td></tr>
<tr><th id="1106">1106</th><td>    }</td></tr>
<tr><th id="1107">1107</th><td>  }</td></tr>
<tr><th id="1108">1108</th><td>}</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</dfn>() <em>const</em> {</td></tr>
<tr><th id="1111">1111</th><td>  <b>return</b> &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_XRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_XRegClass</span>;</td></tr>
<tr><th id="1112">1112</th><td>}</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectWrite</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="239MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="239MBB">MBB</dfn>,</td></tr>
<tr><th id="1115">1115</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="240I" title='I' data-type='MachineBasicBlock::iterator' data-ref="240I">I</dfn>,</td></tr>
<tr><th id="1116">1116</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="241ValueReg" title='ValueReg' data-type='unsigned int' data-ref="241ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="242Address" title='Address' data-type='unsigned int' data-ref="242Address">Address</dfn>,</td></tr>
<tr><th id="1117">1117</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="243OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="243OffsetReg">OffsetReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1118">1118</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectWrite</a>(<a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>, <a class="local col1 ref" href="#241ValueReg" title='ValueReg' data-ref="241ValueReg">ValueReg</a>, <a class="local col2 ref" href="#242Address" title='Address' data-ref="242Address">Address</a>, <a class="local col3 ref" href="#243OffsetReg" title='OffsetReg' data-ref="243OffsetReg">OffsetReg</a>, <var>0</var>);</td></tr>
<tr><th id="1119">1119</th><td>}</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectWrite</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="244MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="244MBB">MBB</dfn>,</td></tr>
<tr><th id="1122">1122</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="245I" title='I' data-type='MachineBasicBlock::iterator' data-ref="245I">I</dfn>,</td></tr>
<tr><th id="1123">1123</th><td>                                       <em>unsigned</em> <dfn class="local col6 decl" id="246ValueReg" title='ValueReg' data-type='unsigned int' data-ref="246ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="247Address" title='Address' data-type='unsigned int' data-ref="247Address">Address</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="248OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="248OffsetReg">OffsetReg</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="249AddrChan" title='AddrChan' data-type='unsigned int' data-ref="249AddrChan">AddrChan</dfn>) <em>const</em> {</td></tr>
<tr><th id="1126">1126</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="250AddrReg" title='AddrReg' data-type='unsigned int' data-ref="250AddrReg">AddrReg</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>  <b>switch</b> (<a class="local col9 ref" href="#249AddrChan" title='AddrChan' data-ref="249AddrChan">AddrChan</a>) {</td></tr>
<tr><th id="1128">1128</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid Channel&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1128)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid Channel"</q>);</td></tr>
<tr><th id="1129">1129</th><td>    <b>case</b> <var>0</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_AddrRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_AddrRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1130">1130</th><td>    <b>case</b> <var>1</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_Addr_YRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Addr_YRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1131">1131</th><td>    <b>case</b> <var>2</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_Addr_ZRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Addr_ZRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1132">1132</th><td>    <b>case</b> <var>3</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_Addr_WRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Addr_WRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1133">1133</th><td>  }</td></tr>
<tr><th id="1134">1134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="251MOVA" title='MOVA' data-type='llvm::MachineInstr *' data-ref="251MOVA">MOVA</dfn> = buildDefaultInstruction(*MBB, I, R600::<span class='error' title="no member named &apos;MOVA_INT_eg&apos; in namespace &apos;llvm::R600&apos;">MOVA_INT_eg</span>,</td></tr>
<tr><th id="1135">1135</th><td>                                               R600::<span class='error' title="no member named &apos;AR_X&apos; in namespace &apos;llvm::R600&apos;">AR_X</span>, OffsetReg);</td></tr>
<tr><th id="1136">1136</th><td>  setImmOperand(*MOVA, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::write, <var>0</var>);</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="252Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="252Mov">Mov</dfn> = buildDefaultInstruction(*MBB, I, R600::<span class='error' title="no member named &apos;MOV&apos; in namespace &apos;llvm::R600&apos;">MOV</span>,</td></tr>
<tr><th id="1139">1139</th><td>                                      AddrReg, ValueReg)</td></tr>
<tr><th id="1140">1140</th><td>                                      .addReg(R600::<span class='error' title="no member named &apos;AR_X&apos; in namespace &apos;llvm::R600&apos;">AR_X</span>,</td></tr>
<tr><th id="1141">1141</th><td>                                           RegState::Implicit | RegState::Kill);</td></tr>
<tr><th id="1142">1142</th><td>  setImmOperand(*Mov, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::dst_rel, <var>1</var>);</td></tr>
<tr><th id="1143">1143</th><td>  <b>return</b> <a class="local col2 ref" href="#252Mov" title='Mov' data-ref="252Mov">Mov</a>;</td></tr>
<tr><th id="1144">1144</th><td>}</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectRead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="253MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="253MBB">MBB</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="254I" title='I' data-type='MachineBasicBlock::iterator' data-ref="254I">I</dfn>,</td></tr>
<tr><th id="1148">1148</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="255ValueReg" title='ValueReg' data-type='unsigned int' data-ref="255ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="256Address" title='Address' data-type='unsigned int' data-ref="256Address">Address</dfn>,</td></tr>
<tr><th id="1149">1149</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="257OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="257OffsetReg">OffsetReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1150">1150</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectRead</a>(<a class="local col3 ref" href="#253MBB" title='MBB' data-ref="253MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#254I" title='I' data-ref="254I">I</a>, <a class="local col5 ref" href="#255ValueReg" title='ValueReg' data-ref="255ValueReg">ValueReg</a>, <a class="local col6 ref" href="#256Address" title='Address' data-ref="256Address">Address</a>, <a class="local col7 ref" href="#257OffsetReg" title='OffsetReg' data-ref="257OffsetReg">OffsetReg</a>, <var>0</var>);</td></tr>
<tr><th id="1151">1151</th><td>}</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectRead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="258MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="258MBB">MBB</dfn>,</td></tr>
<tr><th id="1154">1154</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="259I" title='I' data-type='MachineBasicBlock::iterator' data-ref="259I">I</dfn>,</td></tr>
<tr><th id="1155">1155</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="260ValueReg" title='ValueReg' data-type='unsigned int' data-ref="260ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="261Address" title='Address' data-type='unsigned int' data-ref="261Address">Address</dfn>,</td></tr>
<tr><th id="1156">1156</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="262OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="262OffsetReg">OffsetReg</dfn>,</td></tr>
<tr><th id="1157">1157</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="263AddrChan" title='AddrChan' data-type='unsigned int' data-ref="263AddrChan">AddrChan</dfn>) <em>const</em> {</td></tr>
<tr><th id="1158">1158</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="264AddrReg" title='AddrReg' data-type='unsigned int' data-ref="264AddrReg">AddrReg</dfn>;</td></tr>
<tr><th id="1159">1159</th><td>  <b>switch</b> (<a class="local col3 ref" href="#263AddrChan" title='AddrChan' data-ref="263AddrChan">AddrChan</a>) {</td></tr>
<tr><th id="1160">1160</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid Channel&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1160)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid Channel"</q>);</td></tr>
<tr><th id="1161">1161</th><td>    <b>case</b> <var>0</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_AddrRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_AddrRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1162">1162</th><td>    <b>case</b> <var>1</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_Addr_YRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Addr_YRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1163">1163</th><td>    <b>case</b> <var>2</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_Addr_ZRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Addr_ZRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1164">1164</th><td>    <b>case</b> <var>3</var>: AddrReg = R600::<span class='error' title="no member named &apos;R600_Addr_WRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Addr_WRegClass</span>.getRegister(Address); <b>break</b>;</td></tr>
<tr><th id="1165">1165</th><td>  }</td></tr>
<tr><th id="1166">1166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="265MOVA" title='MOVA' data-type='llvm::MachineInstr *' data-ref="265MOVA">MOVA</dfn> = buildDefaultInstruction(*MBB, I, R600::<span class='error' title="no member named &apos;MOVA_INT_eg&apos; in namespace &apos;llvm::R600&apos;">MOVA_INT_eg</span>,</td></tr>
<tr><th id="1167">1167</th><td>                                                       R600::<span class='error' title="no member named &apos;AR_X&apos; in namespace &apos;llvm::R600&apos;">AR_X</span>,</td></tr>
<tr><th id="1168">1168</th><td>                                                       OffsetReg);</td></tr>
<tr><th id="1169">1169</th><td>  setImmOperand(*MOVA, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::write, <var>0</var>);</td></tr>
<tr><th id="1170">1170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="266Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="266Mov">Mov</dfn> = buildDefaultInstruction(*MBB, I, R600::<span class='error' title="no member named &apos;MOV&apos; in namespace &apos;llvm::R600&apos;">MOV</span>,</td></tr>
<tr><th id="1171">1171</th><td>                                      ValueReg,</td></tr>
<tr><th id="1172">1172</th><td>                                      AddrReg)</td></tr>
<tr><th id="1173">1173</th><td>                                      .addReg(R600::<span class='error' title="no member named &apos;AR_X&apos; in namespace &apos;llvm::R600&apos;">AR_X</span>,</td></tr>
<tr><th id="1174">1174</th><td>                                           RegState::Implicit | RegState::Kill);</td></tr>
<tr><th id="1175">1175</th><td>  setImmOperand(*Mov, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_rel, <var>1</var>);</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <b>return</b> <a class="local col6 ref" href="#266Mov" title='Mov' data-ref="266Mov">Mov</a>;</td></tr>
<tr><th id="1178">1178</th><td>}</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexBegin' data-ref="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE">getIndirectIndexBegin</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="267MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="267MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1181">1181</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="268MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="268MRI">MRI</dfn> = <a class="local col7 ref" href="#267MF" title='MF' data-ref="267MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1182">1182</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="269MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="269MFI">MFI</dfn> = <a class="local col7 ref" href="#267MF" title='MF' data-ref="267MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1183">1183</th><td>  <em>int</em> <dfn class="local col0 decl" id="270Offset" title='Offset' data-type='int' data-ref="270Offset">Offset</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (<a class="local col9 ref" href="#269MFI" title='MFI' data-ref="269MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" title='llvm::MachineFrameInfo::getNumObjects' data-ref="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv">getNumObjects</a>() == <var>0</var>) {</td></tr>
<tr><th id="1186">1186</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1187">1187</th><td>  }</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>  <b>if</b> (<a class="local col8 ref" href="#268MRI" title='MRI' data-ref="268MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12livein_emptyEv" title='llvm::MachineRegisterInfo::livein_empty' data-ref="_ZNK4llvm19MachineRegisterInfo12livein_emptyEv">livein_empty</a>()) {</td></tr>
<tr><th id="1190">1190</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1191">1191</th><td>  }</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="271IndirectRC" title='IndirectRC' data-type='const llvm::TargetRegisterClass *' data-ref="271IndirectRC">IndirectRC</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</a>();</td></tr>
<tr><th id="1194">1194</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col2 decl" id="272LI" title='LI' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="272LI">LI</dfn> : <a class="local col8 ref" href="#268MRI" title='MRI' data-ref="268MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7liveinsEv" title='llvm::MachineRegisterInfo::liveins' data-ref="_ZNK4llvm19MachineRegisterInfo7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="1195">1195</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="273Reg" title='Reg' data-type='unsigned int' data-ref="273Reg">Reg</dfn> = <a class="local col2 ref" href="#272LI" title='LI' data-ref="272LI">LI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1196">1196</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>) ||</td></tr>
<tr><th id="1197">1197</th><td>        !<a class="local col1 ref" href="#271IndirectRC" title='IndirectRC' data-ref="271IndirectRC">IndirectRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>))</td></tr>
<tr><th id="1198">1198</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="274RegIndex" title='RegIndex' data-type='unsigned int' data-ref="274RegIndex">RegIndex</dfn>;</td></tr>
<tr><th id="1201">1201</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="275RegEnd" title='RegEnd' data-type='unsigned int' data-ref="275RegEnd">RegEnd</dfn>;</td></tr>
<tr><th id="1202">1202</th><td>    <b>for</b> (<a class="local col4 ref" href="#274RegIndex" title='RegIndex' data-ref="274RegIndex">RegIndex</a> = <var>0</var>, <a class="local col5 ref" href="#275RegEnd" title='RegEnd' data-ref="275RegEnd">RegEnd</a> = <a class="local col1 ref" href="#271IndirectRC" title='IndirectRC' data-ref="271IndirectRC">IndirectRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>(); <a class="local col4 ref" href="#274RegIndex" title='RegIndex' data-ref="274RegIndex">RegIndex</a> != <a class="local col5 ref" href="#275RegEnd" title='RegEnd' data-ref="275RegEnd">RegEnd</a>;</td></tr>
<tr><th id="1203">1203</th><td>                                                          ++<a class="local col4 ref" href="#274RegIndex" title='RegIndex' data-ref="274RegIndex">RegIndex</a>) {</td></tr>
<tr><th id="1204">1204</th><td>      <b>if</b> (<a class="local col1 ref" href="#271IndirectRC" title='IndirectRC' data-ref="271IndirectRC">IndirectRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col4 ref" href="#274RegIndex" title='RegIndex' data-ref="274RegIndex">RegIndex</a>) == <a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>)</td></tr>
<tr><th id="1205">1205</th><td>        <b>break</b>;</td></tr>
<tr><th id="1206">1206</th><td>    }</td></tr>
<tr><th id="1207">1207</th><td>    <a class="local col0 ref" href="#270Offset" title='Offset' data-ref="270Offset">Offset</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#270Offset" title='Offset' data-ref="270Offset">Offset</a>, (<em>int</em>)<a class="local col4 ref" href="#274RegIndex" title='RegIndex' data-ref="274RegIndex">RegIndex</a>);</td></tr>
<tr><th id="1208">1208</th><td>  }</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <b>return</b> <a class="local col0 ref" href="#270Offset" title='Offset' data-ref="270Offset">Offset</a> + <var>1</var>;</td></tr>
<tr><th id="1211">1211</th><td>}</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexEnd' data-ref="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE">getIndirectIndexEnd</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="276MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="276MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1214">1214</th><td>  <em>int</em> <dfn class="local col7 decl" id="277Offset" title='Offset' data-type='int' data-ref="277Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="1215">1215</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="278MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="278MFI">MFI</dfn> = <a class="local col6 ref" href="#276MF" title='MF' data-ref="276MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>  <i>// Variable sized objects are not supported</i></td></tr>
<tr><th id="1218">1218</th><td>  <b>if</b> (<a class="local col8 ref" href="#278MFI" title='MFI' data-ref="278MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>()) {</td></tr>
<tr><th id="1219">1219</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1220">1220</th><td>  }</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (<a class="local col8 ref" href="#278MFI" title='MFI' data-ref="278MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" title='llvm::MachineFrameInfo::getNumObjects' data-ref="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv">getNumObjects</a>() == <var>0</var>) {</td></tr>
<tr><th id="1223">1223</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1224">1224</th><td>  }</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col9 decl" id="279ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="279ST">ST</dfn> = <a class="local col6 ref" href="#276MF" title='MF' data-ref="276MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="1227">1227</th><td>  <em>const</em> <a class="type" href="R600FrameLowering.h.html#llvm::R600FrameLowering" title='llvm::R600FrameLowering' data-ref="llvm::R600FrameLowering">R600FrameLowering</a> *<dfn class="local col0 decl" id="280TFL" title='TFL' data-type='const llvm::R600FrameLowering *' data-ref="280TFL">TFL</dfn> = <a class="local col9 ref" href="#279ST" title='ST' data-ref="279ST">ST</a>.<a class="virtual ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget16getFrameLoweringEv" title='llvm::R600Subtarget::getFrameLowering' data-ref="_ZNK4llvm13R600Subtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="281IgnoredFrameReg" title='IgnoredFrameReg' data-type='unsigned int' data-ref="281IgnoredFrameReg">IgnoredFrameReg</dfn>;</td></tr>
<tr><th id="1230">1230</th><td>  <a class="local col7 ref" href="#277Offset" title='Offset' data-ref="277Offset">Offset</a> = <a class="local col0 ref" href="#280TFL" title='TFL' data-ref="280TFL">TFL</a>-&gt;<a class="virtual ref" href="R600FrameLowering.h.html#_ZNK4llvm17R600FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::R600FrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm17R600FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</a>(<a class="local col6 ref" href="#276MF" title='MF' data-ref="276MF">MF</a>, -<var>1</var>, <span class='refarg'><a class="local col1 ref" href="#281IgnoredFrameReg" title='IgnoredFrameReg' data-ref="281IgnoredFrameReg">IgnoredFrameReg</a></span>);</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexBegin' data-ref="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE">getIndirectIndexBegin</a>(<a class="local col6 ref" href="#276MF" title='MF' data-ref="276MF">MF</a>) + <a class="local col7 ref" href="#277Offset" title='Offset' data-ref="277Offset">Offset</a>;</td></tr>
<tr><th id="1233">1233</th><td>}</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv" title='llvm::R600InstrInfo::getMaxAlusPerClause' data-ref="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv">getMaxAlusPerClause</dfn>() <em>const</em> {</td></tr>
<tr><th id="1236">1236</th><td>  <b>return</b> <var>115</var>;</td></tr>
<tr><th id="1237">1237</th><td>}</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="282MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="282MBB">MBB</dfn>,</td></tr>
<tr><th id="1240">1240</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="283I" title='I' data-type='MachineBasicBlock::iterator' data-ref="283I">I</dfn>,</td></tr>
<tr><th id="1241">1241</th><td>                                                  <em>unsigned</em> <dfn class="local col4 decl" id="284Opcode" title='Opcode' data-type='unsigned int' data-ref="284Opcode">Opcode</dfn>,</td></tr>
<tr><th id="1242">1242</th><td>                                                  <em>unsigned</em> <dfn class="local col5 decl" id="285DstReg" title='DstReg' data-type='unsigned int' data-ref="285DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1243">1243</th><td>                                                  <em>unsigned</em> <dfn class="local col6 decl" id="286Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="286Src0Reg">Src0Reg</dfn>,</td></tr>
<tr><th id="1244">1244</th><td>                                                  <em>unsigned</em> <dfn class="local col7 decl" id="287Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="287Src1Reg">Src1Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1245">1245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="288MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="288MIB">MIB</dfn> = BuildMI(MBB, I, MBB.findDebugLoc(I), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode),</td></tr>
<tr><th id="1246">1246</th><td>    DstReg);           <i>// $dst</i></td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <b>if</b> (<a class="local col7 ref" href="#287Src1Reg" title='Src1Reg' data-ref="287Src1Reg">Src1Reg</a>) {</td></tr>
<tr><th id="1249">1249</th><td>    <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)     <i>// $update_exec_mask</i></td></tr>
<tr><th id="1250">1250</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);    <i>// $update_predicate</i></td></tr>
<tr><th id="1251">1251</th><td>  }</td></tr>
<tr><th id="1252">1252</th><td>  <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)        <i>// $write</i></td></tr>
<tr><th id="1253">1253</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $omod</i></td></tr>
<tr><th id="1254">1254</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $dst_rel</i></td></tr>
<tr><th id="1255">1255</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $dst_clamp</i></td></tr>
<tr><th id="1256">1256</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#286Src0Reg" title='Src0Reg' data-ref="286Src0Reg">Src0Reg</a>)  <i>// $src0</i></td></tr>
<tr><th id="1257">1257</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $src0_neg</i></td></tr>
<tr><th id="1258">1258</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $src0_rel</i></td></tr>
<tr><th id="1259">1259</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $src0_abs</i></td></tr>
<tr><th id="1260">1260</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);       <i>// $src0_sel</i></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <b>if</b> (<a class="local col7 ref" href="#287Src1Reg" title='Src1Reg' data-ref="287Src1Reg">Src1Reg</a>) {</td></tr>
<tr><th id="1263">1263</th><td>    <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#287Src1Reg" title='Src1Reg' data-ref="287Src1Reg">Src1Reg</a>) <i>// $src1</i></td></tr>
<tr><th id="1264">1264</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)       <i>// $src1_neg</i></td></tr>
<tr><th id="1265">1265</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)       <i>// $src1_rel</i></td></tr>
<tr><th id="1266">1266</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)       <i>// $src1_abs</i></td></tr>
<tr><th id="1267">1267</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);      <i>// $src1_sel</i></td></tr>
<tr><th id="1268">1268</th><td>  }</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <i>//XXX: The r600g finalizer expects this to be 1, once we've moved the</i></td></tr>
<tr><th id="1271">1271</th><td><i>  //scheduling to the backend, we can change the default to 0.</i></td></tr>
<tr><th id="1272">1272</th><td>  MIB.addImm(<var>1</var>)        <i>// $last</i></td></tr>
<tr><th id="1273">1273</th><td>      .addReg(R600::<span class='error' title="no member named &apos;PRED_SEL_OFF&apos; in namespace &apos;llvm::R600&apos;">PRED_SEL_OFF</span>) <i>// $pred_sel</i></td></tr>
<tr><th id="1274">1274</th><td>      .addImm(<var>0</var>)         <i>// $literal</i></td></tr>
<tr><th id="1275">1275</th><td>      .addImm(<var>0</var>);        <i>// $bank_swizzle</i></td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <b>return</b> <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>;</td></tr>
<tr><th id="1278">1278</th><td>}</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/OPERAND_CASE" data-ref="_M/OPERAND_CASE">OPERAND_CASE</dfn>(Label) \</u></td></tr>
<tr><th id="1281">1281</th><td><u>  case Label: { \</u></td></tr>
<tr><th id="1282">1282</th><td><u>    static const unsigned Ops[] = \</u></td></tr>
<tr><th id="1283">1283</th><td><u>    { \</u></td></tr>
<tr><th id="1284">1284</th><td><u>      Label##_X, \</u></td></tr>
<tr><th id="1285">1285</th><td><u>      Label##_Y, \</u></td></tr>
<tr><th id="1286">1286</th><td><u>      Label##_Z, \</u></td></tr>
<tr><th id="1287">1287</th><td><u>      Label##_W \</u></td></tr>
<tr><th id="1288">1288</th><td><u>    }; \</u></td></tr>
<tr><th id="1289">1289</th><td><u>    return Ops[Slot]; \</u></td></tr>
<tr><th id="1290">1290</th><td><u>  }</u></td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL12getSlotedOpsjj" title='getSlotedOps' data-type='unsigned int getSlotedOps(unsigned int Op, unsigned int Slot)' data-ref="_ZL12getSlotedOpsjj">getSlotedOps</dfn>(<em>unsigned</em>  <dfn class="local col9 decl" id="289Op" title='Op' data-type='unsigned int' data-ref="289Op">Op</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="290Slot" title='Slot' data-type='unsigned int' data-ref="290Slot">Slot</dfn>) {</td></tr>
<tr><th id="1293">1293</th><td>  <b>switch</b> (<a class="local col9 ref" href="#289Op" title='Op' data-ref="289Op">Op</a>) {</td></tr>
<tr><th id="1294">1294</th><td>  <a class="macro" href="#1280" title="case R600::OpName::update_exec_mask: { static const unsigned Ops[] = { R600::OpName::update_exec_mask_X, R600::OpName::update_exec_mask_Y, R600::OpName::update_exec_mask_Z, R600::OpName::update_exec_mask_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::update_exec_mask)</td></tr>
<tr><th id="1295">1295</th><td>  <a class="macro" href="#1280" title="case R600::OpName::update_pred: { static const unsigned Ops[] = { R600::OpName::update_pred_X, R600::OpName::update_pred_Y, R600::OpName::update_pred_Z, R600::OpName::update_pred_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::update_pred)</td></tr>
<tr><th id="1296">1296</th><td>  <a class="macro" href="#1280" title="case R600::OpName::write: { static const unsigned Ops[] = { R600::OpName::write_X, R600::OpName::write_Y, R600::OpName::write_Z, R600::OpName::write_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::write)</td></tr>
<tr><th id="1297">1297</th><td>  <a class="macro" href="#1280" title="case R600::OpName::omod: { static const unsigned Ops[] = { R600::OpName::omod_X, R600::OpName::omod_Y, R600::OpName::omod_Z, R600::OpName::omod_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::omod)</td></tr>
<tr><th id="1298">1298</th><td>  <a class="macro" href="#1280" title="case R600::OpName::dst_rel: { static const unsigned Ops[] = { R600::OpName::dst_rel_X, R600::OpName::dst_rel_Y, R600::OpName::dst_rel_Z, R600::OpName::dst_rel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::dst_rel)</td></tr>
<tr><th id="1299">1299</th><td>  <a class="macro" href="#1280" title="case R600::OpName::clamp: { static const unsigned Ops[] = { R600::OpName::clamp_X, R600::OpName::clamp_Y, R600::OpName::clamp_Z, R600::OpName::clamp_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::clamp)</td></tr>
<tr><th id="1300">1300</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src0: { static const unsigned Ops[] = { R600::OpName::src0_X, R600::OpName::src0_Y, R600::OpName::src0_Z, R600::OpName::src0_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0)</td></tr>
<tr><th id="1301">1301</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src0_neg: { static const unsigned Ops[] = { R600::OpName::src0_neg_X, R600::OpName::src0_neg_Y, R600::OpName::src0_neg_Z, R600::OpName::src0_neg_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_neg)</td></tr>
<tr><th id="1302">1302</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src0_rel: { static const unsigned Ops[] = { R600::OpName::src0_rel_X, R600::OpName::src0_rel_Y, R600::OpName::src0_rel_Z, R600::OpName::src0_rel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_rel)</td></tr>
<tr><th id="1303">1303</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src0_abs: { static const unsigned Ops[] = { R600::OpName::src0_abs_X, R600::OpName::src0_abs_Y, R600::OpName::src0_abs_Z, R600::OpName::src0_abs_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_abs)</td></tr>
<tr><th id="1304">1304</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src0_sel: { static const unsigned Ops[] = { R600::OpName::src0_sel_X, R600::OpName::src0_sel_Y, R600::OpName::src0_sel_Z, R600::OpName::src0_sel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel)</td></tr>
<tr><th id="1305">1305</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src1: { static const unsigned Ops[] = { R600::OpName::src1_X, R600::OpName::src1_Y, R600::OpName::src1_Z, R600::OpName::src1_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1)</td></tr>
<tr><th id="1306">1306</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src1_neg: { static const unsigned Ops[] = { R600::OpName::src1_neg_X, R600::OpName::src1_neg_Y, R600::OpName::src1_neg_Z, R600::OpName::src1_neg_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_neg)</td></tr>
<tr><th id="1307">1307</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src1_rel: { static const unsigned Ops[] = { R600::OpName::src1_rel_X, R600::OpName::src1_rel_Y, R600::OpName::src1_rel_Z, R600::OpName::src1_rel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_rel)</td></tr>
<tr><th id="1308">1308</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src1_abs: { static const unsigned Ops[] = { R600::OpName::src1_abs_X, R600::OpName::src1_abs_Y, R600::OpName::src1_abs_Z, R600::OpName::src1_abs_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_abs)</td></tr>
<tr><th id="1309">1309</th><td>  <a class="macro" href="#1280" title="case R600::OpName::src1_sel: { static const unsigned Ops[] = { R600::OpName::src1_sel_X, R600::OpName::src1_sel_Y, R600::OpName::src1_sel_Z, R600::OpName::src1_sel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel)</td></tr>
<tr><th id="1310">1310</th><td>  <a class="macro" href="#1280" title="case R600::OpName::pred_sel: { static const unsigned Ops[] = { R600::OpName::pred_sel_X, R600::OpName::pred_sel_Y, R600::OpName::pred_sel_Z, R600::OpName::pred_sel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::pred_sel)</td></tr>
<tr><th id="1311">1311</th><td>  <b>default</b>:</td></tr>
<tr><th id="1312">1312</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Wrong Operand&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1312)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Wrong Operand"</q>);</td></tr>
<tr><th id="1313">1313</th><td>  }</td></tr>
<tr><th id="1314">1314</th><td>}</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><u>#undef <a class="macro" href="#1280" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a></u></td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj" title='llvm::R600InstrInfo::buildSlotOfVectorInstruction' data-ref="_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj">buildSlotOfVectorInstruction</dfn>(</td></tr>
<tr><th id="1319">1319</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="291MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="291MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="292MI" title='MI' data-type='llvm::MachineInstr *' data-ref="292MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="293Slot" title='Slot' data-type='unsigned int' data-ref="293Slot">Slot</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="294DstReg" title='DstReg' data-type='unsigned int' data-ref="294DstReg">DstReg</dfn>)</td></tr>
<tr><th id="1320">1320</th><td>    <em>const</em> {</td></tr>
<tr><th id="1321">1321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOpcode() == R600::DOT_4 &amp;&amp; &quot;Not Implemented&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOpcode() == R600::DOT_4 &amp;&amp; \&quot;Not Implemented\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (MI-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;DOT_4&apos; in namespace &apos;llvm::R600&apos;">DOT_4</span> &amp;&amp; <q>"Not Implemented"</q>);</td></tr>
<tr><th id="1322">1322</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="295Opcode" title='Opcode' data-type='unsigned int' data-ref="295Opcode">Opcode</dfn>;</td></tr>
<tr><th id="1323">1323</th><td>  <b>if</b> (ST.getGeneration() &lt;= AMDGPUSubtarget::R700)</td></tr>
<tr><th id="1324">1324</th><td>    Opcode = R600::<span class='error' title="no member named &apos;DOT4_r600&apos; in namespace &apos;llvm::R600&apos;">DOT4_r600</span>;</td></tr>
<tr><th id="1325">1325</th><td>  <b>else</b></td></tr>
<tr><th id="1326">1326</th><td>    Opcode = R600::<span class='error' title="no member named &apos;DOT4_eg&apos; in namespace &apos;llvm::R600&apos;">DOT4_eg</span>;</td></tr>
<tr><th id="1327">1327</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="296I" title='I' data-type='MachineBasicBlock::iterator' data-ref="296I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>;</td></tr>
<tr><th id="1328">1328</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="297Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="297Src0">Src0</dfn> = MI-&gt;getOperand(</td></tr>
<tr><th id="1329">1329</th><td>      getOperandIdx(MI-&gt;getOpcode(), getSlotedOps(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0, Slot)));</td></tr>
<tr><th id="1330">1330</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="298Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="298Src1">Src1</dfn> = MI-&gt;getOperand(</td></tr>
<tr><th id="1331">1331</th><td>      getOperandIdx(MI-&gt;getOpcode(), getSlotedOps(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1, Slot)));</td></tr>
<tr><th id="1332">1332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="299MIB" title='MIB' data-type='llvm::MachineInstr *' data-ref="299MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="member" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(</td></tr>
<tr><th id="1333">1333</th><td>      <span class='refarg'><a class="local col1 ref" href="#291MBB" title='MBB' data-ref="291MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a>, <a class="local col5 ref" href="#295Opcode" title='Opcode' data-ref="295Opcode">Opcode</a>, <a class="local col4 ref" href="#294DstReg" title='DstReg' data-ref="294DstReg">DstReg</a>, <a class="local col7 ref" href="#297Src0" title='Src0' data-ref="297Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#298Src1" title='Src1' data-ref="298Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1334">1334</th><td>  <em>static</em> <em>const</em> <em>unsigned</em>  <dfn class="local col0 decl" id="300Operands" title='Operands' data-type='const unsigned int [14]' data-ref="300Operands">Operands</dfn>[<var>14</var>] = {</td></tr>
<tr><th id="1335">1335</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::update_exec_mask,</td></tr>
<tr><th id="1336">1336</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::update_pred,</td></tr>
<tr><th id="1337">1337</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::write,</td></tr>
<tr><th id="1338">1338</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::omod,</td></tr>
<tr><th id="1339">1339</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::dst_rel,</td></tr>
<tr><th id="1340">1340</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::clamp,</td></tr>
<tr><th id="1341">1341</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_neg,</td></tr>
<tr><th id="1342">1342</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_rel,</td></tr>
<tr><th id="1343">1343</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_abs,</td></tr>
<tr><th id="1344">1344</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_sel,</td></tr>
<tr><th id="1345">1345</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_neg,</td></tr>
<tr><th id="1346">1346</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_rel,</td></tr>
<tr><th id="1347">1347</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_abs,</td></tr>
<tr><th id="1348">1348</th><td>    R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_sel,</td></tr>
<tr><th id="1349">1349</th><td>  };</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="301MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="301MO">MO</dfn> = MI-&gt;getOperand(getOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="1352">1352</th><td>      getSlotedOps(R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::pred_sel, Slot)));</td></tr>
<tr><th id="1353">1353</th><td>  MIB-&gt;getOperand(getOperandIdx(Opcode, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::pred_sel))</td></tr>
<tr><th id="1354">1354</th><td>      .setReg(MO.getReg());</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="302i" title='i' data-type='unsigned int' data-ref="302i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#302i" title='i' data-ref="302i">i</a> &lt; <var>14</var>; <a class="local col2 ref" href="#302i" title='i' data-ref="302i">i</a>++) {</td></tr>
<tr><th id="1357">1357</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="303MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="303MO">MO</dfn> = <a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(</td></tr>
<tr><th id="1358">1358</th><td>        <a class="member" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="tu ref" href="#_ZL12getSlotedOpsjj" title='getSlotedOps' data-use='c' data-ref="_ZL12getSlotedOpsjj">getSlotedOps</a>(<a class="local col0 ref" href="#300Operands" title='Operands' data-ref="300Operands">Operands</a>[<a class="local col2 ref" href="#302i" title='i' data-ref="302i">i</a>], <a class="local col3 ref" href="#293Slot" title='Slot' data-ref="293Slot">Slot</a>)));</td></tr>
<tr><th id="1359">1359</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm()) ? void (0) : __assert_fail (&quot;MO.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1359, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col3 ref" href="#303MO" title='MO' data-ref="303MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1360">1360</th><td>    <a class="member" href="#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB">MIB</a></span>, <a class="local col0 ref" href="#300Operands" title='Operands' data-ref="300Operands">Operands</a>[<a class="local col2 ref" href="#302i" title='i' data-ref="302i">i</a>], <a class="local col3 ref" href="#303MO" title='MO' data-ref="303MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1361">1361</th><td>  }</td></tr>
<tr><th id="1362">1362</th><td>  <a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB">MIB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>20</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="1363">1363</th><td>  <b>return</b> <a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB">MIB</a>;</td></tr>
<tr><th id="1364">1364</th><td>}</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::R600InstrInfo::buildMovImm' data-ref="_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">buildMovImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="304BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="304BB">BB</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="305I" title='I' data-type='MachineBasicBlock::iterator' data-ref="305I">I</dfn>,</td></tr>
<tr><th id="1368">1368</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="306DstReg" title='DstReg' data-type='unsigned int' data-ref="306DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1369">1369</th><td>                                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="307Imm" title='Imm' data-type='uint64_t' data-ref="307Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="1370">1370</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="308MovImm" title='MovImm' data-type='llvm::MachineInstr *' data-ref="308MovImm">MovImm</dfn> = buildDefaultInstruction(BB, I, R600::<span class='error' title="no member named &apos;MOV&apos; in namespace &apos;llvm::R600&apos;">MOV</span>, DstReg,</td></tr>
<tr><th id="1371">1371</th><td>                                                  R600::<span class='error' title="no member named &apos;ALU_LITERAL_X&apos; in namespace &apos;llvm::R600&apos;">ALU_LITERAL_X</span>);</td></tr>
<tr><th id="1372">1372</th><td>  setImmOperand(*MovImm, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::literal, Imm);</td></tr>
<tr><th id="1373">1373</th><td>  <b>return</b> <a class="local col8 ref" href="#308MovImm" title='MovImm' data-ref="308MovImm">MovImm</a>;</td></tr>
<tr><th id="1374">1374</th><td>}</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::R600InstrInfo::buildMovInstr' data-ref="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">buildMovInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="309MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="309MBB">MBB</dfn>,</td></tr>
<tr><th id="1377">1377</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="310I" title='I' data-type='MachineBasicBlock::iterator' data-ref="310I">I</dfn>,</td></tr>
<tr><th id="1378">1378</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="311DstReg" title='DstReg' data-type='unsigned int' data-ref="311DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="312SrcReg" title='SrcReg' data-type='unsigned int' data-ref="312SrcReg">SrcReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1379">1379</th><td>  <b>return</b> buildDefaultInstruction(*MBB, I, R600::<span class='error' title="no member named &apos;MOV&apos; in namespace &apos;llvm::R600&apos;">MOV</span>, DstReg, SrcReg);</td></tr>
<tr><th id="1380">1380</th><td>}</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="313MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="313MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="314Op" title='Op' data-type='unsigned int' data-ref="314Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="1383">1383</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col3 ref" href="#313MI" title='MI' data-ref="313MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col4 ref" href="#314Op" title='Op' data-ref="314Op">Op</a>);</td></tr>
<tr><th id="1384">1384</th><td>}</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="315Opcode" title='Opcode' data-type='unsigned int' data-ref="315Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="316Op" title='Op' data-type='unsigned int' data-ref="316Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="1387">1387</th><td>  <b>return</b> R600::<span class='error' title="no member named &apos;getNamedOperandIdx&apos; in namespace &apos;llvm::R600&apos;">getNamedOperandIdx</span>(Opcode, Op);</td></tr>
<tr><th id="1388">1388</th><td>}</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="317MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="317MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="318Op" title='Op' data-type='unsigned int' data-ref="318Op">Op</dfn>,</td></tr>
<tr><th id="1391">1391</th><td>                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="319Imm" title='Imm' data-type='int64_t' data-ref="319Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="1392">1392</th><td>  <em>int</em> <dfn class="local col0 decl" id="320Idx" title='Idx' data-type='int' data-ref="320Idx">Idx</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI">MI</a>, <a class="local col8 ref" href="#318Op" title='Op' data-ref="318Op">Op</a>);</td></tr>
<tr><th id="1393">1393</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx != -1 &amp;&amp; &quot;Operand not supported for this instruction.&quot;) ? void (0) : __assert_fail (&quot;Idx != -1 &amp;&amp; \&quot;Operand not supported for this instruction.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1393, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#320Idx" title='Idx' data-ref="320Idx">Idx</a> != -<var>1</var> &amp;&amp; <q>"Operand not supported for this instruction."</q>);</td></tr>
<tr><th id="1394">1394</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(Idx).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(Idx).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1394, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#320Idx" title='Idx' data-ref="320Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1395">1395</th><td>  <a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#320Idx" title='Idx' data-ref="320Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#319Imm" title='Imm' data-ref="319Imm">Imm</a>);</td></tr>
<tr><th id="1396">1396</th><td>}</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1399">1399</th><td><i>// Instruction flag getters/setters</i></td></tr>
<tr><th id="1400">1400</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="321MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="321MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="322SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="322SrcIdx">SrcIdx</dfn>,</td></tr>
<tr><th id="1403">1403</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="323Flag" title='Flag' data-type='unsigned int' data-ref="323Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="1404">1404</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="324TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="324TargetFlags">TargetFlags</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode()).TSFlags;</td></tr>
<tr><th id="1405">1405</th><td>  <em>int</em> <dfn class="local col5 decl" id="325FlagIndex" title='FlagIndex' data-type='int' data-ref="325FlagIndex">FlagIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="1406">1406</th><td>  <b>if</b> (<a class="local col3 ref" href="#323Flag" title='Flag' data-ref="323Flag">Flag</a> != <var>0</var>) {</td></tr>
<tr><th id="1407">1407</th><td>    <i>// If we pass something other than the default value of Flag to this</i></td></tr>
<tr><th id="1408">1408</th><td><i>    // function, it means we are want to set a flag on an instruction</i></td></tr>
<tr><th id="1409">1409</th><td><i>    // that uses native encoding.</i></td></tr>
<tr><th id="1410">1410</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((TargetFlags) &amp; R600_InstFlag::NATIVE_OPERANDS)) ? void (0) : __assert_fail (&quot;HAS_NATIVE_OPERANDS(TargetFlags)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1410, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="macro" href="R600Defines.h.html#52" title="((TargetFlags) &amp; R600_InstFlag::NATIVE_OPERANDS)" data-ref="_M/HAS_NATIVE_OPERANDS">HAS_NATIVE_OPERANDS</a>(<a class="local col4 ref" href="#324TargetFlags" title='TargetFlags' data-ref="324TargetFlags">TargetFlags</a>));</td></tr>
<tr><th id="1411">1411</th><td>    <em>bool</em> <dfn class="local col6 decl" id="326IsOP3" title='IsOP3' data-type='bool' data-ref="326IsOP3">IsOP3</dfn> = (<a class="local col4 ref" href="#324TargetFlags" title='TargetFlags' data-ref="324TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::OP3" title='R600_InstFlag::TIF::OP3' data-ref="R600_InstFlag::TIF::OP3">OP3</a>) == <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::TIF::OP3" title='R600_InstFlag::TIF::OP3' data-ref="R600_InstFlag::TIF::OP3">OP3</a>;</td></tr>
<tr><th id="1412">1412</th><td>    <b>switch</b> (<a class="local col3 ref" href="#323Flag" title='Flag' data-ref="323Flag">Flag</a>) {</td></tr>
<tr><th id="1413">1413</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#16" title="(1 &lt;&lt; 0)" data-ref="_M/MO_FLAG_CLAMP">MO_FLAG_CLAMP</a>:</td></tr>
<tr><th id="1414">1414</th><td>      FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::clamp);</td></tr>
<tr><th id="1415">1415</th><td>      <b>break</b>;</td></tr>
<tr><th id="1416">1416</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#19" title="(1 &lt;&lt; 3)" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</a>:</td></tr>
<tr><th id="1417">1417</th><td>      FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::write);</td></tr>
<tr><th id="1418">1418</th><td>      <b>break</b>;</td></tr>
<tr><th id="1419">1419</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#21" title="(1 &lt;&lt; 5)" data-ref="_M/MO_FLAG_NOT_LAST">MO_FLAG_NOT_LAST</a>:</td></tr>
<tr><th id="1420">1420</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#22" title="(1 &lt;&lt; 6)" data-ref="_M/MO_FLAG_LAST">MO_FLAG_LAST</a>:</td></tr>
<tr><th id="1421">1421</th><td>      FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::last);</td></tr>
<tr><th id="1422">1422</th><td>      <b>break</b>;</td></tr>
<tr><th id="1423">1423</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#17" title="(1 &lt;&lt; 1)" data-ref="_M/MO_FLAG_NEG">MO_FLAG_NEG</a>:</td></tr>
<tr><th id="1424">1424</th><td>      <b>switch</b> (<a class="local col2 ref" href="#322SrcIdx" title='SrcIdx' data-ref="322SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="1425">1425</th><td>      <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1426">1426</th><td>        FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_neg);</td></tr>
<tr><th id="1427">1427</th><td>        <b>break</b>;</td></tr>
<tr><th id="1428">1428</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1429">1429</th><td>        FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_neg);</td></tr>
<tr><th id="1430">1430</th><td>        <b>break</b>;</td></tr>
<tr><th id="1431">1431</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1432">1432</th><td>        FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src2_neg);</td></tr>
<tr><th id="1433">1433</th><td>        <b>break</b>;</td></tr>
<tr><th id="1434">1434</th><td>      }</td></tr>
<tr><th id="1435">1435</th><td>      <b>break</b>;</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#18" title="(1 &lt;&lt; 2)" data-ref="_M/MO_FLAG_ABS">MO_FLAG_ABS</a>:</td></tr>
<tr><th id="1438">1438</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!IsOP3 &amp;&amp; &quot;Cannot set absolute value modifier for OP3 &quot; &quot;instructions.&quot;) ? void (0) : __assert_fail (&quot;!IsOP3 &amp;&amp; \&quot;Cannot set absolute value modifier for OP3 \&quot; \&quot;instructions.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1439, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#326IsOP3" title='IsOP3' data-ref="326IsOP3">IsOP3</a> &amp;&amp; <q>"Cannot set absolute value modifier for OP3 "</q></td></tr>
<tr><th id="1439">1439</th><td>                       <q>"instructions."</q>);</td></tr>
<tr><th id="1440">1440</th><td>      (<em>void</em>)<a class="local col6 ref" href="#326IsOP3" title='IsOP3' data-ref="326IsOP3">IsOP3</a>;</td></tr>
<tr><th id="1441">1441</th><td>      <b>switch</b> (<a class="local col2 ref" href="#322SrcIdx" title='SrcIdx' data-ref="322SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="1442">1442</th><td>      <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1443">1443</th><td>        FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_abs);</td></tr>
<tr><th id="1444">1444</th><td>        <b>break</b>;</td></tr>
<tr><th id="1445">1445</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1446">1446</th><td>        FlagIndex = getOperandIdx(MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_abs);</td></tr>
<tr><th id="1447">1447</th><td>        <b>break</b>;</td></tr>
<tr><th id="1448">1448</th><td>      }</td></tr>
<tr><th id="1449">1449</th><td>      <b>break</b>;</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td>    <b>default</b>:</td></tr>
<tr><th id="1452">1452</th><td>      <a class="local col5 ref" href="#325FlagIndex" title='FlagIndex' data-ref="325FlagIndex">FlagIndex</a> = -<var>1</var>;</td></tr>
<tr><th id="1453">1453</th><td>      <b>break</b>;</td></tr>
<tr><th id="1454">1454</th><td>    }</td></tr>
<tr><th id="1455">1455</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FlagIndex != -1 &amp;&amp; &quot;Flag not supported for this instruction&quot;) ? void (0) : __assert_fail (&quot;FlagIndex != -1 &amp;&amp; \&quot;Flag not supported for this instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1455, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#325FlagIndex" title='FlagIndex' data-ref="325FlagIndex">FlagIndex</a> != -<var>1</var> &amp;&amp; <q>"Flag not supported for this instruction"</q>);</td></tr>
<tr><th id="1456">1456</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1457">1457</th><td>      <a class="local col5 ref" href="#325FlagIndex" title='FlagIndex' data-ref="325FlagIndex">FlagIndex</a> = <a class="macro" href="R600Defines.h.html#27" title="(((TargetFlags) &gt;&gt; 7) &amp; 0x3)" data-ref="_M/GET_FLAG_OPERAND_IDX">GET_FLAG_OPERAND_IDX</a>(<a class="local col4 ref" href="#324TargetFlags" title='TargetFlags' data-ref="324TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="1458">1458</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FlagIndex != 0 &amp;&amp; &quot;Instruction flags not supported for this instruction&quot;) ? void (0) : __assert_fail (&quot;FlagIndex != 0 &amp;&amp; \&quot;Instruction flags not supported for this instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1459, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#325FlagIndex" title='FlagIndex' data-ref="325FlagIndex">FlagIndex</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1459">1459</th><td>         <q>"Instruction flags not supported for this instruction"</q>);</td></tr>
<tr><th id="1460">1460</th><td>  }</td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="327FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="327FlagOp">FlagOp</dfn> = <a class="local col1 ref" href="#321MI" title='MI' data-ref="321MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#325FlagIndex" title='FlagIndex' data-ref="325FlagIndex">FlagIndex</a>);</td></tr>
<tr><th id="1463">1463</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FlagOp.isImm()) ? void (0) : __assert_fail (&quot;FlagOp.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1463, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#327FlagOp" title='FlagOp' data-ref="327FlagOp">FlagOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1464">1464</th><td>  <b>return</b> <a class="local col7 ref" href="#327FlagOp" title='FlagOp' data-ref="327FlagOp">FlagOp</a>;</td></tr>
<tr><th id="1465">1465</th><td>}</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="328MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="328MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="329Operand" title='Operand' data-type='unsigned int' data-ref="329Operand">Operand</dfn>,</td></tr>
<tr><th id="1468">1468</th><td>                            <em>unsigned</em> <dfn class="local col0 decl" id="330Flag" title='Flag' data-type='unsigned int' data-ref="330Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="1469">1469</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="331TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="331TargetFlags">TargetFlags</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode()).TSFlags;</td></tr>
<tr><th id="1470">1470</th><td>  <b>if</b> (<a class="local col0 ref" href="#330Flag" title='Flag' data-ref="330Flag">Flag</a> == <var>0</var>) {</td></tr>
<tr><th id="1471">1471</th><td>    <b>return</b>;</td></tr>
<tr><th id="1472">1472</th><td>  }</td></tr>
<tr><th id="1473">1473</th><td>  <b>if</b> (<a class="macro" href="R600Defines.h.html#52" title="((TargetFlags) &amp; R600_InstFlag::NATIVE_OPERANDS)" data-ref="_M/HAS_NATIVE_OPERANDS">HAS_NATIVE_OPERANDS</a>(<a class="local col1 ref" href="#331TargetFlags" title='TargetFlags' data-ref="331TargetFlags">TargetFlags</a>)) {</td></tr>
<tr><th id="1474">1474</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="332FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="332FlagOp">FlagOp</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a></span>, <a class="local col9 ref" href="#329Operand" title='Operand' data-ref="329Operand">Operand</a>, <a class="local col0 ref" href="#330Flag" title='Flag' data-ref="330Flag">Flag</a>);</td></tr>
<tr><th id="1475">1475</th><td>    <b>if</b> (<a class="local col0 ref" href="#330Flag" title='Flag' data-ref="330Flag">Flag</a> == <a class="macro" href="R600Defines.h.html#21" title="(1 &lt;&lt; 5)" data-ref="_M/MO_FLAG_NOT_LAST">MO_FLAG_NOT_LAST</a>) {</td></tr>
<tr><th id="1476">1476</th><td>      <a class="member" href="#_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</a>(<span class='refarg'><a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a></span>, <a class="local col9 ref" href="#329Operand" title='Operand' data-ref="329Operand">Operand</a>, <a class="macro" href="R600Defines.h.html#22" title="(1 &lt;&lt; 6)" data-ref="_M/MO_FLAG_LAST">MO_FLAG_LAST</a>);</td></tr>
<tr><th id="1477">1477</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#330Flag" title='Flag' data-ref="330Flag">Flag</a> == <a class="macro" href="R600Defines.h.html#19" title="(1 &lt;&lt; 3)" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</a>) {</td></tr>
<tr><th id="1478">1478</th><td>      <a class="member" href="#_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</a>(<span class='refarg'><a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a></span>, <a class="local col9 ref" href="#329Operand" title='Operand' data-ref="329Operand">Operand</a>, <a class="local col0 ref" href="#330Flag" title='Flag' data-ref="330Flag">Flag</a>);</td></tr>
<tr><th id="1479">1479</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1480">1480</th><td>      <a class="local col2 ref" href="#332FlagOp" title='FlagOp' data-ref="332FlagOp">FlagOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>1</var>);</td></tr>
<tr><th id="1481">1481</th><td>    }</td></tr>
<tr><th id="1482">1482</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1483">1483</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="333FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="333FlagOp">FlagOp</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a></span>, <a class="local col9 ref" href="#329Operand" title='Operand' data-ref="329Operand">Operand</a>);</td></tr>
<tr><th id="1484">1484</th><td>      <a class="local col3 ref" href="#333FlagOp" title='FlagOp' data-ref="333FlagOp">FlagOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#333FlagOp" title='FlagOp' data-ref="333FlagOp">FlagOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() | (<a class="local col0 ref" href="#330Flag" title='Flag' data-ref="330Flag">Flag</a> &lt;&lt; (<a class="macro" href="R600Defines.h.html#23" title="7" data-ref="_M/NUM_MO_FLAGS">NUM_MO_FLAGS</a> * <a class="local col9 ref" href="#329Operand" title='Operand' data-ref="329Operand">Operand</a>)));</td></tr>
<tr><th id="1485">1485</th><td>  }</td></tr>
<tr><th id="1486">1486</th><td>}</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="334MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="334MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="335Operand" title='Operand' data-type='unsigned int' data-ref="335Operand">Operand</dfn>,</td></tr>
<tr><th id="1489">1489</th><td>                              <em>unsigned</em> <dfn class="local col6 decl" id="336Flag" title='Flag' data-type='unsigned int' data-ref="336Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="1490">1490</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="337TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="337TargetFlags">TargetFlags</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode()).TSFlags;</td></tr>
<tr><th id="1491">1491</th><td>  <b>if</b> (<a class="macro" href="R600Defines.h.html#52" title="((TargetFlags) &amp; R600_InstFlag::NATIVE_OPERANDS)" data-ref="_M/HAS_NATIVE_OPERANDS">HAS_NATIVE_OPERANDS</a>(<a class="local col7 ref" href="#337TargetFlags" title='TargetFlags' data-ref="337TargetFlags">TargetFlags</a>)) {</td></tr>
<tr><th id="1492">1492</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="338FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="338FlagOp">FlagOp</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col4 ref" href="#334MI" title='MI' data-ref="334MI">MI</a></span>, <a class="local col5 ref" href="#335Operand" title='Operand' data-ref="335Operand">Operand</a>, <a class="local col6 ref" href="#336Flag" title='Flag' data-ref="336Flag">Flag</a>);</td></tr>
<tr><th id="1493">1493</th><td>    <a class="local col8 ref" href="#338FlagOp" title='FlagOp' data-ref="338FlagOp">FlagOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="1494">1494</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1495">1495</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="339FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="339FlagOp">FlagOp</dfn> = <a class="member" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col4 ref" href="#334MI" title='MI' data-ref="334MI">MI</a></span>);</td></tr>
<tr><th id="1496">1496</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="340InstFlags" title='InstFlags' data-type='unsigned int' data-ref="340InstFlags">InstFlags</dfn> = <a class="local col9 ref" href="#339FlagOp" title='FlagOp' data-ref="339FlagOp">FlagOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1497">1497</th><td>    <a class="local col0 ref" href="#340InstFlags" title='InstFlags' data-ref="340InstFlags">InstFlags</a> &amp;= ~(<a class="local col6 ref" href="#336Flag" title='Flag' data-ref="336Flag">Flag</a> &lt;&lt; (<a class="macro" href="R600Defines.h.html#23" title="7" data-ref="_M/NUM_MO_FLAGS">NUM_MO_FLAGS</a> * <a class="local col5 ref" href="#335Operand" title='Operand' data-ref="335Operand">Operand</a>));</td></tr>
<tr><th id="1498">1498</th><td>    <a class="local col9 ref" href="#339FlagOp" title='FlagOp' data-ref="339FlagOp">FlagOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#340InstFlags" title='InstFlags' data-ref="340InstFlags">InstFlags</a>);</td></tr>
<tr><th id="1499">1499</th><td>  }</td></tr>
<tr><th id="1500">1500</th><td>}</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::R600InstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(</td></tr>
<tr><th id="1503">1503</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="341Kind" title='Kind' data-type='unsigned int' data-ref="341Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="1504">1504</th><td>  <b>switch</b> (<a class="local col1 ref" href="#341Kind" title='Kind' data-ref="341Kind">Kind</a>) {</td></tr>
<tr><th id="1505">1505</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::Stack" title='llvm::PseudoSourceValue::PSVKind::Stack' data-ref="llvm::PseudoSourceValue::PSVKind::Stack">Stack</a>:</td></tr>
<tr><th id="1506">1506</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::FixedStack" title='llvm::PseudoSourceValue::PSVKind::FixedStack' data-ref="llvm::PseudoSourceValue::PSVKind::FixedStack">FixedStack</a>:</td></tr>
<tr><th id="1507">1507</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>;</td></tr>
<tr><th id="1508">1508</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::ConstantPool" title='llvm::PseudoSourceValue::PSVKind::ConstantPool' data-ref="llvm::PseudoSourceValue::PSVKind::ConstantPool">ConstantPool</a>:</td></tr>
<tr><th id="1509">1509</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::GOT" title='llvm::PseudoSourceValue::PSVKind::GOT' data-ref="llvm::PseudoSourceValue::PSVKind::GOT">GOT</a>:</td></tr>
<tr><th id="1510">1510</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::JumpTable" title='llvm::PseudoSourceValue::PSVKind::JumpTable' data-ref="llvm::PseudoSourceValue::PSVKind::JumpTable">JumpTable</a>:</td></tr>
<tr><th id="1511">1511</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::GlobalValueCallEntry" title='llvm::PseudoSourceValue::PSVKind::GlobalValueCallEntry' data-ref="llvm::PseudoSourceValue::PSVKind::GlobalValueCallEntry">GlobalValueCallEntry</a>:</td></tr>
<tr><th id="1512">1512</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::ExternalSymbolCallEntry" title='llvm::PseudoSourceValue::PSVKind::ExternalSymbolCallEntry' data-ref="llvm::PseudoSourceValue::PSVKind::ExternalSymbolCallEntry">ExternalSymbolCallEntry</a>:</td></tr>
<tr><th id="1513">1513</th><td>  <i>// CapTable is not used on AMDGPU but we still need to handle it to</i></td></tr>
<tr><th id="1514">1514</th><td><i>  // avoid assertions during PseudoSourceValueManager ctor</i></td></tr>
<tr><th id="1515">1515</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::CapTable" title='llvm::PseudoSourceValue::PSVKind::CapTable' data-ref="llvm::PseudoSourceValue::PSVKind::CapTable">CapTable</a>:</td></tr>
<tr><th id="1516">1516</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::TargetCustom" title='llvm::PseudoSourceValue::PSVKind::TargetCustom' data-ref="llvm::PseudoSourceValue::PSVKind::TargetCustom">TargetCustom</a>:</td></tr>
<tr><th id="1517">1517</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>;</td></tr>
<tr><th id="1518">1518</th><td>  }</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid pseudo source kind&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp&quot;, 1520)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid pseudo source kind"</q>);</td></tr>
<tr><th id="1521">1521</th><td>}</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
