// Seed: 3549250205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  tri0 id_8 = 1, id_9;
endmodule : SymbolIdentifier
module module_1 (
    input  wand  id_0,
    output tri1  id_1,
    input  logic id_2
);
  assign id_1 = id_0;
  always id_1 = 1;
  logic id_4;
  assign id_4 = id_2;
  wire id_5;
  reg id_6, id_7, id_8, id_9;
  assign id_8 = id_7;
  always id_7 <= id_4;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_5,
      id_12,
      id_5,
      id_5
  );
  wire id_13;
endmodule
