// Seed: 1593355761
module module_0 (
    input  wor   id_0,
    input  wor   id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri   id_5,
    output tri   id_6,
    output wand  id_7,
    input  uwire id_8,
    input  tri0  id_9
);
  assign id_7 = id_3;
  id_11(
      id_11 && 1 & id_3 & ~(1 == 1'b0) + id_8, id_11, 1, id_4, (1'b0) - (1), id_4, id_11
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input wor id_3,
    input tri0 id_4,
    inout tri1 id_5,
    input tri id_6,
    input wor id_7,
    output wire id_8,
    input tri1 id_9,
    input wire id_10,
    input wire id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wor id_15,
    output wor id_16,
    input uwire id_17,
    output wor id_18,
    output tri1 id_19,
    input tri0 id_20,
    input uwire id_21,
    input tri1 id_22,
    output wand id_23
    , id_36,
    output supply1 id_24,
    output tri1 id_25,
    input uwire id_26,
    output supply1 id_27,
    output wand id_28,
    input tri id_29,
    input wor id_30,
    output wand id_31,
    input tri0 id_32,
    input tri id_33
    , id_37 = (id_37),
    input tri0 id_34
);
  tri1 id_38, id_39 = 1;
  module_0(
      id_6, id_3, id_31, id_21, id_3, id_8, id_8, id_19, id_21, id_15
  );
endmodule
