Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 23:01:01 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file modulator_wrapper_timing_summary_routed.rpt -pb modulator_wrapper_timing_summary_routed.pb -rpx modulator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : modulator_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.363        0.000                      0                  227        0.102        0.000                      0                  227        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p               3.363        0.000                      0                  227        0.102        0.000                      0                  227        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_p                       
(none)                      clk_p         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 pwmmodulator/sine/sine_s_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 3.974ns (60.222%)  route 2.625ns (39.778%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.842     5.605    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.059 f  pwmmodulator/sine/sine_s_reg/DOADO[2]
                         net (fo=4, routed)           1.129     9.188    pwmmodulator/sine/DOADO[2]
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124     9.312 r  pwmmodulator/sine/gtOp_carry_i_7/O
                         net (fo=1, routed)           0.000     9.312    pwmmodulator/pwmmodule/S[1]
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.862 r  pwmmodulator/pwmmodule/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    pwmmodulator/pwmmodule/gtOp_carry_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.019 r  pwmmodulator/pwmmodule/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.828    10.846    pwmmodulator/pwmmodule/CO[0]
    SLICE_X107Y42        LUT3 (Prop_lut3_I0_O)        0.357    11.203 r  pwmmodulator/pwmmodule/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.669    11.872    pwmmodulator/pwmmodule/FSM_sequential_state[0]_i_2_n_0
    SLICE_X107Y42        LUT6 (Prop_lut6_I0_O)        0.332    12.204 r  pwmmodulator/pwmmodule/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.204    pwmmodulator/pwmmodule/FSM_sequential_state[0]_i_1_n_0
    SLICE_X107Y42        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.696    15.179    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y42        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.394    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X107Y42        FDRE (Setup_fdre_C_D)        0.029    15.567    pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 pwmmodulator/sine/sine_s_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 3.738ns (62.710%)  route 2.223ns (37.290%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.842     5.605    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.059 f  pwmmodulator/sine/sine_s_reg/DOADO[2]
                         net (fo=4, routed)           1.129     9.188    pwmmodulator/sine/DOADO[2]
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124     9.312 r  pwmmodulator/sine/gtOp_carry_i_7/O
                         net (fo=1, routed)           0.000     9.312    pwmmodulator/pwmmodule/S[1]
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.862 r  pwmmodulator/pwmmodule/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    pwmmodulator/pwmmodule/gtOp_carry_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.019 f  pwmmodulator/pwmmodule/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.610    10.629    pwmmodulator/pwmmodule/CO[0]
    SLICE_X106Y42        LUT6 (Prop_lut6_I0_O)        0.329    10.958 r  pwmmodulator/pwmmodule/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.484    11.442    pwmmodulator/pwmmodule/FSM_sequential_state[1]_i_3_n_0
    SLICE_X106Y42        LUT6 (Prop_lut6_I1_O)        0.124    11.566 r  pwmmodulator/pwmmodule/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.566    pwmmodulator/pwmmodule/FSM_sequential_state[1]_i_1_n_0
    SLICE_X106Y42        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.696    15.179    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X106Y42        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.394    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X106Y42        FDRE (Setup_fdre_C_D)        0.029    15.567    pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.142ns (40.702%)  route 3.121ns (59.298%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.874     5.636    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y35        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/Q
                         net (fo=4, routed)           1.109     7.202    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]
    SLICE_X109Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.326 r  pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.326    pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.876    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X109Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X109Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.218    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X109Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.489 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.996     9.485    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.399     9.884 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.015    10.899    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.694    15.177    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[4]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X110Y36        FDRE (Setup_fdre_C_R)       -0.633    14.943    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.142ns (40.702%)  route 3.121ns (59.298%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.874     5.636    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y35        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/Q
                         net (fo=4, routed)           1.109     7.202    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]
    SLICE_X109Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.326 r  pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.326    pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.876    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X109Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X109Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.218    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X109Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.489 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.996     9.485    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.399     9.884 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.015    10.899    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.694    15.177    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[5]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X110Y36        FDRE (Setup_fdre_C_R)       -0.633    14.943    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.142ns (40.702%)  route 3.121ns (59.298%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.874     5.636    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y35        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/Q
                         net (fo=4, routed)           1.109     7.202    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]
    SLICE_X109Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.326 r  pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.326    pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.876    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X109Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X109Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.218    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X109Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.489 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.996     9.485    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.399     9.884 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.015    10.899    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.694    15.177    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[6]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X110Y36        FDRE (Setup_fdre_C_R)       -0.633    14.943    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.142ns (40.702%)  route 3.121ns (59.298%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.874     5.636    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y35        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/Q
                         net (fo=4, routed)           1.109     7.202    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]
    SLICE_X109Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.326 r  pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.326    pwmmodulator/pwmmodule/fsm_ce/i__carry_i_6__0_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.876    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X109Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X109Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.218    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X109Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.489 r  pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.996     9.485    pwmmodulator/pwmmodule/fsm_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.399     9.884 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.015    10.899    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.694    15.177    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y36        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[7]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X110Y36        FDRE (Setup_fdre_C_R)       -0.633    14.943    pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.712ns (31.938%)  route 3.648ns (68.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.797     5.559    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y38        FDRE (Prop_fdre_C_Q)         0.518     6.077 r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.444     6.521    pwmmodulator/freq_ce/freq_cnt_s_reg[1]
    SLICE_X103Y38        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  pwmmodulator/freq_ce/i__carry_i_1__0/O
                         net (fo=2, routed)           0.499     7.145    pwmmodulator/freq_ce/i__carry_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.740 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.740    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.857    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.345     9.436    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360    10.920    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619    15.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/C
                         clock pessimism              0.457    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X102Y38        FDRE (Setup_fdre_C_R)       -0.524    15.000    pwmmodulator/freq_ce/freq_cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.712ns (31.938%)  route 3.648ns (68.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.797     5.559    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y38        FDRE (Prop_fdre_C_Q)         0.518     6.077 r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.444     6.521    pwmmodulator/freq_ce/freq_cnt_s_reg[1]
    SLICE_X103Y38        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  pwmmodulator/freq_ce/i__carry_i_1__0/O
                         net (fo=2, routed)           0.499     7.145    pwmmodulator/freq_ce/i__carry_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.740 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.740    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.857    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.345     9.436    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360    10.920    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619    15.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
                         clock pessimism              0.457    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X102Y38        FDRE (Setup_fdre_C_R)       -0.524    15.000    pwmmodulator/freq_ce/freq_cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.712ns (31.938%)  route 3.648ns (68.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.797     5.559    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y38        FDRE (Prop_fdre_C_Q)         0.518     6.077 r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.444     6.521    pwmmodulator/freq_ce/freq_cnt_s_reg[1]
    SLICE_X103Y38        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  pwmmodulator/freq_ce/i__carry_i_1__0/O
                         net (fo=2, routed)           0.499     7.145    pwmmodulator/freq_ce/i__carry_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.740 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.740    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.857    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.345     9.436    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360    10.920    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619    15.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/C
                         clock pessimism              0.457    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X102Y38        FDRE (Setup_fdre_C_R)       -0.524    15.000    pwmmodulator/freq_ce/freq_cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.712ns (31.938%)  route 3.648ns (68.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.797     5.559    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y38        FDRE (Prop_fdre_C_Q)         0.518     6.077 r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.444     6.521    pwmmodulator/freq_ce/freq_cnt_s_reg[1]
    SLICE_X103Y38        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  pwmmodulator/freq_ce/i__carry_i_1__0/O
                         net (fo=2, routed)           0.499     7.145    pwmmodulator/freq_ce/i__carry_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.740 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.740    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.857    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__1_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.345     9.436    pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360    10.920    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619    15.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                         clock pessimism              0.457    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X102Y38        FDRE (Setup_fdre_C_R)       -0.524    15.000    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  4.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.944%)  route 0.203ns (59.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.611     1.558    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y40        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  pwmmodulator/sine/ampl_cnt_s_reg[5]/Q
                         net (fo=1, routed)           0.203     1.902    pwmmodulator/sine/ampl_cnt_s[5]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.800    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.829%)  route 0.204ns (59.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.611     1.558    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X105Y41        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y41        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  pwmmodulator/sine/ampl_cnt_s_reg[1]/Q
                         net (fo=1, routed)           0.204     1.903    pwmmodulator/sine/ampl_cnt_s[1]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.800    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.611     1.558    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y40        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  pwmmodulator/sine/ampl_cnt_s_reg[4]/Q
                         net (fo=1, routed)           0.266     1.965    pwmmodulator/sine/ampl_cnt_s[4]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.800    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.540%)  route 0.267ns (65.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.611     1.558    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y40        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  pwmmodulator/sine/ampl_cnt_s_reg[0]/Q
                         net (fo=1, routed)           0.267     1.966    pwmmodulator/sine/ampl_cnt_s[0]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.800    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.061%)  route 0.073ns (25.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.610     1.557    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X104Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y39        FDRE (Prop_fdre_C_Q)         0.164     1.721 r  pwmmodulator/counterampl/cnt_out_s_reg[2]/Q
                         net (fo=6, routed)           0.073     1.794    pwmmodulator/counterampl/Q[2]
    SLICE_X105Y39        LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  pwmmodulator/counterampl/cnt_out_s[5]_i_2/O
                         net (fo=1, routed)           0.000     1.839    pwmmodulator/counterampl/plusOp[5]
    SLICE_X105Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.880     2.074    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[5]/C
                         clock pessimism             -0.504     1.570    
    SLICE_X105Y39        FDRE (Hold_fdre_C_D)         0.092     1.662    pwmmodulator/counterampl/cnt_out_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.594%)  route 0.261ns (61.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.610     1.557    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X104Y38        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y38        FDRE (Prop_fdre_C_Q)         0.164     1.721 r  pwmmodulator/sine/ampl_cnt_s_reg[6]/Q
                         net (fo=1, routed)           0.261     1.982    pwmmodulator/sine/ampl_cnt_s[6]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.800    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.437%)  route 0.263ns (61.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.611     1.558    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X104Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y40        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  pwmmodulator/sine/ampl_cnt_s_reg[2]/Q
                         net (fo=1, routed)           0.263     1.985    pwmmodulator/sine/ampl_cnt_s[2]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.800    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.118%)  route 0.266ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.611     1.558    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X104Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y40        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  pwmmodulator/sine/ampl_cnt_s_reg[7]/Q
                         net (fo=1, routed)           0.266     1.988    pwmmodulator/sine/ampl_cnt_s[7]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.800    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/ampl_cnt_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.610     1.557    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  pwmmodulator/counterampl/cnt_out_s_reg[3]/Q
                         net (fo=5, routed)           0.133     1.831    pwmmodulator/sine/D[3]
    SLICE_X105Y38        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.880     2.074    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X105Y38        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[3]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X105Y38        FDRE (Hold_fdre_C_D)         0.070     1.643    pwmmodulator/sine/ampl_cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.574%)  route 0.116ns (35.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.610     1.557    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X104Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y39        FDRE (Prop_fdre_C_Q)         0.164     1.721 r  pwmmodulator/counterampl/cnt_out_s_reg[0]/Q
                         net (fo=8, routed)           0.116     1.837    pwmmodulator/counterampl/Q[0]
    SLICE_X105Y39        LUT5 (Prop_lut5_I2_O)        0.048     1.885 r  pwmmodulator/counterampl/cnt_out_s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    pwmmodulator/counterampl/plusOp[4]
    SLICE_X105Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.880     2.074    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
                         clock pessimism             -0.504     1.570    
    SLICE_X105Y39        FDRE (Hold_fdre_C_D)         0.107     1.677    pwmmodulator/counterampl/cnt_out_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y16   pwmmodulator/sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_p_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y39  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y39  pwmmodulator/counterampl/cnt_out_s_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_p
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 4.102ns (62.617%)  route 2.449ns (37.383%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.877     5.639    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y42        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y42        FDRE (Prop_fdre_C_Q)         0.456     6.095 r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.555     6.651    pwmmodulator/pwmmodule/state__0[0]
    SLICE_X107Y42        LUT2 (Prop_lut2_I0_O)        0.124     6.775 r  pwmmodulator/pwmmodule/pwm_out_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.894     8.669    pwm_out_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    12.191 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.191    pwm_out
    T22                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.409ns (71.092%)  route 0.573ns (28.908%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X106Y42        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDRE (Prop_fdre_C_Q)         0.141     1.726 f  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.145     1.871    pwmmodulator/pwmmodule/state__0[1]
    SLICE_X107Y42        LUT2 (Prop_lut2_I1_O)        0.045     1.916 r  pwmmodulator/pwmmodule/pwm_out_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.428     2.344    pwm_out_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.567 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.567    pwm_out
    T22                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_p

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.471ns (25.971%)  route 4.192ns (74.029%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360     5.663    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.471ns (25.971%)  route 4.192ns (74.029%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360     5.663    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.471ns (25.971%)  route 4.192ns (74.029%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360     5.663    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.471ns (25.971%)  route 4.192ns (74.029%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.360     5.663    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.102    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y38        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.471ns (26.400%)  route 4.100ns (73.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.268     5.571    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.103    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.471ns (26.400%)  route 4.100ns (73.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.268     5.571    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.103    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[5]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.471ns (26.400%)  route 4.100ns (73.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.268     5.571    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.103    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[6]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.471ns (26.400%)  route 4.100ns (73.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.268     5.571    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.103    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y39        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[7]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.471ns (26.635%)  route 4.051ns (73.365%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.219     5.522    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y40        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.103    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y40        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[10]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.471ns (26.635%)  route 4.051ns (73.365%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.832     4.179    pwmmodulator/freq_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.124     4.303 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.219     5.522    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X102Y40        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.103    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X102Y40        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.472ns (25.498%)  route 1.378ns (74.502%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.215     1.849    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.910     2.104    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[28]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.472ns (25.498%)  route 1.378ns (74.502%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.215     1.849    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.910     2.104    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[29]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.472ns (25.498%)  route 1.378ns (74.502%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.215     1.849    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.910     2.104    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[30]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.472ns (25.498%)  route 1.378ns (74.502%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.215     1.849    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.910     2.104    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y42        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[31]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.472ns (25.121%)  route 1.406ns (74.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.243     1.877    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.906     2.100    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[0]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.472ns (25.121%)  route 1.406ns (74.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.243     1.877    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.906     2.100    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[1]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.472ns (25.121%)  route 1.406ns (74.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.243     1.877    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.906     2.100    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[2]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.472ns (25.121%)  route 1.406ns (74.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.243     1.877    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.906     2.100    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[3]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.472ns (24.628%)  route 1.443ns (75.372%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.281     1.915    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y41        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.910     2.104    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y41        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[24]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.472ns (24.628%)  route 1.443ns (75.372%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.586    pwmmodulator/pwmmodule/fsm_ce/sw0_IBUF
    SLICE_X108Y42        LUT3 (Prop_lut3_I1_O)        0.048     1.634 r  pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          0.281     1.915    pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0
    SLICE_X110Y41        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.910     2.104    pwmmodulator/pwmmodule/fsm_ce/clk_p_IBUF_BUFG
    SLICE_X110Y41        FDRE                                         r  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[25]/C





