-- VHDL for IBM SMS ALD page 14.71.25.1
-- Title: E AR RESET-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/6/2020 10:35:44 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_25_1_E_AR_RESET_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_S:	 in STD_LOGIC;
		MS_SYSTEM_RESET:	 in STD_LOGIC;
		PS_SET_E_AR:	 in STD_LOGIC;
		PS_CONSOLE_CYCLE_START:	 in STD_LOGIC;
		PS_I_O_COML_AT_LATCH:	 in STD_LOGIC;
		PS_2ND_ADDR_INDEX_RES_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_6_TIME:	 in STD_LOGIC;
		MS_I_O_PERCENT_LATCH:	 in STD_LOGIC;
		MS_I_O_LOZENGE_LATCH:	 in STD_LOGIC;
		MS_I_O_ASTERISK_LATCH:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		MS_RESET_E_AR:	 out STD_LOGIC);
end ALD_14_71_25_1_E_AR_RESET_ACC;

architecture behavioral of ALD_14_71_25_1_E_AR_RESET_ACC is 

	signal OUT_4B_C: STD_LOGIC;
	signal OUT_3C_R: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_2D_A: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_4B_C <= NOT(PS_E_CYCLE_CTRL AND PS_LOGIC_GATE_EARLY_S );
	OUT_3C_R <= NOT(OUT_4B_C AND MS_SYSTEM_RESET );
	OUT_4D_P <= NOT(PS_SET_E_AR AND PS_CONSOLE_CYCLE_START );

	SMS_AEK_2D: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3D,	-- Pin F
		IN2 => OUT_2H_F,	-- Pin G
		OUT1 => OUT_2D_A );

	OUT_4E_E <= NOT(PS_I_O_COML_AT_LATCH AND PS_2ND_ADDR_INDEX_RES_CTRL AND PS_LOGIC_GATE_EARLY_F );
	OUT_3E_D <= NOT(OUT_4D_P AND OUT_4E_E AND OUT_DOT_4F );
	OUT_4F_G <= NOT(PS_M_OR_L_OP_CODES AND PS_LOGIC_GATE_EARLY_F AND PS_I_RING_6_TIME );
	OUT_4G_G <= NOT(MS_I_O_PERCENT_LATCH AND MS_I_O_LOZENGE_LATCH AND MS_I_O_ASTERISK_LATCH );
	OUT_2H_F <= NOT PS_1ST_CLOCK_PULSE_1;
	OUT_DOT_3D <= OUT_3C_R OR OUT_3E_D;
	OUT_DOT_4F <= OUT_4F_G OR OUT_4G_G;

	MS_RESET_E_AR <= OUT_2D_A;


end;
