Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 01:45:48 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 tp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/intri/detv1v2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 5.842ns (50.730%)  route 5.674ns (49.270%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 11.962 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, routed)        1.566    -0.963    tp1/clk_pixel
    SLICE_X12Y11         FDRE                                         r  tp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  tp1/x_reg[1]/Q
                         net (fo=13, routed)          0.795     0.350    tp2/detvv1_reg[1]
    SLICE_X14Y6          LUT2 (Prop_lut2_I1_O)        0.124     0.474 r  tp2/vect1[1]_carry_i_3/O
                         net (fo=1, routed)           0.000     0.474    rast/intri/detvv1_reg_1[1]
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.052 r  rast/intri/vect1[1]_carry/O[2]
                         net (fo=23, routed)          1.597     2.649    rast/intri/B_1[2]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.301     2.950 r  rast/intri/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.633     3.584    rast/intri/i___0_carry__0_i_4_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  rast/intri/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.708    rast/intri/i___0_carry__0_i_8_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.240 r  rast/intri/detv1v21_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.240    rast/intri/detv1v21_inferred__0/i___0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.574 r  rast/intri/detv1v21_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.434     5.007    rast/intri/detv1v21_inferred__0/i___0_carry__1_n_6
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.303     5.310 r  rast/intri/i___102_carry_i_4/O
                         net (fo=1, routed)           0.000     5.310    rast/intri/i___102_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.890 r  rast/intri/detv1v21_inferred__0/i___102_carry/O[2]
                         net (fo=2, routed)           0.944     6.834    rast/intri/detv1v21_inferred__0/i___102_carry_n_5
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.331     7.165 r  rast/intri/i___125_carry__0_i_1/O
                         net (fo=2, routed)           0.690     7.855    rast/intri/i___125_carry__0_i_1_n_0
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.327     8.182 r  rast/intri/i___125_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.182    rast/intri/i___125_carry__0_i_5_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.583 r  rast/intri/detv1v21_inferred__0/i___125_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.583    rast/intri/detv1v21_inferred__0/i___125_carry__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.917 r  rast/intri/detv1v21_inferred__0/i___125_carry__1/O[1]
                         net (fo=2, routed)           0.581     9.498    rast/intri/detv1v21_inferred__0/i___125_carry__1_n_6
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.303     9.801 r  rast/intri/detv1v20_carry__2_i_3/O
                         net (fo=1, routed)           0.000     9.801    rast/intri/detv1v20_carry__2_i_3_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.334 r  rast/intri/detv1v20_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.334    rast/intri/detv1v20_carry__2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.553 r  rast/intri/detv1v20_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.553    rast/intri/detv1v200_out[16]
    SLICE_X6Y21          FDRE                                         r  rast/intri/detv1v2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, routed)        1.505    11.962    rast/intri/clk_pixel
    SLICE_X6Y21          FDRE                                         r  rast/intri/detv1v2_reg[16]/C
                         clock pessimism              0.562    12.524    
                         clock uncertainty           -0.168    12.356    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.109    12.465    rast/intri/detv1v2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  1.912    




