{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654997319683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654997319683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 09:28:39 2022 " "Processing started: Sun Jun 12 09:28:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654997319683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654997319683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalledcontrol -c finalledcontrol " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalledcontrol -c finalledcontrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654997319683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654997319975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654997319975 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "q ledmainprogarm.v(23) " "Verilog HDL Compiler Directive warning at ledmainprogarm.v(23): text macro \"q\" is undefined" {  } { { "ledmainprogarm.v" "" { Text "F:/Repositories/finalledcontrol/ledmainprogarm.v" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "u2 ledmainprogarm.v(27) " "Verilog HDL Declaration error at ledmainprogarm.v(27): identifier \"u2\" is already declared in the present scope" {  } { { "ledmainprogarm.v" "" { Text "F:/Repositories/finalledcontrol/ledmainprogarm.v" 27 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "finalledcontrol ledmainprogarm.v(1) " "Ignored design unit \"finalledcontrol\" at ledmainprogarm.v(1) due to previous errors" {  } { { "ledmainprogarm.v" "" { Text "F:/Repositories/finalledcontrol/ledmainprogarm.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmainprogarm.v 0 0 " "Found 0 design units, including 0 entities, in source file ledmainprogarm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode38.v 1 1 " "Found 1 design units, including 1 entities, in source file decode38.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode38 " "Found entity 1: decode38" {  } { { "decode38.v" "" { Text "F:/Repositories/finalledcontrol/decode38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654997326685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "F:/Repositories/finalledcontrol/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "F:/Repositories/finalledcontrol/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654997326685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide2.v 1 1 " "Found 1 design units, including 1 entities, in source file divide2.v" { { "Info" "ISGN_ENTITY_NAME" "1 divid2 " "Found entity 1: divid2" {  } { { "DIVIDE2.v" "" { Text "F:/Repositories/finalledcontrol/DIVIDE2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654997326685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654997326685 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654997326835 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 12 09:28:46 2022 " "Processing ended: Sun Jun 12 09:28:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654997326835 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654997326835 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654997326835 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654997326835 ""}
