
BMSLV_2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016530  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a04  080166f0  080166f0  000266f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080170f4  080170f4  0003056c  2**0
                  CONTENTS
  4 .ARM          00000000  080170f4  080170f4  0003056c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080170f4  080170f4  0003056c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  080170f4  080170f4  000270f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017104  08017104  00027104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000056c  20000000  08017108  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000092e8  2000056c  08017674  0003056c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009854  08017674  00039854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003056c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004c655  00000000  00000000  0003059c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000888d  00000000  00000000  0007cbf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b00  00000000  00000000  00085480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002808  00000000  00000000  00087f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b9ab  00000000  00000000  0008a788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00036fa9  00000000  00000000  000c6133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014e928  00000000  00000000  000fd0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0024ba04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c88c  00000000  00000000  0024ba54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000056c 	.word	0x2000056c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080166d8 	.word	0x080166d8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000570 	.word	0x20000570
 80001fc:	080166d8 	.word	0x080166d8

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <_Z20discharge_cells_tailRi>:
			the next cell to discharge has to be the first one.
			So generally it sets the array tail at the beginning.
 * Param:	index
 * Retval:	index
 */
int discharge_cells_tail(int &i){
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
	if(5 == i)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b05      	cmp	r3, #5
 8000c86:	d106      	bne.n	8000c96 <_Z20discharge_cells_tailRi+0x1e>
		return i = -1;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	e001      	b.n	8000c9a <_Z20discharge_cells_tailRi+0x22>
	else
		return i;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
	...

08000ca8 <_Z18set_discharge_cellRhRi>:
/**
 * Brief:	It sets cell to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell(uint8_t &discharge_at_once, int &i){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d811      	bhi.n	8000cde <_Z18set_discharge_cellRhRi+0x36>
	{
		data.charging.cell_discharge[i] = true;
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a13      	ldr	r2, [pc, #76]	; (8000d0c <_Z18set_discharge_cellRhRi+0x64>)
 8000cc0:	4413      	add	r3, r2
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	701a      	strb	r2, [r3, #0]
		i++;	//impossible to discharge 2 cells next to each other
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	1c5a      	adds	r2, r3, #1
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	601a      	str	r2, [r3, #0]
	}
	data.charging.discharge_activation = true;
 8000cde:	4b0b      	ldr	r3, [pc, #44]	; (8000d0c <_Z18set_discharge_cellRhRi+0x64>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
	data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000ce6:	f004 f9c3 	bl	8005070 <HAL_GetTick>
 8000cea:	4603      	mov	r3, r0
 8000cec:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000cf0:	3310      	adds	r3, #16
 8000cf2:	4a06      	ldr	r2, [pc, #24]	; (8000d0c <_Z18set_discharge_cellRhRi+0x64>)
 8000cf4:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c

	i=discharge_cells_tail(i);
 8000cf8:	6838      	ldr	r0, [r7, #0]
 8000cfa:	f7ff ffbd 	bl	8000c78 <_Z20discharge_cells_tailRi>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	601a      	str	r2, [r3, #0]
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	2000141c 	.word	0x2000141c

08000d10 <_Z22set_discharge_cell_maxRhRiRb>:
/**
 * Brief:	It sets cell having the highest voltage to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell_max(uint8_t &discharge_at_once, int &i, bool &max_voltage_discharge_activation){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
	max_voltage_discharge_activation = false;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d812      	bhi.n	8000d50 <_Z22set_discharge_cell_maxRhRiRb+0x40>
	{
		data.charging.cell_discharge[data.voltages.highest_cell_voltage_index] = true;
 8000d2a:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <_Z22set_discharge_cell_maxRhRiRb+0x70>)
 8000d2c:	8bdb      	ldrh	r3, [r3, #30]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <_Z22set_discharge_cell_maxRhRiRb+0x70>)
 8000d32:	4413      	add	r3, r2
 8000d34:	2201      	movs	r2, #1
 8000d36:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	701a      	strb	r2, [r3, #0]
		i = data.voltages.highest_cell_voltage_index + 1; //impossible to discharge 2 cells next to each other
 8000d46:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <_Z22set_discharge_cell_maxRhRiRb+0x70>)
 8000d48:	8bdb      	ldrh	r3, [r3, #30]
 8000d4a:	1c5a      	adds	r2, r3, #1
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	601a      	str	r2, [r3, #0]
	}

	data.charging.discharge_activation = true;
 8000d50:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <_Z22set_discharge_cell_maxRhRiRb+0x70>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
	data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000d58:	f004 f98a 	bl	8005070 <HAL_GetTick>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000d62:	3310      	adds	r3, #16
 8000d64:	4a06      	ldr	r2, [pc, #24]	; (8000d80 <_Z22set_discharge_cell_maxRhRiRb+0x70>)
 8000d66:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c

	i=discharge_cells_tail(i);
 8000d6a:	68b8      	ldr	r0, [r7, #8]
 8000d6c:	f7ff ff84 	bl	8000c78 <_Z20discharge_cells_tailRi>
 8000d70:	4602      	mov	r2, r0
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	601a      	str	r2, [r3, #0]
}
 8000d76:	bf00      	nop
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	2000141c 	.word	0x2000141c

08000d84 <_Z15balance_controlv>:
 * Brief:	Control of cell discharges
 * Param:	None
 * Retval:	None
 */
void balance_control()
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
	uint8_t charged_cells = 0, nearly_charged_cells = 0, cell_overcharged = 0, discharge_at_once = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	75fb      	strb	r3, [r7, #23]
 8000d8e:	2300      	movs	r3, #0
 8000d90:	75bb      	strb	r3, [r7, #22]
 8000d92:	2300      	movs	r3, #0
 8000d94:	757b      	strb	r3, [r7, #21]
 8000d96:	2300      	movs	r3, #0
 8000d98:	73fb      	strb	r3, [r7, #15]
	bool max_voltage_discharge_activation= 0, max_voltage_discharge_activation_charging_off = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	73bb      	strb	r3, [r7, #14]
 8000d9e:	2300      	movs	r3, #0
 8000da0:	737b      	strb	r3, [r7, #13]

	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	2b05      	cmp	r3, #5
 8000daa:	d83c      	bhi.n	8000e26 <_Z15balance_controlv+0xa2>
	{
		if(data.voltages.highest_cell_voltage > VOL_UP_OK || (data.voltages.highest_cell_voltage - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000dac:	4b94      	ldr	r3, [pc, #592]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000dae:	8b9b      	ldrh	r3, [r3, #28]
 8000db0:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d807      	bhi.n	8000dc8 <_Z15balance_controlv+0x44>
 8000db8:	4b91      	ldr	r3, [pc, #580]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000dba:	8b9b      	ldrh	r3, [r3, #28]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b90      	ldr	r3, [pc, #576]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000dc0:	8b5b      	ldrh	r3, [r3, #26]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	2b32      	cmp	r3, #50	; 0x32
 8000dc6:	dd01      	ble.n	8000dcc <_Z15balance_controlv+0x48>
		{
			max_voltage_discharge_activation= true;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	73bb      	strb	r3, [r7, #14]
		}
		if(data.voltages.highest_cell_voltage > VOL_UP_OK)
 8000dcc:	4b8c      	ldr	r3, [pc, #560]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000dce:	8b9b      	ldrh	r3, [r3, #28]
 8000dd0:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d901      	bls.n	8000ddc <_Z15balance_controlv+0x58>
		{
			max_voltage_discharge_activation_charging_off = true;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	737b      	strb	r3, [r7, #13]
		}
		if(data.voltages.cells[i] > VOL_UP_OK)
 8000ddc:	4a88      	ldr	r2, [pc, #544]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000de4:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d902      	bls.n	8000df2 <_Z15balance_controlv+0x6e>
		{
			charged_cells++;
 8000dec:	7dfb      	ldrb	r3, [r7, #23]
 8000dee:	3301      	adds	r3, #1
 8000df0:	75fb      	strb	r3, [r7, #23]
		}
		if(data.voltages.cells[i] > VOL_UP_NEARLY_OK)
 8000df2:	4a83      	ldr	r2, [pc, #524]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dfa:	f24a 32de 	movw	r2, #41950	; 0xa3de
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d902      	bls.n	8000e08 <_Z15balance_controlv+0x84>
		{
			nearly_charged_cells++;
 8000e02:	7dbb      	ldrb	r3, [r7, #22]
 8000e04:	3301      	adds	r3, #1
 8000e06:	75bb      	strb	r3, [r7, #22]
		}
		if(data.voltages.cells[i] > VOL_UP_OVERCHARGE)
 8000e08:	4a7d      	ldr	r2, [pc, #500]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e10:	f24a 4274 	movw	r2, #42100	; 0xa474
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d902      	bls.n	8000e1e <_Z15balance_controlv+0x9a>
		{
			cell_overcharged++;
 8000e18:	7d7b      	ldrb	r3, [r7, #21]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	757b      	strb	r3, [r7, #21]
	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	3301      	adds	r3, #1
 8000e22:	613b      	str	r3, [r7, #16]
 8000e24:	e7bf      	b.n	8000da6 <_Z15balance_controlv+0x22>
		}
	}

	//EFUSE switch off - battery full
	if(charged_cells >= 4 && fabsf(data.current.value) < CHARGING_CUTOFF_CURRENT && nearly_charged_cells == 6)
 8000e26:	7dfb      	ldrb	r3, [r7, #23]
 8000e28:	2b03      	cmp	r3, #3
 8000e2a:	d926      	bls.n	8000e7a <_Z15balance_controlv+0xf6>
 8000e2c:	4b74      	ldr	r3, [pc, #464]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000e2e:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8000e32:	eef0 7ae7 	vabs.f32	s15, s15
 8000e36:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8001004 <_Z15balance_controlv+0x280>
 8000e3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e42:	d51a      	bpl.n	8000e7a <_Z15balance_controlv+0xf6>
 8000e44:	7dbb      	ldrb	r3, [r7, #22]
 8000e46:	2b06      	cmp	r3, #6
 8000e48:	d117      	bne.n	8000e7a <_Z15balance_controlv+0xf6>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e52:	f007 f9f1 	bl	8008238 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e5c:	486a      	ldr	r0, [pc, #424]	; (8001008 <_Z15balance_controlv+0x284>)
 8000e5e:	f007 f9eb 	bl	8008238 <HAL_GPIO_WritePin>
		data.soc.main.set_full_battery();
 8000e62:	486a      	ldr	r0, [pc, #424]	; (800100c <_Z15balance_controlv+0x288>)
 8000e64:	f003 f96a 	bl	800413c <_ZN7SoC_EKF16set_full_batteryEv>
		data.charging.charging_state = false;
 8000e68:	4b65      	ldr	r3, [pc, #404]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000e70:	4b63      	ldr	r3, [pc, #396]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000e78:	e043      	b.n	8000f02 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch off - cell overcharged
	else if(cell_overcharged > 1)
 8000e7a:	7d7b      	ldrb	r3, [r7, #21]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d914      	bls.n	8000eaa <_Z15balance_controlv+0x126>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2104      	movs	r1, #4
 8000e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e88:	f007 f9d6 	bl	8008238 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e92:	485d      	ldr	r0, [pc, #372]	; (8001008 <_Z15balance_controlv+0x284>)
 8000e94:	f007 f9d0 	bl	8008238 <HAL_GPIO_WritePin>
		data.charging.charging_state = false;
 8000e98:	4b59      	ldr	r3, [pc, #356]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000ea0:	4b57      	ldr	r3, [pc, #348]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000ea8:	e02b      	b.n	8000f02 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch on
	else if(HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin) == 0 && nearly_charged_cells < 6 && data.charging.discharge_activation == 0 && cell_overcharged == 0)// && acuState == 0)
 8000eaa:	2104      	movs	r1, #4
 8000eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb0:	f007 f9aa 	bl	8008208 <HAL_GPIO_ReadPin>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d10c      	bne.n	8000ed4 <_Z15balance_controlv+0x150>
 8000eba:	7dbb      	ldrb	r3, [r7, #22]
 8000ebc:	2b05      	cmp	r3, #5
 8000ebe:	d809      	bhi.n	8000ed4 <_Z15balance_controlv+0x150>
 8000ec0:	4b4f      	ldr	r3, [pc, #316]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000ec2:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d104      	bne.n	8000ed4 <_Z15balance_controlv+0x150>
 8000eca:	7d7b      	ldrb	r3, [r7, #21]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d101      	bne.n	8000ed4 <_Z15balance_controlv+0x150>
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e000      	b.n	8000ed6 <_Z15balance_controlv+0x152>
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d013      	beq.n	8000f02 <_Z15balance_controlv+0x17e>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 8000eda:	2201      	movs	r2, #1
 8000edc:	2104      	movs	r1, #4
 8000ede:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee2:	f007 f9a9 	bl	8008238 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eec:	4846      	ldr	r0, [pc, #280]	; (8001008 <_Z15balance_controlv+0x284>)
 8000eee:	f007 f9a3 	bl	8008238 <HAL_GPIO_WritePin>
		data.charging.charging_state = true;
 8000ef2:	4b43      	ldr	r3, [pc, #268]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 1;
 8000efa:	4b41      	ldr	r3, [pc, #260]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	}


	//cell choice algorithm when charger is connected
	if(true == data.charging.charging_state) //charging on
 8000f02:	4b3f      	ldr	r3, [pc, #252]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000f04:	f893 3297 	ldrb.w	r3, [r3, #663]	; 0x297
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d144      	bne.n	8000f96 <_Z15balance_controlv+0x212>
	{
		if(false == data.charging.discharge_activation)
 8000f0c:	4b3c      	ldr	r3, [pc, #240]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000f0e:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d16f      	bne.n	8000ff6 <_Z15balance_controlv+0x272>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	2b05      	cmp	r3, #5
 8000f1e:	dc6a      	bgt.n	8000ff6 <_Z15balance_controlv+0x272>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation)
 8000f20:	7bbb      	ldrb	r3, [r7, #14]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d109      	bne.n	8000f3a <_Z15balance_controlv+0x1b6>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation);
 8000f26:	f107 020e 	add.w	r2, r7, #14
 8000f2a:	f107 0108 	add.w	r1, r7, #8
 8000f2e:	f107 030f 	add.w	r3, r7, #15
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff feec 	bl	8000d10 <_Z22set_discharge_cell_maxRhRiRb>
 8000f38:	e029      	b.n	8000f8e <_Z15balance_controlv+0x20a>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_UP_OK)
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	4a30      	ldr	r2, [pc, #192]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000f3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f42:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d908      	bls.n	8000f5c <_Z15balance_controlv+0x1d8>
				{
					set_discharge_cell(discharge_at_once, i);
 8000f4a:	f107 0208 	add.w	r2, r7, #8
 8000f4e:	f107 030f 	add.w	r3, r7, #15
 8000f52:	4611      	mov	r1, r2
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fea7 	bl	8000ca8 <_Z18set_discharge_cellRhRi>
 8000f5a:	e018      	b.n	8000f8e <_Z15balance_controlv+0x20a>
				}
				//discharge activation for rest cells if needed
				else if((data.voltages.cells[i] - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	4a28      	ldr	r2, [pc, #160]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000f60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b26      	ldr	r3, [pc, #152]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000f68:	8b5b      	ldrh	r3, [r3, #26]
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	2b32      	cmp	r3, #50	; 0x32
 8000f6e:	dd08      	ble.n	8000f82 <_Z15balance_controlv+0x1fe>
				{
					set_discharge_cell(discharge_at_once, i);
 8000f70:	f107 0208 	add.w	r2, r7, #8
 8000f74:	f107 030f 	add.w	r3, r7, #15
 8000f78:	4611      	mov	r1, r2
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff fe94 	bl	8000ca8 <_Z18set_discharge_cellRhRi>
 8000f80:	e005      	b.n	8000f8e <_Z15balance_controlv+0x20a>
				}
				else
					data.charging.cell_discharge[i] = 0;
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	4a1e      	ldr	r2, [pc, #120]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000f86:	4413      	add	r3, r2
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	3301      	adds	r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	e7c1      	b.n	8000f1a <_Z15balance_controlv+0x196>
		}
	}
	else //charging off
	{
		//balance if the cell voltages are overcharged
		if(false == data.charging.discharge_activation)
 8000f96:	4b1a      	ldr	r3, [pc, #104]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000f98:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d12a      	bne.n	8000ff6 <_Z15balance_controlv+0x272>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b05      	cmp	r3, #5
 8000fa8:	dc25      	bgt.n	8000ff6 <_Z15balance_controlv+0x272>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation_charging_off)
 8000faa:	7b7b      	ldrb	r3, [r7, #13]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d108      	bne.n	8000fc2 <_Z15balance_controlv+0x23e>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation_charging_off);
 8000fb0:	f107 020d 	add.w	r2, r7, #13
 8000fb4:	1d39      	adds	r1, r7, #4
 8000fb6:	f107 030f 	add.w	r3, r7, #15
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fea8 	bl	8000d10 <_Z22set_discharge_cell_maxRhRiRb>
 8000fc0:	e015      	b.n	8000fee <_Z15balance_controlv+0x26a>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_UP_OK)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a0e      	ldr	r2, [pc, #56]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000fc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fca:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d907      	bls.n	8000fe2 <_Z15balance_controlv+0x25e>
				{
					set_discharge_cell(discharge_at_once, i);
 8000fd2:	1d3a      	adds	r2, r7, #4
 8000fd4:	f107 030f 	add.w	r3, r7, #15
 8000fd8:	4611      	mov	r1, r2
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fe64 	bl	8000ca8 <_Z18set_discharge_cellRhRi>
 8000fe0:	e005      	b.n	8000fee <_Z15balance_controlv+0x26a>
				}
				else
					data.charging.cell_discharge[i] = 0;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a06      	ldr	r2, [pc, #24]	; (8001000 <_Z15balance_controlv+0x27c>)
 8000fe6:	4413      	add	r3, r2
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	e7d6      	b.n	8000fa4 <_Z15balance_controlv+0x220>
			}
		}
	}
}
 8000ff6:	bf00      	nop
 8000ff8:	3718      	adds	r7, #24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	2000141c 	.word	0x2000141c
 8001004:	3e99999a 	.word	0x3e99999a
 8001008:	48000800 	.word	0x48000800
 800100c:	200015f0 	.word	0x200015f0

08001010 <_Z31balance_activation_deactivationv>:
 * Brief:	Activation or deactivation of balance
 * Param:	None
 * Retval:	None
 */
void balance_activation_deactivation()
{
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
	if(true == data.charging.discharge_activation)
 8001016:	4b1a      	ldr	r3, [pc, #104]	; (8001080 <_Z31balance_activation_deactivationv+0x70>)
 8001018:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 800101c:	2b01      	cmp	r3, #1
 800101e:	d114      	bne.n	800104a <_Z31balance_activation_deactivationv+0x3a>
	{
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8001020:	2300      	movs	r3, #0
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b05      	cmp	r3, #5
 8001028:	dc26      	bgt.n	8001078 <_Z31balance_activation_deactivationv+0x68>
		{
			if(true == data.charging.cell_discharge[i])
 800102a:	4a15      	ldr	r2, [pc, #84]	; (8001080 <_Z31balance_activation_deactivationv+0x70>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4413      	add	r3, r2
 8001030:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d103      	bne.n	8001042 <_Z31balance_activation_deactivationv+0x32>
			{
				LTC_turn_on_discharge(i, data.charging.cell_discharge);
 800103a:	4912      	ldr	r1, [pc, #72]	; (8001084 <_Z31balance_activation_deactivationv+0x74>)
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f001 fd3d 	bl	8002abc <_Z21LTC_turn_on_dischargeiPb>
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3301      	adds	r3, #1
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	e7ec      	b.n	8001024 <_Z31balance_activation_deactivationv+0x14>
			}
		}

	}
	else if(data.charging.discharge_tick_end <= HAL_GetTick())
 800104a:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <_Z31balance_activation_deactivationv+0x70>)
 800104c:	f8d3 429c 	ldr.w	r4, [r3, #668]	; 0x29c
 8001050:	f004 f80e 	bl	8005070 <HAL_GetTick>
 8001054:	4603      	mov	r3, r0
 8001056:	429c      	cmp	r4, r3
 8001058:	bf94      	ite	ls
 800105a:	2301      	movls	r3, #1
 800105c:	2300      	movhi	r3, #0
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	d009      	beq.n	8001078 <_Z31balance_activation_deactivationv+0x68>
	{
		data.charging.discharge_activation = 0;
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <_Z31balance_activation_deactivationv+0x70>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
		LTC_turn_off_discharge();
 800106c:	f001 fe16 	bl	8002c9c <_Z22LTC_turn_off_dischargev>
		osDelay(1500);
 8001070:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001074:	f00e ff94 	bl	800ffa0 <osDelay>
	}
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	bd90      	pop	{r4, r7, pc}
 8001080:	2000141c 	.word	0x2000141c
 8001084:	200016ac 	.word	0x200016ac

08001088 <_Z22start_balance_functionPv>:

void start_balance_function(void *argument){
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	data.charging.charger_plugged = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 8001090:	2104      	movs	r1, #4
 8001092:	4813      	ldr	r0, [pc, #76]	; (80010e0 <_Z22start_balance_functionPv+0x58>)
 8001094:	f007 f8b8 	bl	8008208 <HAL_GPIO_ReadPin>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	bf14      	ite	ne
 800109e:	2301      	movne	r3, #1
 80010a0:	2300      	moveq	r3, #0
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <_Z22start_balance_functionPv+0x5c>)
 80010a6:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
	for(;;){
		osDelay(30);
 80010aa:	201e      	movs	r0, #30
 80010ac:	f00e ff78 	bl	800ffa0 <osDelay>
		if(data.charging.charger_plugged) //charger is plugged
 80010b0:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <_Z22start_balance_functionPv+0x5c>)
 80010b2:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d00a      	beq.n	80010d0 <_Z22start_balance_functionPv+0x48>
		{
			HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <_Z22start_balance_functionPv+0x60>)
 80010c2:	f007 f8b9 	bl	8008238 <HAL_GPIO_WritePin>

			balance_control();
 80010c6:	f7ff fe5d 	bl	8000d84 <_Z15balance_controlv>
			balance_activation_deactivation();
 80010ca:	f7ff ffa1 	bl	8001010 <_Z31balance_activation_deactivationv>
 80010ce:	e7ec      	b.n	80010aa <_Z22start_balance_functionPv+0x22>

		}
		else	//charger is unplugged
		{
			HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010d6:	4804      	ldr	r0, [pc, #16]	; (80010e8 <_Z22start_balance_functionPv+0x60>)
 80010d8:	f007 f8ae 	bl	8008238 <HAL_GPIO_WritePin>
		osDelay(30);
 80010dc:	e7e5      	b.n	80010aa <_Z22start_balance_functionPv+0x22>
 80010de:	bf00      	nop
 80010e0:	48000400 	.word	0x48000400
 80010e4:	2000141c 	.word	0x2000141c
 80010e8:	48000800 	.word	0x48000800

080010ec <_ZSt21is_constant_evaluatedv>:

#define __cpp_lib_is_constant_evaluated 201811L

  constexpr inline bool
  is_constant_evaluated() noexcept
  { return __builtin_is_constant_evaluated(); }
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	2300      	movs	r3, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	601a      	str	r2, [r3, #0]
    {
    }
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <_ZN3etl11vector_baseD1Ev>:
    virtual ~vector_base()
    {
    }
#else
  protected:
    ~vector_base()
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
    {
    }
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4618      	mov	r0, r3
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>:
namespace PUTM_CAN {

static const std::size_t max_dlc_size = 8;

struct Can_rx_message {
  Can_rx_message(CAN_HandleTypeDef &hcan, uint32_t RxFifo) : header{}, data{0} {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	461a      	mov	r2, r3
 8001158:	2300      	movs	r3, #0
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	6053      	str	r3, [r2, #4]
 800115e:	6093      	str	r3, [r2, #8]
 8001160:	60d3      	str	r3, [r2, #12]
 8001162:	6113      	str	r3, [r2, #16]
 8001164:	6153      	str	r3, [r2, #20]
 8001166:	6193      	str	r3, [r2, #24]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	331c      	adds	r3, #28
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
    this->status =
        HAL_CAN_GetRxMessage(&hcan, RxFifo, &this->header, this->data);
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	331c      	adds	r3, #28
 8001178:	6879      	ldr	r1, [r7, #4]
 800117a:	68b8      	ldr	r0, [r7, #8]
 800117c:	f005 fff7 	bl	800716e <HAL_CAN_GetRxMessage>
 8001180:	4603      	mov	r3, r0
 8001182:	461a      	mov	r2, r3
    this->status =
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <_ZN8PUTM_CAN11Device_base6get_IDEv>:
  bool new_data : 1;

public:
  constexpr Device_base(uint32_t ide, uint8_t dlc)
      : IDE{ide}, DLC{dlc}, new_data{false} {}
  [[nodiscard]] constexpr uint32_t get_ID() { return IDE; }
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	791a      	ldrb	r2, [r3, #4]
 80011a0:	795b      	ldrb	r3, [r3, #5]
 80011a2:	f003 030f 	and.w	r3, r3, #15
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>:
                                                &wheel_temp_main};

public:
  Can_interface() = default;

  bool parse_message(const Can_rx_message &m) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
    for (auto &device : device_array) {
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80011c8:	613b      	str	r3, [r7, #16]
 80011ca:	6938      	ldr	r0, [r7, #16]
 80011cc:	f000 fcaa 	bl	8001b24 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE5beginEv>
 80011d0:	6178      	str	r0, [r7, #20]
 80011d2:	6938      	ldr	r0, [r7, #16]
 80011d4:	f000 fcb2 	bl	8001b3c <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE3endEv>
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	697a      	ldr	r2, [r7, #20]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	429a      	cmp	r2, r3
 80011e0:	d01f      	beq.n	8001222 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6a>
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	60bb      	str	r3, [r7, #8]
      if (device->get_ID() == m.header.StdId) {
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff ffd2 	bl	8001194 <_ZN8PUTM_CAN11Device_base6get_IDEv>
 80011f0:	4602      	mov	r2, r0
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	bf0c      	ite	eq
 80011fa:	2301      	moveq	r3, #1
 80011fc:	2300      	movne	r3, #0
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d00a      	beq.n	800121a <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x62>
        device->set_data(m);
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	68ba      	ldr	r2, [r7, #8]
 800120e:	6812      	ldr	r2, [r2, #0]
 8001210:	6839      	ldr	r1, [r7, #0]
 8001212:	4610      	mov	r0, r2
 8001214:	4798      	blx	r3
        return true;
 8001216:	2301      	movs	r3, #1
 8001218:	e004      	b.n	8001224 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6c>
    for (auto &device : device_array) {
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	3304      	adds	r3, #4
 800121e:	617b      	str	r3, [r7, #20]
 8001220:	e7db      	b.n	80011da <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x22>
      }
    }
    return false;
 8001222:	2300      	movs	r3, #0
  }
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <HAL_CAN_RxFifo0MsgPendingCallback>:

Can_interface can;

} // namespace PUTM_CAN

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b08c      	sub	sp, #48	; 0x30
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  PUTM_CAN::Can_rx_message rx{*hcan, 0};
 8001234:	f107 0308 	add.w	r3, r7, #8
 8001238:	2200      	movs	r2, #0
 800123a:	6879      	ldr	r1, [r7, #4]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff83 	bl	8001148 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>
  if (rx.status == HAL_StatusTypeDef::HAL_OK) {
 8001242:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10d      	bne.n	8001266 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
    if (not PUTM_CAN::can.parse_message(rx)) {
 800124a:	f107 0308 	add.w	r3, r7, #8
 800124e:	4619      	mov	r1, r3
 8001250:	4807      	ldr	r0, [pc, #28]	; (8001270 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001252:	f7ff ffb1 	bl	80011b8 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>
 8001256:	4603      	mov	r3, r0
 8001258:	f083 0301 	eor.w	r3, r3, #1
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
      // Unknown message
      Error_Handler();
 8001262:	f002 fcdb 	bl	8003c1c <Error_Handler>
    }
  }
}
 8001266:	bf00      	nop
 8001268:	3730      	adds	r7, #48	; 0x30
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000000 	.word	0x20000000

08001274 <_Z8can_initv>:
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}

};

void can_init()
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	; 0x28
 8001278:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;
	filter.FilterActivation = ENABLE;
 800127a:	2301      	movs	r3, #1
 800127c:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 10;
 800127e:	230a      	movs	r3, #10
 8001280:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = 0x00;
 8001286:	2300      	movs	r3, #0
 8001288:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = 0x00;
 800128a:	2300      	movs	r3, #0
 800128c:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = 0x00;
 800128e:	2300      	movs	r3, #0
 8001290:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = 0x00;
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 800129a:	2301      	movs	r3, #1
 800129c:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 10;
 800129e:	230a      	movs	r3, #10
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &filter);
 80012a2:	463b      	mov	r3, r7
 80012a4:	4619      	mov	r1, r3
 80012a6:	4807      	ldr	r0, [pc, #28]	; (80012c4 <_Z8can_initv+0x50>)
 80012a8:	f005 fd83 	bl	8006db2 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80012ac:	2102      	movs	r1, #2
 80012ae:	4805      	ldr	r0, [pc, #20]	; (80012c4 <_Z8can_initv+0x50>)
 80012b0:	f006 f86f 	bl	8007392 <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 80012b4:	4803      	ldr	r0, [pc, #12]	; (80012c4 <_Z8can_initv+0x50>)
 80012b6:	f005 fe46 	bl	8006f46 <HAL_CAN_Start>

}
 80012ba:	bf00      	nop
 80012bc:	3728      	adds	r7, #40	; 0x28
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20001a50 	.word	0x20001a50

080012c8 <_Z11error_checkv>:

// error if value is in range <min, max>
void error_check(){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08e      	sub	sp, #56	; 0x38
 80012cc:	af00      	add	r7, sp, #0
	etl::vector<Error_condition, 7> errors_vector;
 80012ce:	463b      	mov	r3, r7
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 fc4d 	bl	8001b70 <_ZN3etl6vectorI15Error_conditionLj7EEC1Ev>

	for(auto& error : error_conditions){
 80012d6:	4b2f      	ldr	r3, [pc, #188]	; (8001394 <_Z11error_checkv+0xcc>)
 80012d8:	633b      	str	r3, [r7, #48]	; 0x30
 80012da:	4b2e      	ldr	r3, [pc, #184]	; (8001394 <_Z11error_checkv+0xcc>)
 80012dc:	637b      	str	r3, [r7, #52]	; 0x34
 80012de:	4b2e      	ldr	r3, [pc, #184]	; (8001398 <_Z11error_checkv+0xd0>)
 80012e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d041      	beq.n	800136e <_Z11error_checkv+0xa6>
 80012ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
		if(error.min <= error.value && error.value <= error.max){
 80012ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80012f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80012fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	d825      	bhi.n	8001350 <_Z11error_checkv+0x88>
 8001304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001306:	ed93 7a03 	vldr	s14, [r3, #12]
 800130a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800130c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001310:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d81a      	bhi.n	8001350 <_Z11error_checkv+0x88>
			errors_vector.emplace_back(error.error);
 800131a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800131c:	463b      	mov	r3, r7
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f000 fc4a 	bl	8001bba <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>
			data.acu_state=error.acu_state_code;
 8001326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001328:	7d1a      	ldrb	r2, [r3, #20]
 800132a:	4b1c      	ldr	r3, [pc, #112]	; (800139c <_Z11error_checkv+0xd4>)
 800132c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
			if(false == error.flag)
 8001330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001332:	7f1b      	ldrb	r3, [r3, #28]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d116      	bne.n	8001366 <_Z11error_checkv+0x9e>
			{
				error.timer = HAL_GetTick() + error.error_time;
 8001338:	f003 fe9a 	bl	8005070 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001340:	691b      	ldr	r3, [r3, #16]
 8001342:	441a      	add	r2, r3
 8001344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001346:	619a      	str	r2, [r3, #24]
				error.flag = true;
 8001348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800134a:	2201      	movs	r2, #1
 800134c:	771a      	strb	r2, [r3, #28]
			if(false == error.flag)
 800134e:	e00a      	b.n	8001366 <_Z11error_checkv+0x9e>
			}
		}
		else{
			error.timer = HAL_GetTick() + error.error_time;
 8001350:	f003 fe8e 	bl	8005070 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	441a      	add	r2, r3
 800135c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800135e:	619a      	str	r2, [r3, #24]
			error.flag = false;
 8001360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001362:	2200      	movs	r2, #0
 8001364:	771a      	strb	r2, [r3, #28]
	for(auto& error : error_conditions){
 8001366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001368:	3320      	adds	r3, #32
 800136a:	637b      	str	r3, [r7, #52]	; 0x34
 800136c:	e7b9      	b.n	80012e2 <_Z11error_checkv+0x1a>
		}
	}

	if(errors_vector.empty())
 800136e:	463b      	mov	r3, r7
 8001370:	4618      	mov	r0, r3
 8001372:	f000 fc3d 	bl	8001bf0 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <_Z11error_checkv+0xbc>
	{
		data.acu_state = NORMAL_STATE;
 800137c:	4b07      	ldr	r3, [pc, #28]	; (800139c <_Z11error_checkv+0xd4>)
 800137e:	2200      	movs	r2, #0
 8001380:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	etl::vector<Error_condition, 7> errors_vector;
 8001384:	463b      	mov	r3, r7
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fc06 	bl	8001b98 <_ZN3etl6vectorI15Error_conditionLj7EED1Ev>
	}

	/*for (auto error : errors_vector){
		// do sth
	}*/
}
 800138c:	bf00      	nop
 800138e:	3738      	adds	r7, #56	; 0x38
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000588 	.word	0x20000588
 8001398:	20000668 	.word	0x20000668
 800139c:	2000141c 	.word	0x2000141c

080013a0 <_Z13error_executev>:

void error_execute(){
 80013a0:	b590      	push	{r4, r7, lr}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
	uint32_t time = HAL_GetTick();
 80013a6:	f003 fe63 	bl	8005070 <HAL_GetTick>
 80013aa:	6038      	str	r0, [r7, #0]
	if(error_conditions[0].timer <= HAL_GetTick()) //shut down and sleep
 80013ac:	4b23      	ldr	r3, [pc, #140]	; (800143c <_Z13error_executev+0x9c>)
 80013ae:	699c      	ldr	r4, [r3, #24]
 80013b0:	f003 fe5e 	bl	8005070 <HAL_GetTick>
 80013b4:	4603      	mov	r3, r0
 80013b6:	429c      	cmp	r4, r3
 80013b8:	bf94      	ite	ls
 80013ba:	2301      	movls	r3, #1
 80013bc:	2300      	movhi	r3, #0
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d00a      	beq.n	80013da <_Z13error_executev+0x3a>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2104      	movs	r1, #4
 80013c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013cc:	f006 ff34 	bl	8008238 <HAL_GPIO_WritePin>
		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80013d0:	2101      	movs	r1, #1
 80013d2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013d6:	f008 f907 	bl	80095e8 <HAL_PWR_EnterSTOPMode>
	}
	for(unsigned int i = 3; i < 7; i++){
 80013da:	2303      	movs	r3, #3
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b06      	cmp	r3, #6
 80013e2:	d819      	bhi.n	8001418 <_Z13error_executev+0x78>
		{
			if(error_conditions[i].timer <= HAL_GetTick()) //shut down
 80013e4:	4a15      	ldr	r2, [pc, #84]	; (800143c <_Z13error_executev+0x9c>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	015b      	lsls	r3, r3, #5
 80013ea:	4413      	add	r3, r2
 80013ec:	3318      	adds	r3, #24
 80013ee:	681c      	ldr	r4, [r3, #0]
 80013f0:	f003 fe3e 	bl	8005070 <HAL_GetTick>
 80013f4:	4603      	mov	r3, r0
 80013f6:	429c      	cmp	r4, r3
 80013f8:	bf94      	ite	ls
 80013fa:	2301      	movls	r3, #1
 80013fc:	2300      	movhi	r3, #0
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	2b00      	cmp	r3, #0
 8001402:	d005      	beq.n	8001410 <_Z13error_executev+0x70>
			{

				HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	2104      	movs	r1, #4
 8001408:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800140c:	f006 ff14 	bl	8008238 <HAL_GPIO_WritePin>
	for(unsigned int i = 3; i < 7; i++){
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3301      	adds	r3, #1
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	e7e2      	b.n	80013de <_Z13error_executev+0x3e>
				}*/
			}
		}
	}

	data.EFUSE_state = HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin);
 8001418:	2104      	movs	r1, #4
 800141a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800141e:	f006 fef3 	bl	8008208 <HAL_GPIO_ReadPin>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	bf14      	ite	ne
 8001428:	2301      	movne	r3, #1
 800142a:	2300      	moveq	r3, #0
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4b04      	ldr	r3, [pc, #16]	; (8001440 <_Z13error_executev+0xa0>)
 8001430:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	bd90      	pop	{r4, r7, pc}
 800143c:	20000588 	.word	0x20000588
 8001440:	2000141c 	.word	0x2000141c

08001444 <_Z11serialPrintv>:

void serialPrint()
{
 8001444:	b590      	push	{r4, r7, lr}
 8001446:	b08d      	sub	sp, #52	; 0x34
 8001448:	af02      	add	r7, sp, #8
	static char tab[3500];
	uint16_t n=0;
 800144a:	2300      	movs	r3, #0
 800144c:	84fb      	strh	r3, [r7, #38]	; 0x26

	RTC_DateTypeDef rtc_date;
	RTC_TimeTypeDef rtc_time;
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 800144e:	463b      	mov	r3, r7
 8001450:	2200      	movs	r2, #0
 8001452:	4619      	mov	r1, r3
 8001454:	48ab      	ldr	r0, [pc, #684]	; (8001704 <_Z11serialPrintv+0x2c0>)
 8001456:	f009 ffdf 	bl	800b418 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	2200      	movs	r2, #0
 8001460:	4619      	mov	r1, r3
 8001462:	48a8      	ldr	r0, [pc, #672]	; (8001704 <_Z11serialPrintv+0x2c0>)
 8001464:	f00a f8c2 	bl	800b5ec <HAL_RTC_GetDate>

	float cell_values_sum = (float)data.voltages.total / 10000;
 8001468:	4ba7      	ldr	r3, [pc, #668]	; (8001708 <_Z11serialPrintv+0x2c4>)
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	ee07 3a90 	vmov	s15, r3
 8001470:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001474:	eddf 6aa5 	vldr	s13, [pc, #660]	; 800170c <_Z11serialPrintv+0x2c8>
 8001478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147c:	edc7 7a07 	vstr	s15, [r7, #28]
	n += sprintf(&tab[n], "%02d:%02d:%02d\r\n", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds);
 8001480:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001482:	4aa3      	ldr	r2, [pc, #652]	; (8001710 <_Z11serialPrintv+0x2cc>)
 8001484:	1898      	adds	r0, r3, r2
 8001486:	783b      	ldrb	r3, [r7, #0]
 8001488:	461a      	mov	r2, r3
 800148a:	787b      	ldrb	r3, [r7, #1]
 800148c:	4619      	mov	r1, r3
 800148e:	78bb      	ldrb	r3, [r7, #2]
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	460b      	mov	r3, r1
 8001494:	499f      	ldr	r1, [pc, #636]	; (8001714 <_Z11serialPrintv+0x2d0>)
 8001496:	f013 f86b 	bl	8014570 <siprintf>
 800149a:	4603      	mov	r3, r0
 800149c:	b29a      	uxth	r2, r3
 800149e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014a0:	4413      	add	r3, r2
 80014a2:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Battery state: %d ***", data.acu_state);
 80014a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014a6:	4a9a      	ldr	r2, [pc, #616]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80014a8:	4413      	add	r3, r2
 80014aa:	4a97      	ldr	r2, [pc, #604]	; (8001708 <_Z11serialPrintv+0x2c4>)
 80014ac:	f892 22a0 	ldrb.w	r2, [r2, #672]	; 0x2a0
 80014b0:	4999      	ldr	r1, [pc, #612]	; (8001718 <_Z11serialPrintv+0x2d4>)
 80014b2:	4618      	mov	r0, r3
 80014b4:	f013 f85c 	bl	8014570 <siprintf>
 80014b8:	4603      	mov	r3, r0
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014be:	4413      	add	r3, r2
 80014c0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014c4:	4a92      	ldr	r2, [pc, #584]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80014c6:	4413      	add	r3, r2
 80014c8:	4994      	ldr	r1, [pc, #592]	; (800171c <_Z11serialPrintv+0x2d8>)
 80014ca:	4618      	mov	r0, r3
 80014cc:	f013 f850 	bl	8014570 <siprintf>
 80014d0:	4603      	mov	r3, r0
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014d6:	4413      	add	r3, r2
 80014d8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "LEGEND FOR BATTERY STATE:");
 80014da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014dc:	4a8c      	ldr	r2, [pc, #560]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80014de:	4413      	add	r3, r2
 80014e0:	498f      	ldr	r1, [pc, #572]	; (8001720 <_Z11serialPrintv+0x2dc>)
 80014e2:	4618      	mov	r0, r3
 80014e4:	f013 f844 	bl	8014570 <siprintf>
 80014e8:	4603      	mov	r3, r0
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014ee:	4413      	add	r3, r2
 80014f0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014f4:	4a86      	ldr	r2, [pc, #536]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80014f6:	4413      	add	r3, r2
 80014f8:	4988      	ldr	r1, [pc, #544]	; (800171c <_Z11serialPrintv+0x2d8>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f013 f838 	bl	8014570 <siprintf>
 8001500:	4603      	mov	r3, r0
 8001502:	b29a      	uxth	r2, r3
 8001504:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001506:	4413      	add	r3, r2
 8001508:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "0- all good");
 800150a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800150c:	4a80      	ldr	r2, [pc, #512]	; (8001710 <_Z11serialPrintv+0x2cc>)
 800150e:	4413      	add	r3, r2
 8001510:	4984      	ldr	r1, [pc, #528]	; (8001724 <_Z11serialPrintv+0x2e0>)
 8001512:	4618      	mov	r0, r3
 8001514:	f013 f82c 	bl	8014570 <siprintf>
 8001518:	4603      	mov	r3, r0
 800151a:	b29a      	uxth	r2, r3
 800151c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800151e:	4413      	add	r3, r2
 8001520:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001522:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001524:	4a7a      	ldr	r2, [pc, #488]	; (8001710 <_Z11serialPrintv+0x2cc>)
 8001526:	4413      	add	r3, r2
 8001528:	497c      	ldr	r1, [pc, #496]	; (800171c <_Z11serialPrintv+0x2d8>)
 800152a:	4618      	mov	r0, r3
 800152c:	f013 f820 	bl	8014570 <siprintf>
 8001530:	4603      	mov	r3, r0
 8001532:	b29a      	uxth	r2, r3
 8001534:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001536:	4413      	add	r3, r2
 8001538:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "1- charging");
 800153a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800153c:	4a74      	ldr	r2, [pc, #464]	; (8001710 <_Z11serialPrintv+0x2cc>)
 800153e:	4413      	add	r3, r2
 8001540:	4979      	ldr	r1, [pc, #484]	; (8001728 <_Z11serialPrintv+0x2e4>)
 8001542:	4618      	mov	r0, r3
 8001544:	f013 f814 	bl	8014570 <siprintf>
 8001548:	4603      	mov	r3, r0
 800154a:	b29a      	uxth	r2, r3
 800154c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800154e:	4413      	add	r3, r2
 8001550:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001552:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001554:	4a6e      	ldr	r2, [pc, #440]	; (8001710 <_Z11serialPrintv+0x2cc>)
 8001556:	4413      	add	r3, r2
 8001558:	4970      	ldr	r1, [pc, #448]	; (800171c <_Z11serialPrintv+0x2d8>)
 800155a:	4618      	mov	r0, r3
 800155c:	f013 f808 	bl	8014570 <siprintf>
 8001560:	4603      	mov	r3, r0
 8001562:	b29a      	uxth	r2, r3
 8001564:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001566:	4413      	add	r3, r2
 8001568:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "2- unbalanced(difference from lowest to highest >0.2V)");
 800156a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800156c:	4a68      	ldr	r2, [pc, #416]	; (8001710 <_Z11serialPrintv+0x2cc>)
 800156e:	4413      	add	r3, r2
 8001570:	496e      	ldr	r1, [pc, #440]	; (800172c <_Z11serialPrintv+0x2e8>)
 8001572:	4618      	mov	r0, r3
 8001574:	f012 fffc 	bl	8014570 <siprintf>
 8001578:	4603      	mov	r3, r0
 800157a:	b29a      	uxth	r2, r3
 800157c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800157e:	4413      	add	r3, r2
 8001580:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001582:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001584:	4a62      	ldr	r2, [pc, #392]	; (8001710 <_Z11serialPrintv+0x2cc>)
 8001586:	4413      	add	r3, r2
 8001588:	4964      	ldr	r1, [pc, #400]	; (800171c <_Z11serialPrintv+0x2d8>)
 800158a:	4618      	mov	r0, r3
 800158c:	f012 fff0 	bl	8014570 <siprintf>
 8001590:	4603      	mov	r3, r0
 8001592:	b29a      	uxth	r2, r3
 8001594:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001596:	4413      	add	r3, r2
 8001598:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "3- highest temperature is more than 48C");
 800159a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800159c:	4a5c      	ldr	r2, [pc, #368]	; (8001710 <_Z11serialPrintv+0x2cc>)
 800159e:	4413      	add	r3, r2
 80015a0:	4963      	ldr	r1, [pc, #396]	; (8001730 <_Z11serialPrintv+0x2ec>)
 80015a2:	4618      	mov	r0, r3
 80015a4:	f012 ffe4 	bl	8014570 <siprintf>
 80015a8:	4603      	mov	r3, r0
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ae:	4413      	add	r3, r2
 80015b0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015b4:	4a56      	ldr	r2, [pc, #344]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80015b6:	4413      	add	r3, r2
 80015b8:	4958      	ldr	r1, [pc, #352]	; (800171c <_Z11serialPrintv+0x2d8>)
 80015ba:	4618      	mov	r0, r3
 80015bc:	f012 ffd8 	bl	8014570 <siprintf>
 80015c0:	4603      	mov	r3, r0
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015c6:	4413      	add	r3, r2
 80015c8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "4- too low voltage");
 80015ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015cc:	4a50      	ldr	r2, [pc, #320]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80015ce:	4413      	add	r3, r2
 80015d0:	4958      	ldr	r1, [pc, #352]	; (8001734 <_Z11serialPrintv+0x2f0>)
 80015d2:	4618      	mov	r0, r3
 80015d4:	f012 ffcc 	bl	8014570 <siprintf>
 80015d8:	4603      	mov	r3, r0
 80015da:	b29a      	uxth	r2, r3
 80015dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015de:	4413      	add	r3, r2
 80015e0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015e2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015e4:	4a4a      	ldr	r2, [pc, #296]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80015e6:	4413      	add	r3, r2
 80015e8:	494c      	ldr	r1, [pc, #304]	; (800171c <_Z11serialPrintv+0x2d8>)
 80015ea:	4618      	mov	r0, r3
 80015ec:	f012 ffc0 	bl	8014570 <siprintf>
 80015f0:	4603      	mov	r3, r0
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015f6:	4413      	add	r3, r2
 80015f8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "5- too high voltage");
 80015fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015fc:	4a44      	ldr	r2, [pc, #272]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80015fe:	4413      	add	r3, r2
 8001600:	494d      	ldr	r1, [pc, #308]	; (8001738 <_Z11serialPrintv+0x2f4>)
 8001602:	4618      	mov	r0, r3
 8001604:	f012 ffb4 	bl	8014570 <siprintf>
 8001608:	4603      	mov	r3, r0
 800160a:	b29a      	uxth	r2, r3
 800160c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800160e:	4413      	add	r3, r2
 8001610:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001612:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001614:	4a3e      	ldr	r2, [pc, #248]	; (8001710 <_Z11serialPrintv+0x2cc>)
 8001616:	4413      	add	r3, r2
 8001618:	4940      	ldr	r1, [pc, #256]	; (800171c <_Z11serialPrintv+0x2d8>)
 800161a:	4618      	mov	r0, r3
 800161c:	f012 ffa8 	bl	8014570 <siprintf>
 8001620:	4603      	mov	r3, r0
 8001622:	b29a      	uxth	r2, r3
 8001624:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001626:	4413      	add	r3, r2
 8001628:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "6- too high temperature");
 800162a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800162c:	4a38      	ldr	r2, [pc, #224]	; (8001710 <_Z11serialPrintv+0x2cc>)
 800162e:	4413      	add	r3, r2
 8001630:	4942      	ldr	r1, [pc, #264]	; (800173c <_Z11serialPrintv+0x2f8>)
 8001632:	4618      	mov	r0, r3
 8001634:	f012 ff9c 	bl	8014570 <siprintf>
 8001638:	4603      	mov	r3, r0
 800163a:	b29a      	uxth	r2, r3
 800163c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800163e:	4413      	add	r3, r2
 8001640:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001642:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001644:	4a32      	ldr	r2, [pc, #200]	; (8001710 <_Z11serialPrintv+0x2cc>)
 8001646:	4413      	add	r3, r2
 8001648:	4934      	ldr	r1, [pc, #208]	; (800171c <_Z11serialPrintv+0x2d8>)
 800164a:	4618      	mov	r0, r3
 800164c:	f012 ff90 	bl	8014570 <siprintf>
 8001650:	4603      	mov	r3, r0
 8001652:	b29a      	uxth	r2, r3
 8001654:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001656:	4413      	add	r3, r2
 8001658:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "7- too high current");
 800165a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800165c:	4a2c      	ldr	r2, [pc, #176]	; (8001710 <_Z11serialPrintv+0x2cc>)
 800165e:	4413      	add	r3, r2
 8001660:	4937      	ldr	r1, [pc, #220]	; (8001740 <_Z11serialPrintv+0x2fc>)
 8001662:	4618      	mov	r0, r3
 8001664:	f012 ff84 	bl	8014570 <siprintf>
 8001668:	4603      	mov	r3, r0
 800166a:	b29a      	uxth	r2, r3
 800166c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800166e:	4413      	add	r3, r2
 8001670:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001672:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001674:	4a26      	ldr	r2, [pc, #152]	; (8001710 <_Z11serialPrintv+0x2cc>)
 8001676:	4413      	add	r3, r2
 8001678:	4928      	ldr	r1, [pc, #160]	; (800171c <_Z11serialPrintv+0x2d8>)
 800167a:	4618      	mov	r0, r3
 800167c:	f012 ff78 	bl	8014570 <siprintf>
 8001680:	4603      	mov	r3, r0
 8001682:	b29a      	uxth	r2, r3
 8001684:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001686:	4413      	add	r3, r2
 8001688:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "8- sleep mode");
 800168a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800168c:	4a20      	ldr	r2, [pc, #128]	; (8001710 <_Z11serialPrintv+0x2cc>)
 800168e:	4413      	add	r3, r2
 8001690:	492c      	ldr	r1, [pc, #176]	; (8001744 <_Z11serialPrintv+0x300>)
 8001692:	4618      	mov	r0, r3
 8001694:	f012 ff6c 	bl	8014570 <siprintf>
 8001698:	4603      	mov	r3, r0
 800169a:	b29a      	uxth	r2, r3
 800169c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800169e:	4413      	add	r3, r2
 80016a0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n\n");
 80016a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016a4:	4a1a      	ldr	r2, [pc, #104]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80016a6:	4413      	add	r3, r2
 80016a8:	4927      	ldr	r1, [pc, #156]	; (8001748 <_Z11serialPrintv+0x304>)
 80016aa:	4618      	mov	r0, r3
 80016ac:	f012 ff60 	bl	8014570 <siprintf>
 80016b0:	4603      	mov	r3, r0
 80016b2:	b29a      	uxth	r2, r3
 80016b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016b6:	4413      	add	r3, r2
 80016b8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Stack voltage:\t%3.2f V ***", cell_values_sum);
 80016ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016bc:	4a14      	ldr	r2, [pc, #80]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80016be:	189c      	adds	r4, r3, r2
 80016c0:	69f8      	ldr	r0, [r7, #28]
 80016c2:	f7fe ff59 	bl	8000578 <__aeabi_f2d>
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	4920      	ldr	r1, [pc, #128]	; (800174c <_Z11serialPrintv+0x308>)
 80016cc:	4620      	mov	r0, r4
 80016ce:	f012 ff4f 	bl	8014570 <siprintf>
 80016d2:	4603      	mov	r3, r0
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016d8:	4413      	add	r3, r2
 80016da:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80016dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016de:	4a0c      	ldr	r2, [pc, #48]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80016e0:	4413      	add	r3, r2
 80016e2:	490e      	ldr	r1, [pc, #56]	; (800171c <_Z11serialPrintv+0x2d8>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f012 ff43 	bl	8014570 <siprintf>
 80016ea:	4603      	mov	r3, r0
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016f0:	4413      	add	r3, r2
 80016f2:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** State of charge: %f ***", data.soc.value * 100);
 80016f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016f6:	4a06      	ldr	r2, [pc, #24]	; (8001710 <_Z11serialPrintv+0x2cc>)
 80016f8:	189c      	adds	r4, r3, r2
 80016fa:	4b03      	ldr	r3, [pc, #12]	; (8001708 <_Z11serialPrintv+0x2c4>)
 80016fc:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 8001700:	e028      	b.n	8001754 <_Z11serialPrintv+0x310>
 8001702:	bf00      	nop
 8001704:	20001a78 	.word	0x20001a78
 8001708:	2000141c 	.word	0x2000141c
 800170c:	461c4000 	.word	0x461c4000
 8001710:	20000668 	.word	0x20000668
 8001714:	080166f0 	.word	0x080166f0
 8001718:	08016704 	.word	0x08016704
 800171c:	08016720 	.word	0x08016720
 8001720:	08016724 	.word	0x08016724
 8001724:	08016740 	.word	0x08016740
 8001728:	0801674c 	.word	0x0801674c
 800172c:	08016758 	.word	0x08016758
 8001730:	08016790 	.word	0x08016790
 8001734:	080167b8 	.word	0x080167b8
 8001738:	080167cc 	.word	0x080167cc
 800173c:	080167e0 	.word	0x080167e0
 8001740:	080167f8 	.word	0x080167f8
 8001744:	0801680c 	.word	0x0801680c
 8001748:	0801681c 	.word	0x0801681c
 800174c:	08016820 	.word	0x08016820
 8001750:	42c80000 	.word	0x42c80000
 8001754:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8001750 <_Z11serialPrintv+0x30c>
 8001758:	ee67 7a87 	vmul.f32	s15, s15, s14
 800175c:	ee17 0a90 	vmov	r0, s15
 8001760:	f7fe ff0a 	bl	8000578 <__aeabi_f2d>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	496c      	ldr	r1, [pc, #432]	; (800191c <_Z11serialPrintv+0x4d8>)
 800176a:	4620      	mov	r0, r4
 800176c:	f012 ff00 	bl	8014570 <siprintf>
 8001770:	4603      	mov	r3, r0
 8001772:	b29a      	uxth	r2, r3
 8001774:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001776:	4413      	add	r3, r2
 8001778:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800177a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800177c:	4a68      	ldr	r2, [pc, #416]	; (8001920 <_Z11serialPrintv+0x4dc>)
 800177e:	4413      	add	r3, r2
 8001780:	4968      	ldr	r1, [pc, #416]	; (8001924 <_Z11serialPrintv+0x4e0>)
 8001782:	4618      	mov	r0, r3
 8001784:	f012 fef4 	bl	8014570 <siprintf>
 8001788:	4603      	mov	r3, r0
 800178a:	b29a      	uxth	r2, r3
 800178c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800178e:	4413      	add	r3, r2
 8001790:	84fb      	strh	r3, [r7, #38]	; 0x26

	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
 8001796:	6a3b      	ldr	r3, [r7, #32]
 8001798:	2b05      	cmp	r3, #5
 800179a:	dc6a      	bgt.n	8001872 <_Z11serialPrintv+0x42e>
	{
		float cell_value = (float)data.voltages.cells[i] / 10000;
 800179c:	4a62      	ldr	r2, [pc, #392]	; (8001928 <_Z11serialPrintv+0x4e4>)
 800179e:	6a3b      	ldr	r3, [r7, #32]
 80017a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017a4:	ee07 3a90 	vmov	s15, r3
 80017a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017ac:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800192c <_Z11serialPrintv+0x4e8>
 80017b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017b4:	edc7 7a06 	vstr	s15, [r7, #24]
		n += sprintf(&tab[n], "-V.%d-\t", i+1);
 80017b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017ba:	4a59      	ldr	r2, [pc, #356]	; (8001920 <_Z11serialPrintv+0x4dc>)
 80017bc:	1898      	adds	r0, r3, r2
 80017be:	6a3b      	ldr	r3, [r7, #32]
 80017c0:	3301      	adds	r3, #1
 80017c2:	461a      	mov	r2, r3
 80017c4:	495a      	ldr	r1, [pc, #360]	; (8001930 <_Z11serialPrintv+0x4ec>)
 80017c6:	f012 fed3 	bl	8014570 <siprintf>
 80017ca:	4603      	mov	r3, r0
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017d0:	4413      	add	r3, r2
 80017d2:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%1.3f%c\t", cell_value, data.charging.cell_discharge[i] == 0 ? ' ' : '*');
 80017d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017d6:	4a52      	ldr	r2, [pc, #328]	; (8001920 <_Z11serialPrintv+0x4dc>)
 80017d8:	189c      	adds	r4, r3, r2
 80017da:	69b8      	ldr	r0, [r7, #24]
 80017dc:	f7fe fecc 	bl	8000578 <__aeabi_f2d>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	4850      	ldr	r0, [pc, #320]	; (8001928 <_Z11serialPrintv+0x4e4>)
 80017e6:	6a39      	ldr	r1, [r7, #32]
 80017e8:	4401      	add	r1, r0
 80017ea:	f501 7124 	add.w	r1, r1, #656	; 0x290
 80017ee:	7809      	ldrb	r1, [r1, #0]
 80017f0:	2900      	cmp	r1, #0
 80017f2:	d101      	bne.n	80017f8 <_Z11serialPrintv+0x3b4>
 80017f4:	2120      	movs	r1, #32
 80017f6:	e000      	b.n	80017fa <_Z11serialPrintv+0x3b6>
 80017f8:	212a      	movs	r1, #42	; 0x2a
 80017fa:	9100      	str	r1, [sp, #0]
 80017fc:	494d      	ldr	r1, [pc, #308]	; (8001934 <_Z11serialPrintv+0x4f0>)
 80017fe:	4620      	mov	r0, r4
 8001800:	f012 feb6 	bl	8014570 <siprintf>
 8001804:	4603      	mov	r3, r0
 8001806:	b29a      	uxth	r2, r3
 8001808:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800180a:	4413      	add	r3, r2
 800180c:	84fb      	strh	r3, [r7, #38]	; 0x26
		if(i != 5)
 800180e:	6a3b      	ldr	r3, [r7, #32]
 8001810:	2b05      	cmp	r3, #5
 8001812:	d00d      	beq.n	8001830 <_Z11serialPrintv+0x3ec>
		n += sprintf(&tab[n], " -T.%d-\t", i+1);
 8001814:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001816:	4a42      	ldr	r2, [pc, #264]	; (8001920 <_Z11serialPrintv+0x4dc>)
 8001818:	1898      	adds	r0, r3, r2
 800181a:	6a3b      	ldr	r3, [r7, #32]
 800181c:	3301      	adds	r3, #1
 800181e:	461a      	mov	r2, r3
 8001820:	4945      	ldr	r1, [pc, #276]	; (8001938 <_Z11serialPrintv+0x4f4>)
 8001822:	f012 fea5 	bl	8014570 <siprintf>
 8001826:	4603      	mov	r3, r0
 8001828:	b29a      	uxth	r2, r3
 800182a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800182c:	4413      	add	r3, r2
 800182e:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%d\t", data.temperatures.values[i]);
 8001830:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001832:	4a3b      	ldr	r2, [pc, #236]	; (8001920 <_Z11serialPrintv+0x4dc>)
 8001834:	1898      	adds	r0, r3, r2
 8001836:	4a3c      	ldr	r2, [pc, #240]	; (8001928 <_Z11serialPrintv+0x4e4>)
 8001838:	6a3b      	ldr	r3, [r7, #32]
 800183a:	4413      	add	r3, r2
 800183c:	3320      	adds	r3, #32
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	493e      	ldr	r1, [pc, #248]	; (800193c <_Z11serialPrintv+0x4f8>)
 8001844:	f012 fe94 	bl	8014570 <siprintf>
 8001848:	4603      	mov	r3, r0
 800184a:	b29a      	uxth	r2, r3
 800184c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800184e:	4413      	add	r3, r2
 8001850:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "\r\n");
 8001852:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001854:	4a32      	ldr	r2, [pc, #200]	; (8001920 <_Z11serialPrintv+0x4dc>)
 8001856:	4413      	add	r3, r2
 8001858:	4932      	ldr	r1, [pc, #200]	; (8001924 <_Z11serialPrintv+0x4e0>)
 800185a:	4618      	mov	r0, r3
 800185c:	f012 fe88 	bl	8014570 <siprintf>
 8001860:	4603      	mov	r3, r0
 8001862:	b29a      	uxth	r2, r3
 8001864:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001866:	4413      	add	r3, r2
 8001868:	84fb      	strh	r3, [r7, #38]	; 0x26
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 800186a:	6a3b      	ldr	r3, [r7, #32]
 800186c:	3301      	adds	r3, #1
 800186e:	623b      	str	r3, [r7, #32]
 8001870:	e791      	b.n	8001796 <_Z11serialPrintv+0x352>
	}

	n += sprintf(&tab[n], "\r\n");
 8001872:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001874:	4a2a      	ldr	r2, [pc, #168]	; (8001920 <_Z11serialPrintv+0x4dc>)
 8001876:	4413      	add	r3, r2
 8001878:	492a      	ldr	r1, [pc, #168]	; (8001924 <_Z11serialPrintv+0x4e0>)
 800187a:	4618      	mov	r0, r3
 800187c:	f012 fe78 	bl	8014570 <siprintf>
 8001880:	4603      	mov	r3, r0
 8001882:	b29a      	uxth	r2, r3
 8001884:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001886:	4413      	add	r3, r2
 8001888:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "Output current:\t%3.2f\r\n", data.current.value);
 800188a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800188c:	4a24      	ldr	r2, [pc, #144]	; (8001920 <_Z11serialPrintv+0x4dc>)
 800188e:	189c      	adds	r4, r3, r2
 8001890:	4b25      	ldr	r3, [pc, #148]	; (8001928 <_Z11serialPrintv+0x4e4>)
 8001892:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe fe6e 	bl	8000578 <__aeabi_f2d>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4927      	ldr	r1, [pc, #156]	; (8001940 <_Z11serialPrintv+0x4fc>)
 80018a2:	4620      	mov	r0, r4
 80018a4:	f012 fe64 	bl	8014570 <siprintf>
 80018a8:	4603      	mov	r3, r0
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018ae:	4413      	add	r3, r2
 80018b0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80018b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018b4:	4a1a      	ldr	r2, [pc, #104]	; (8001920 <_Z11serialPrintv+0x4dc>)
 80018b6:	4413      	add	r3, r2
 80018b8:	491a      	ldr	r1, [pc, #104]	; (8001924 <_Z11serialPrintv+0x4e0>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f012 fe58 	bl	8014570 <siprintf>
 80018c0:	4603      	mov	r3, r0
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018c6:	4413      	add	r3, r2
 80018c8:	84fb      	strh	r3, [r7, #38]	; 0x26

	n += sprintf(&tab[n], "EFUSE state:\t%d\r\n", HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin));
 80018ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018cc:	4a14      	ldr	r2, [pc, #80]	; (8001920 <_Z11serialPrintv+0x4dc>)
 80018ce:	189c      	adds	r4, r3, r2
 80018d0:	2104      	movs	r1, #4
 80018d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018d6:	f006 fc97 	bl	8008208 <HAL_GPIO_ReadPin>
 80018da:	4603      	mov	r3, r0
 80018dc:	461a      	mov	r2, r3
 80018de:	4919      	ldr	r1, [pc, #100]	; (8001944 <_Z11serialPrintv+0x500>)
 80018e0:	4620      	mov	r0, r4
 80018e2:	f012 fe45 	bl	8014570 <siprintf>
 80018e6:	4603      	mov	r3, r0
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018ec:	4413      	add	r3, r2
 80018ee:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80018f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018f2:	4a0b      	ldr	r2, [pc, #44]	; (8001920 <_Z11serialPrintv+0x4dc>)
 80018f4:	4413      	add	r3, r2
 80018f6:	490b      	ldr	r1, [pc, #44]	; (8001924 <_Z11serialPrintv+0x4e0>)
 80018f8:	4618      	mov	r0, r3
 80018fa:	f012 fe39 	bl	8014570 <siprintf>
 80018fe:	4603      	mov	r3, r0
 8001900:	b29a      	uxth	r2, r3
 8001902:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001904:	4413      	add	r3, r2
 8001906:	84fb      	strh	r3, [r7, #38]	; 0x26

	CDC_Transmit_FS((uint8_t*)tab, n);
 8001908:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800190a:	4619      	mov	r1, r3
 800190c:	4804      	ldr	r0, [pc, #16]	; (8001920 <_Z11serialPrintv+0x4dc>)
 800190e:	f011 f8a3 	bl	8012a58 <CDC_Transmit_FS>
}
 8001912:	bf00      	nop
 8001914:	372c      	adds	r7, #44	; 0x2c
 8001916:	46bd      	mov	sp, r7
 8001918:	bd90      	pop	{r4, r7, pc}
 800191a:	bf00      	nop
 800191c:	08016840 	.word	0x08016840
 8001920:	20000668 	.word	0x20000668
 8001924:	08016720 	.word	0x08016720
 8001928:	2000141c 	.word	0x2000141c
 800192c:	461c4000 	.word	0x461c4000
 8001930:	0801685c 	.word	0x0801685c
 8001934:	08016864 	.word	0x08016864
 8001938:	08016870 	.word	0x08016870
 800193c:	0801687c 	.word	0x0801687c
 8001940:	08016880 	.word	0x08016880
 8001944:	08016898 	.word	0x08016898

08001948 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8001948:	b5b0      	push	{r4, r5, r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4614      	mov	r4, r2
 800195a:	461d      	mov	r5, r3
 800195c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800195e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001960:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001964:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	3318      	adds	r3, #24
 800196c:	2206      	movs	r2, #6
 800196e:	68b9      	ldr	r1, [r7, #8]
 8001970:	4618      	mov	r0, r3
 8001972:	f012 f854 	bl	8013a1e <memcpy>
  }
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	4618      	mov	r0, r3
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bdb0      	pop	{r4, r5, r7, pc}

08001980 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8001980:	b5b0      	push	{r4, r5, r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 800198c:	68fa      	ldr	r2, [r7, #12]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4614      	mov	r4, r2
 8001992:	461d      	mov	r5, r3
 8001994:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001996:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001998:	e895 0003 	ldmia.w	r5, {r0, r1}
 800199c:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3318      	adds	r3, #24
 80019a4:	2208      	movs	r2, #8
 80019a6:	68b9      	ldr	r1, [r7, #8]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f012 f838 	bl	8013a1e <memcpy>
  }
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4618      	mov	r0, r3
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bdb0      	pop	{r4, r5, r7, pc}

080019b8 <_Z23start_comm_err_functionPv>:

void start_comm_err_function(void *argument){
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b096      	sub	sp, #88	; 0x58
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	can_init();
 80019c0:	f7ff fc58 	bl	8001274 <_Z8can_initv>
	for(;;){
		osDelay(20);
 80019c4:	2014      	movs	r0, #20
 80019c6:	f00e faeb 	bl	800ffa0 <osDelay>

		error_conditions[0].value = data.current.value;
 80019ca:	4b51      	ldr	r3, [pc, #324]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 80019cc:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 80019d0:	4a50      	ldr	r2, [pc, #320]	; (8001b14 <_Z23start_comm_err_functionPv+0x15c>)
 80019d2:	60d3      	str	r3, [r2, #12]
		error_conditions[1].value = (float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage);
 80019d4:	4b4e      	ldr	r3, [pc, #312]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 80019d6:	8b9b      	ldrh	r3, [r3, #28]
 80019d8:	461a      	mov	r2, r3
 80019da:	4b4d      	ldr	r3, [pc, #308]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 80019dc:	8b5b      	ldrh	r3, [r3, #26]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	ee07 3a90 	vmov	s15, r3
 80019e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e8:	4b4a      	ldr	r3, [pc, #296]	; (8001b14 <_Z23start_comm_err_functionPv+0x15c>)
 80019ea:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		error_conditions[2].value = (float)data.temperatures.highest_temperature;
 80019ee:	4b48      	ldr	r3, [pc, #288]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 80019f0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80019f4:	ee07 3a90 	vmov	s15, r3
 80019f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019fc:	4b45      	ldr	r3, [pc, #276]	; (8001b14 <_Z23start_comm_err_functionPv+0x15c>)
 80019fe:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		error_conditions[3].value = (float)data.voltages.lowest_cell_voltage;
 8001a02:	4b43      	ldr	r3, [pc, #268]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a04:	8b5b      	ldrh	r3, [r3, #26]
 8001a06:	ee07 3a90 	vmov	s15, r3
 8001a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a0e:	4b41      	ldr	r3, [pc, #260]	; (8001b14 <_Z23start_comm_err_functionPv+0x15c>)
 8001a10:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		error_conditions[4].value = (float)data.voltages.highest_cell_voltage;
 8001a14:	4b3e      	ldr	r3, [pc, #248]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a16:	8b9b      	ldrh	r3, [r3, #28]
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a20:	4b3c      	ldr	r3, [pc, #240]	; (8001b14 <_Z23start_comm_err_functionPv+0x15c>)
 8001a22:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		error_conditions[5].value = (float)data.temperatures.highest_temperature;
 8001a26:	4b3a      	ldr	r3, [pc, #232]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a28:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001a2c:	ee07 3a90 	vmov	s15, r3
 8001a30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a34:	4b37      	ldr	r3, [pc, #220]	; (8001b14 <_Z23start_comm_err_functionPv+0x15c>)
 8001a36:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		error_conditions[6].value = data.current.value;
 8001a3a:	4b35      	ldr	r3, [pc, #212]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a3c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8001a40:	4a34      	ldr	r2, [pc, #208]	; (8001b14 <_Z23start_comm_err_functionPv+0x15c>)
 8001a42:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

		PUTM_CAN::BMS_LV_main can_message_main{
			data.voltages.total_can,
 8001a46:	4b32      	ldr	r3, [pc, #200]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a48:	8b1b      	ldrh	r3, [r3, #24]
			data.soc.value_can,
			data.temperatures.average,
			(uint8_t)data.current.value,
			static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)
		};
 8001a4a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
			data.soc.value_can,
 8001a4e:	4b30      	ldr	r3, [pc, #192]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a50:	f893 328c 	ldrb.w	r3, [r3, #652]	; 0x28c
		};
 8001a54:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
			data.temperatures.average,
 8001a58:	4b2d      	ldr	r3, [pc, #180]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a5a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
		};
 8001a5e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			(uint8_t)data.current.value,
 8001a62:	4b2b      	ldr	r3, [pc, #172]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a64:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8001a68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a6c:	edc7 7a00 	vstr	s15, [r7]
 8001a70:	783b      	ldrb	r3, [r7, #0]
 8001a72:	b2db      	uxtb	r3, r3
		};
 8001a74:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
			static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)
 8001a78:	4b25      	ldr	r3, [pc, #148]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a7a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
		};
 8001a7e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

		PUTM_CAN::BMS_LV_temperature can_message_temp{
 8001a82:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
			data.temperatures.values[0],
 8001a8c:	4b20      	ldr	r3, [pc, #128]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
			data.temperatures.values[3],
			data.temperatures.values[4],
			0,//data.temperatures.values[5],
			0,//data.temperatures.values[6],
			0//data.temperatures.values[7]
		};
 8001a92:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
			data.temperatures.values[1],
 8001a96:	4b1e      	ldr	r3, [pc, #120]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001a98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
		};
 8001a9c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
			data.temperatures.values[2],
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001aa2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
		};
 8001aa6:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
			data.temperatures.values[3],
 8001aaa:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001aac:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
		};
 8001ab0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			data.temperatures.values[4],
 8001ab4:	4b16      	ldr	r3, [pc, #88]	; (8001b10 <_Z23start_comm_err_functionPv+0x158>)
 8001ab6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
		};
 8001aba:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

		serialPrint();
 8001abe:	f7ff fcc1 	bl	8001444 <_Z11serialPrintv>

		auto can_message_main_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_main>(can_message_main, PUTM_CAN::can_tx_header_BMS_LV_MAIN);
 8001ac2:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	4a13      	ldr	r2, [pc, #76]	; (8001b18 <_Z23start_comm_err_functionPv+0x160>)
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff3b 	bl	8001948 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>
		auto can_message_temp_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_temperature>(can_message_temp, PUTM_CAN::can_tx_header_BMS_LV_TEMPERATURE);
 8001ad2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001ad6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ada:	4a10      	ldr	r2, [pc, #64]	; (8001b1c <_Z23start_comm_err_functionPv+0x164>)
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff4f 	bl	8001980 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

		auto status_main = can_message_main_frame.send(hcan1);
 8001ae2:	f107 0308 	add.w	r3, r7, #8
 8001ae6:	490e      	ldr	r1, [pc, #56]	; (8001b20 <_Z23start_comm_err_functionPv+0x168>)
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 f895 	bl	8001c18 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		auto status_temp = can_message_temp_frame.send(hcan1);
 8001af4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001af8:	4909      	ldr	r1, [pc, #36]	; (8001b20 <_Z23start_comm_err_functionPv+0x168>)
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 f8a0 	bl	8001c40 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>
 8001b00:	4603      	mov	r3, r0
 8001b02:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

		error_check();
 8001b06:	f7ff fbdf 	bl	80012c8 <_Z11error_checkv>

		error_execute();
 8001b0a:	f7ff fc49 	bl	80013a0 <_Z13error_executev>
	}
 8001b0e:	e759      	b.n	80019c4 <_Z23start_comm_err_functionPv+0xc>
 8001b10:	2000141c 	.word	0x2000141c
 8001b14:	20000588 	.word	0x20000588
 8001b18:	08016954 	.word	0x08016954
 8001b1c:	0801696c 	.word	0x0801696c
 8001b20:	20001a50 	.word	0x20001a50

08001b24 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE5beginEv>:
      noexcept(_AT_Type::_Is_nothrow_swappable::value)
      { std::swap_ranges(begin(), end(), __other.begin()); }

      // Iterators.
      _GLIBCXX17_CONSTEXPR iterator
      begin() noexcept
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f89b 	bl	8001c68 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE4dataEv>
 8001b32:	4603      	mov	r3, r0
 8001b34:	4618      	mov	r0, r3
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE3endEv>:
      _GLIBCXX17_CONSTEXPR const_iterator
      begin() const noexcept
      { return const_iterator(data()); }

      _GLIBCXX17_CONSTEXPR iterator
      end() noexcept
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 f88f 	bl	8001c68 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE4dataEv>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	337c      	adds	r3, #124	; 0x7c
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <_ZN3etl7ivectorI15Error_conditionED1Ev>:
  /// The base class for specifically sized vectors.
  /// Can be used as a reference type for all vectors containing a specific type.
  ///\ingroup vector
  //***************************************************************************
  template <typename T>
  class ivector : public etl::vector_base
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fae6 	bl	8001132 <_ZN3etl11vector_baseD1Ev>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_ZN3etl6vectorI15Error_conditionLj7EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	330c      	adds	r3, #12
 8001b7e:	2207      	movs	r2, #7
 8001b80:	4619      	mov	r1, r3
 8001b82:	f000 f87e 	bl	8001c82 <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>
    {
      this->initialise();
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f000 f890 	bl	8001cae <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <_ZN3etl6vectorI15Error_conditionLj7EED1Ev>:
#endif

    //*************************************************************************
    /// Destructor.
    //*************************************************************************
    ~vector()
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
    {
      this->clear();
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f897 	bl	8001cd6 <_ZN3etl7ivectorI15Error_conditionE5clearEv>
    }
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff ffd3 	bl	8001b56 <_ZN3etl7ivectorI15Error_conditionED1Ev>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>:
    void emplace_back(Args && ... args)
 8001bba:	b590      	push	{r4, r7, lr}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	6039      	str	r1, [r7, #0]
      ::new (p_end) T(etl::forward<Args>(args)...);
 8001bc4:	6838      	ldr	r0, [r7, #0]
 8001bc6:	f000 f891 	bl	8001cec <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	681c      	ldr	r4, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	2004      	movs	r0, #4
 8001bd6:	f7ff fa91 	bl	80010fc <_ZnwjPv>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	601c      	str	r4, [r3, #0]
      ++p_end;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	1d1a      	adds	r2, r3, #4
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	609a      	str	r2, [r3, #8]
    }
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd90      	pop	{r4, r7, pc}

08001bf0 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>:
    bool empty() const
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
      return (p_end == p_buffer);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	bf0c      	ite	eq
 8001c04:	2301      	moveq	r3, #1
 8001c06:	2300      	movne	r3, #0
 8001c08:	b2db      	uxtb	r3, r3
    }
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001c22:	6879      	ldr	r1, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f103 0218 	add.w	r2, r3, #24
 8001c2a:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001c2c:	6838      	ldr	r0, [r7, #0]
 8001c2e:	f005 f9ce 	bl	8006fce <HAL_CAN_AddTxMessage>
 8001c32:	4603      	mov	r3, r0
  }
 8001c34:	4618      	mov	r0, r3
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20001414 	.word	0x20001414

08001c40 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001c4a:	6879      	ldr	r1, [r7, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f103 0218 	add.w	r2, r3, #24
 8001c52:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001c54:	6838      	ldr	r0, [r7, #0]
 8001c56:	f005 f9ba 	bl	8006fce <HAL_CAN_AddTxMessage>
 8001c5a:	4603      	mov	r3, r0
  }
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20001418 	.word	0x20001418

08001c68 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 f845 	bl	8001d02 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj31EE6_S_ptrERA31_KS2_>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b084      	sub	sp, #16
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	60f8      	str	r0, [r7, #12]
 8001c8a:	60b9      	str	r1, [r7, #8]
 8001c8c:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fa3e 	bl	8001114 <_ZN3etl11vector_baseC1Ej>
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	68ba      	ldr	r2, [r7, #8]
 8001ca2:	609a      	str	r2, [r3, #8]
    }
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>:
    void initialise()
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	f000 f829 	bl	8001d18 <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>
      p_end = p_buffer;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
    }
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <_ZN3etl7ivectorI15Error_conditionE5clearEv>:
    void clear()
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
      initialise();
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff ffe5 	bl	8001cae <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001ce4:	bf00      	nop
 8001ce6:	3708      	adds	r7, #8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 8001cf4:	687b      	ldr	r3, [r7, #4]
  }
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr

08001d02 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj31EE6_S_ptrERA31_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8001d02:	b480      	push	{r7}
 8001d04:	b083      	sub	sp, #12
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>:
  /// Destroys a range of items.
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  void destroy(TIterator i_begin, TIterator i_end)
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  {
    std::destroy(i_begin, i_end);
 8001d22:	6839      	ldr	r1, [r7, #0]
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f000 f804 	bl	8001d32 <_ZSt7destroyIP15Error_conditionEvT_S2_>
  }
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <_ZSt7destroyIP15Error_conditionEvT_S2_>:
    }

#if __cplusplus >= 201703L
  template <typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	6039      	str	r1, [r7, #0]
    {
      std::_Destroy(__first, __last);
 8001d3c:	6839      	ldr	r1, [r7, #0]
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 f804 	bl	8001d4c <_ZSt8_DestroyIP15Error_conditionEvT_S2_>
    }
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <_ZSt8_DestroyIP15Error_conditionEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
      if (std::is_constant_evaluated())
 8001d56:	f7ff f9c9 	bl	80010ec <_ZSt21is_constant_evaluatedv>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d004      	beq.n	8001d6a <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x1e>
	return _Destroy_aux<false>::__destroy(__first, __last);
 8001d60:	6839      	ldr	r1, [r7, #0]
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f000 f808 	bl	8001d78 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>
 8001d68:	e003      	b.n	8001d72 <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x26>
	__destroy(__first, __last);
 8001d6a:	6839      	ldr	r1, [r7, #0]
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 f81b 	bl	8001da8 <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>
    }
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d00a      	beq.n	8001da0 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0x28>
	    std::_Destroy(std::__addressof(*__first));
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f000 f817 	bl	8001dbe <_ZSt11__addressofI15Error_conditionEPT_RS1_>
 8001d90:	4603      	mov	r3, r0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 f81e 	bl	8001dd4 <_ZSt8_DestroyI15Error_conditionEvPT_>
	  for (; __first != __last; ++__first)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3304      	adds	r3, #4
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	e7f0      	b.n	8001d82 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0xa>
	}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <_ZSt11__addressofI15Error_conditionEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <_ZSt8_DestroyI15Error_conditionEvPT_>:
    _Destroy(_Tp* __pointer)
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
      std::destroy_at(__pointer);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 f804 	bl	8001dea <_ZSt10destroy_atI15Error_conditionEvPT_>
    }
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <_ZSt10destroy_atI15Error_conditionEvPT_>:
    destroy_at(_Tp* __location)
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
    }
 8001df2:	bf00      	nop
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
	...

08001e00 <_Z41__static_initialization_and_destruction_0ii>:
}
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	f040 80ac 	bne.w	8001f6a <_Z41__static_initialization_and_destruction_0ii+0x16a>
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	f040 80a6 	bne.w	8001f6a <_Z41__static_initialization_and_destruction_0ii+0x16a>
};
 8001e1e:	4b56      	ldr	r3, [pc, #344]	; (8001f78 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8001e20:	2206      	movs	r2, #6
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	4a55      	ldr	r2, [pc, #340]	; (8001f7c <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8001e26:	605a      	str	r2, [r3, #4]
 8001e28:	4a55      	ldr	r2, [pc, #340]	; (8001f80 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8001e2a:	609a      	str	r2, [r3, #8]
		{Error_condition::NEUTRAL_CURRENT_CAR,-0.3,0.3,data.current.value,TIME_TO_SLEEP,8}, //to check //acu_state 0 or 8?
 8001e2c:	4a55      	ldr	r2, [pc, #340]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e2e:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	4a54      	ldr	r2, [pc, #336]	; (8001f88 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 8001e36:	611a      	str	r2, [r3, #16]
 8001e38:	2208      	movs	r2, #8
 8001e3a:	751a      	strb	r2, [r3, #20]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]
 8001e40:	2200      	movs	r2, #0
 8001e42:	771a      	strb	r2, [r3, #28]
 8001e44:	3320      	adds	r3, #32
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	4a50      	ldr	r2, [pc, #320]	; (8001f8c <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	4a50      	ldr	r2, [pc, #320]	; (8001f90 <_Z41__static_initialization_and_destruction_0ii+0x190>)
 8001e50:	609a      	str	r2, [r3, #8]
		{Error_condition::UNBALANCE,2000,50000,(float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage),ERROR_TIME,2},
 8001e52:	4a4c      	ldr	r2, [pc, #304]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e54:	8b92      	ldrh	r2, [r2, #28]
 8001e56:	4611      	mov	r1, r2
 8001e58:	4a4a      	ldr	r2, [pc, #296]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e5a:	8b52      	ldrh	r2, [r2, #26]
 8001e5c:	1a8a      	subs	r2, r1, r2
 8001e5e:	ee07 2a90 	vmov	s15, r2
 8001e62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
};
 8001e66:	edc3 7a03 	vstr	s15, [r3, #12]
 8001e6a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e6e:	611a      	str	r2, [r3, #16]
 8001e70:	2202      	movs	r2, #2
 8001e72:	751a      	strb	r2, [r3, #20]
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	771a      	strb	r2, [r3, #28]
 8001e7c:	3320      	adds	r3, #32
 8001e7e:	2203      	movs	r2, #3
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	4a44      	ldr	r2, [pc, #272]	; (8001f94 <_Z41__static_initialization_and_destruction_0ii+0x194>)
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	4a44      	ldr	r2, [pc, #272]	; (8001f98 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8001e88:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_WARNING,48,55,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,3},
 8001e8a:	4a3e      	ldr	r2, [pc, #248]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e8c:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001e90:	ee07 2a90 	vmov	s15, r2
 8001e94:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001e98:	edc3 7a03 	vstr	s15, [r3, #12]
 8001e9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ea0:	611a      	str	r2, [r3, #16]
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	751a      	strb	r2, [r3, #20]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	771a      	strb	r2, [r3, #28]
 8001eae:	3320      	adds	r3, #32
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	4a38      	ldr	r2, [pc, #224]	; (8001f9c <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 8001ebc:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_LOW,0,30000,(float)data.voltages.lowest_cell_voltage,ERROR_TIME,4},
 8001ebe:	4a31      	ldr	r2, [pc, #196]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001ec0:	8b52      	ldrh	r2, [r2, #26]
 8001ec2:	ee07 2a90 	vmov	s15, r2
 8001ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001eca:	edc3 7a03 	vstr	s15, [r3, #12]
 8001ece:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001ed2:	611a      	str	r2, [r3, #16]
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	751a      	strb	r2, [r3, #20]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
 8001edc:	2200      	movs	r2, #0
 8001ede:	771a      	strb	r2, [r3, #28]
 8001ee0:	3320      	adds	r3, #32
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	4a2e      	ldr	r2, [pc, #184]	; (8001fa0 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	4a2e      	ldr	r2, [pc, #184]	; (8001fa4 <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8001eec:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_HIGH,42200,500000,(float)data.voltages.highest_cell_voltage,ERROR_TIME,5},
 8001eee:	4a25      	ldr	r2, [pc, #148]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001ef0:	8b92      	ldrh	r2, [r2, #28]
 8001ef2:	ee07 2a90 	vmov	s15, r2
 8001ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001efa:	edc3 7a03 	vstr	s15, [r3, #12]
 8001efe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f02:	611a      	str	r2, [r3, #16]
 8001f04:	2205      	movs	r2, #5
 8001f06:	751a      	strb	r2, [r3, #20]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	771a      	strb	r2, [r3, #28]
 8001f10:	3320      	adds	r3, #32
 8001f12:	2204      	movs	r2, #4
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	4a20      	ldr	r2, [pc, #128]	; (8001f98 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	4a23      	ldr	r2, [pc, #140]	; (8001fa8 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8001f1c:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_HIGH,55,120,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,6},
 8001f1e:	4a19      	ldr	r2, [pc, #100]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001f20:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001f24:	ee07 2a90 	vmov	s15, r2
 8001f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001f2c:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f34:	611a      	str	r2, [r3, #16]
 8001f36:	2206      	movs	r2, #6
 8001f38:	751a      	strb	r2, [r3, #20]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	619a      	str	r2, [r3, #24]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	771a      	strb	r2, [r3, #28]
 8001f42:	3320      	adds	r3, #32
 8001f44:	2205      	movs	r2, #5
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	4a18      	ldr	r2, [pc, #96]	; (8001fac <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8001f4a:	605a      	str	r2, [r3, #4]
 8001f4c:	4a18      	ldr	r2, [pc, #96]	; (8001fb0 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8001f4e:	609a      	str	r2, [r3, #8]
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}
 8001f50:	4a0c      	ldr	r2, [pc, #48]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001f52:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 8001f56:	60da      	str	r2, [r3, #12]
 8001f58:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f5c:	611a      	str	r2, [r3, #16]
 8001f5e:	2207      	movs	r2, #7
 8001f60:	751a      	strb	r2, [r3, #20]
 8001f62:	2200      	movs	r2, #0
 8001f64:	619a      	str	r2, [r3, #24]
 8001f66:	2200      	movs	r2, #0
 8001f68:	771a      	strb	r2, [r3, #28]
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	20000588 	.word	0x20000588
 8001f7c:	be99999a 	.word	0xbe99999a
 8001f80:	3e99999a 	.word	0x3e99999a
 8001f84:	2000141c 	.word	0x2000141c
 8001f88:	00124f80 	.word	0x00124f80
 8001f8c:	44fa0000 	.word	0x44fa0000
 8001f90:	47435000 	.word	0x47435000
 8001f94:	42400000 	.word	0x42400000
 8001f98:	425c0000 	.word	0x425c0000
 8001f9c:	46ea6000 	.word	0x46ea6000
 8001fa0:	4724d800 	.word	0x4724d800
 8001fa4:	48f42400 	.word	0x48f42400
 8001fa8:	42f00000 	.word	0x42f00000
 8001fac:	41a00000 	.word	0x41a00000
 8001fb0:	42c80000 	.word	0x42c80000

08001fb4 <_ZN8PUTM_CAN6DeviceINS_17YawProbe_air_flowEE8set_dataERKNS_14Can_rx_messageE>:
  explicit constexpr Device(uint32_t ide)
      : Device_base(ide, sizeof(Device_data_type)){};

  Device_data_type data{};

  void set_data(const Can_rx_message &m) override {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
    new_data = true;
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	7993      	ldrb	r3, [r2, #6]
 8001fc2:	f043 0301 	orr.w	r3, r3, #1
 8001fc6:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	1dd8      	adds	r0, r3, #7
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	331c      	adds	r3, #28
 8001fd0:	2203      	movs	r2, #3
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f011 fd23 	bl	8013a1e <memcpy>
  }
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_ZN8PUTM_CAN6DeviceINS_14WheelTemp_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
    new_data = true;
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	7993      	ldrb	r3, [r2, #6]
 8001fee:	f043 0301 	orr.w	r3, r3, #1
 8001ff2:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3307      	adds	r3, #7
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	321c      	adds	r2, #28
 8001ffc:	8812      	ldrh	r2, [r2, #0]
 8001ffe:	b292      	uxth	r2, r2
 8002000:	801a      	strh	r2, [r3, #0]
  }
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <_ZN8PUTM_CAN6DeviceINS_14Telemetry_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
 8002016:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	7993      	ldrb	r3, [r2, #6]
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3307      	adds	r3, #7
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	321c      	adds	r2, #28
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	601a      	str	r2, [r3, #0]
  }
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <_ZN8PUTM_CAN6DeviceINS_11TC_imu_gyroEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	7993      	ldrb	r3, [r2, #6]
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	1dd8      	adds	r0, r3, #7
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	331c      	adds	r3, #28
 8002056:	2206      	movs	r2, #6
 8002058:	4619      	mov	r1, r3
 800205a:	f011 fce0 	bl	8013a1e <memcpy>
  }
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <_ZN8PUTM_CAN6DeviceINS_10TC_imu_accEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
 800206e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	7993      	ldrb	r3, [r2, #6]
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	1dd8      	adds	r0, r3, #7
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	331c      	adds	r3, #28
 8002082:	2206      	movs	r2, #6
 8002084:	4619      	mov	r1, r3
 8002086:	f011 fcca 	bl	8013a1e <memcpy>
  }
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <_ZN8PUTM_CAN6DeviceINS_15TC_temperaturesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	7993      	ldrb	r3, [r2, #6]
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	1dd8      	adds	r0, r3, #7
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	331c      	adds	r3, #28
 80020ae:	2206      	movs	r2, #6
 80020b0:	4619      	mov	r1, r3
 80020b2:	f011 fcb4 	bl	8013a1e <memcpy>
  }
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <_ZN8PUTM_CAN6DeviceINS_19TC_wheel_velocitiesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020be:	b580      	push	{r7, lr}
 80020c0:	b082      	sub	sp, #8
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	7993      	ldrb	r3, [r2, #6]
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	1dd8      	adds	r0, r3, #7
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	331c      	adds	r3, #28
 80020da:	2208      	movs	r2, #8
 80020dc:	4619      	mov	r1, r3
 80020de:	f011 fc9e 	bl	8013a1e <memcpy>
  }
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <_ZN8PUTM_CAN6DeviceINS_18TC_rear_suspensionEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020ea:	b480      	push	{r7}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
 80020f2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	7993      	ldrb	r3, [r2, #6]
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	3307      	adds	r3, #7
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	321c      	adds	r2, #28
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	601a      	str	r2, [r3, #0]
  }
 800210a:	bf00      	nop
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <_ZN8PUTM_CAN6DeviceINS_7TC_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002116:	b580      	push	{r7, lr}
 8002118:	b082      	sub	sp, #8
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	7993      	ldrb	r3, [r2, #6]
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	1dd8      	adds	r0, r3, #7
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	331c      	adds	r3, #28
 8002132:	2208      	movs	r2, #8
 8002134:	4619      	mov	r1, r3
 8002136:	f011 fc72 	bl	8013a1e <memcpy>
  }
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <_ZN8PUTM_CAN6DeviceINS_20Steering_Wheel_eventEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002142:	b580      	push	{r7, lr}
 8002144:	b082      	sub	sp, #8
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	7993      	ldrb	r3, [r2, #6]
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	1dd8      	adds	r0, r3, #7
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	331c      	adds	r3, #28
 800215e:	2203      	movs	r2, #3
 8002160:	4619      	mov	r1, r3
 8002162:	f011 fc5c 	bl	8013a1e <memcpy>
  }
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <_ZN8PUTM_CAN6DeviceINS_19Steering_Wheel_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
 8002176:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	7993      	ldrb	r3, [r2, #6]
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	1dd8      	adds	r0, r3, #7
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	331c      	adds	r3, #28
 800218a:	2203      	movs	r2, #3
 800218c:	4619      	mov	r1, r3
 800218e:	f011 fc46 	bl	8013a1e <memcpy>
  }
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <_ZN8PUTM_CAN6DeviceINS_7SF_NUCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800219a:	b480      	push	{r7}
 800219c:	b083      	sub	sp, #12
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
 80021a2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	7993      	ldrb	r3, [r2, #6]
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	3307      	adds	r3, #7
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	321c      	adds	r2, #28
 80021b6:	6812      	ldr	r2, [r2, #0]
 80021b8:	601a      	str	r2, [r3, #0]
  }
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <_ZN8PUTM_CAN6DeviceINS_5SF_WSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b082      	sub	sp, #8
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
 80021ce:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	7993      	ldrb	r3, [r2, #6]
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	1dd8      	adds	r0, r3, #7
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	331c      	adds	r3, #28
 80021e2:	2208      	movs	r2, #8
 80021e4:	4619      	mov	r1, r3
 80021e6:	f011 fc1a 	bl	8013a1e <memcpy>
  }
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <_ZN8PUTM_CAN6DeviceINS_5SF_DVEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
 80021fa:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	7993      	ldrb	r3, [r2, #6]
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	1dd8      	adds	r0, r3, #7
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	331c      	adds	r3, #28
 800220e:	2208      	movs	r2, #8
 8002210:	4619      	mov	r1, r3
 8002212:	f011 fc04 	bl	8013a1e <memcpy>
  }
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <_ZN8PUTM_CAN6DeviceINS_20SF_CoolingAndVSafetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
 8002226:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	7993      	ldrb	r3, [r2, #6]
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	1dd8      	adds	r0, r3, #7
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	331c      	adds	r3, #28
 800223a:	2208      	movs	r2, #8
 800223c:	4619      	mov	r1, r3
 800223e:	f011 fbee 	bl	8013a1e <memcpy>
  }
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <_ZN8PUTM_CAN6DeviceINS_11SF_FrontBoxEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	7993      	ldrb	r3, [r2, #6]
 8002258:	f043 0301 	orr.w	r3, r3, #1
 800225c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	1dd8      	adds	r0, r3, #7
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	331c      	adds	r3, #28
 8002266:	2208      	movs	r2, #8
 8002268:	4619      	mov	r1, r3
 800226a:	f011 fbd8 	bl	8013a1e <memcpy>
  }
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_ZN8PUTM_CAN6DeviceINS_7SF_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
 800227e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	7993      	ldrb	r3, [r2, #6]
 8002284:	f043 0301 	orr.w	r3, r3, #1
 8002288:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	1dd8      	adds	r0, r3, #7
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	331c      	adds	r3, #28
 8002292:	2203      	movs	r2, #3
 8002294:	4619      	mov	r1, r3
 8002296:	f011 fbc2 	bl	8013a1e <memcpy>
  }
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_PassEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	7993      	ldrb	r3, [r2, #6]
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	3307      	adds	r3, #7
 80022ba:	683a      	ldr	r2, [r7, #0]
 80022bc:	321c      	adds	r2, #28
 80022be:	8812      	ldrh	r2, [r2, #0]
 80022c0:	b292      	uxth	r2, r2
 80022c2:	801a      	strh	r2, [r3, #0]
  }
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	7993      	ldrb	r3, [r2, #6]
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3307      	adds	r3, #7
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	321c      	adds	r2, #28
 80022ec:	7812      	ldrb	r2, [r2, #0]
 80022ee:	701a      	strb	r2, [r3, #0]
  }
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <_ZN8PUTM_CAN6DeviceINS_17Dash_lap_finishedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	7993      	ldrb	r3, [r2, #6]
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3307      	adds	r3, #7
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	321c      	adds	r2, #28
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	601a      	str	r2, [r3, #0]
  }
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <_ZN8PUTM_CAN6DeviceINS_27Dash_steering_wheel_requestEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	7993      	ldrb	r3, [r2, #6]
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3307      	adds	r3, #7
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	321c      	adds	r2, #28
 8002344:	7812      	ldrb	r2, [r2, #0]
 8002346:	701a      	strb	r2, [r3, #0]
  }
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <_ZN8PUTM_CAN6DeviceINS_26Dash_Smart_Fuses_FAN_speedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
    new_data = true;
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	7993      	ldrb	r3, [r2, #6]
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3307      	adds	r3, #7
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	321c      	adds	r2, #28
 8002370:	8812      	ldrh	r2, [r2, #0]
 8002372:	b292      	uxth	r2, r2
 8002374:	801a      	strh	r2, [r3, #0]
  }
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <_ZN8PUTM_CAN6DeviceINS_8Dash_TCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
 800238a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	7993      	ldrb	r3, [r2, #6]
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	1dd8      	adds	r0, r3, #7
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	331c      	adds	r3, #28
 800239e:	2208      	movs	r2, #8
 80023a0:	4619      	mov	r1, r3
 80023a2:	f011 fb3c 	bl	8013a1e <memcpy>
  }
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <_ZN8PUTM_CAN6DeviceINS_9Dash_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	7993      	ldrb	r3, [r2, #6]
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3307      	adds	r3, #7
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	321c      	adds	r2, #28
 80023ca:	7812      	ldrb	r2, [r2, #0]
 80023cc:	701a      	strb	r2, [r3, #0]
  }
 80023ce:	bf00      	nop
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <_ZN8PUTM_CAN6DeviceINS_18BMS_LV_temperatureEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023da:	b580      	push	{r7, lr}
 80023dc:	b082      	sub	sp, #8
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
 80023e2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	7993      	ldrb	r3, [r2, #6]
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	1dd8      	adds	r0, r3, #7
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	331c      	adds	r3, #28
 80023f6:	2208      	movs	r2, #8
 80023f8:	4619      	mov	r1, r3
 80023fa:	f011 fb10 	bl	8013a1e <memcpy>
  }
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <_ZN8PUTM_CAN6DeviceINS_11BMS_LV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	7993      	ldrb	r3, [r2, #6]
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	1dd8      	adds	r0, r3, #7
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	331c      	adds	r3, #28
 8002422:	2206      	movs	r2, #6
 8002424:	4619      	mov	r1, r3
 8002426:	f011 fafa 	bl	8013a1e <memcpy>
  }
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <_ZN8PUTM_CAN6DeviceINS_11BMS_HV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002432:	b580      	push	{r7, lr}
 8002434:	b082      	sub	sp, #8
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	7993      	ldrb	r3, [r2, #6]
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	1dd8      	adds	r0, r3, #7
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	331c      	adds	r3, #28
 800244e:	2208      	movs	r2, #8
 8002450:	4619      	mov	r1, r3
 8002452:	f011 fae4 	bl	8013a1e <memcpy>
  }
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <_ZN8PUTM_CAN6DeviceINS_12AQ_gyroscopeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800245e:	b580      	push	{r7, lr}
 8002460:	b082      	sub	sp, #8
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
 8002466:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	7993      	ldrb	r3, [r2, #6]
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	1dd8      	adds	r0, r3, #7
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	331c      	adds	r3, #28
 800247a:	2206      	movs	r2, #6
 800247c:	4619      	mov	r1, r3
 800247e:	f011 face 	bl	8013a1e <memcpy>
  }
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <_ZN8PUTM_CAN6DeviceINS_15AQ_accelerationEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800248a:	b580      	push	{r7, lr}
 800248c:	b082      	sub	sp, #8
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
 8002492:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	7993      	ldrb	r3, [r2, #6]
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	1dd8      	adds	r0, r3, #7
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	331c      	adds	r3, #28
 80024a6:	2206      	movs	r2, #6
 80024a8:	4619      	mov	r1, r3
 80024aa:	f011 fab8 	bl	8013a1e <memcpy>
  }
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <_ZN8PUTM_CAN6DeviceINS_7AQ_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b082      	sub	sp, #8
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	6039      	str	r1, [r7, #0]
    new_data = true;
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	7993      	ldrb	r3, [r2, #6]
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	1dd8      	adds	r0, r3, #7
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	331c      	adds	r3, #28
 80024d2:	2206      	movs	r2, #6
 80024d4:	4619      	mov	r1, r3
 80024d6:	f011 faa2 	bl	8013a1e <memcpy>
  }
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <_ZN8PUTM_CAN6DeviceINS_9Apps_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	6039      	str	r1, [r7, #0]
    new_data = true;
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	7993      	ldrb	r3, [r2, #6]
 80024f0:	f043 0301 	orr.w	r3, r3, #1
 80024f4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	1dd8      	adds	r0, r3, #7
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	331c      	adds	r3, #28
 80024fe:	2205      	movs	r2, #5
 8002500:	4619      	mov	r1, r3
 8002502:	f011 fa8c 	bl	8013a1e <memcpy>
  }
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 800250e:	b580      	push	{r7, lr}
 8002510:	af00      	add	r7, sp, #0
 8002512:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002516:	2001      	movs	r0, #1
 8002518:	f7ff fc72 	bl	8001e00 <_Z41__static_initialization_and_destruction_0ii>
 800251c:	bd80      	pop	{r7, pc}

0800251e <_ZN22Battery_characteristicC1Ev>:
    Vttc2
};

float horner(const float *arry,unsigned int n, const float *x);

struct Battery_characteristic{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4618      	mov	r0, r3
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <_ZN7SoC_EKFC1Ev>:
    float _Q_matrix[3];
    float _State_vector[3];
    

public:
    SoC_EKF() = default;
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff ffe7 	bl	800251e <_ZN22Battery_characteristicC1Ev>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <_ZN15State_of_ChargeC1Ev>:
	float value_max;
	float value_min;

};

struct State_of_Charge{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ffeb 	bl	8002540 <_ZN7SoC_EKFC1Ev>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4618      	mov	r0, r3
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <_ZN4DataC1Ev>:
	bool charging_state;
	bool discharge_activation;
	uint32_t discharge_tick_end;
};

struct Data{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff ffe9 	bl	800255a <_ZN15State_of_ChargeC1Ev>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <_Z41__static_initialization_and_destruction_0ii>:
 *  Created on: May 22, 2022
 *      Author: Maks
 */
#include <global_variables.hpp>

Data data;
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d107      	bne.n	80025b4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d102      	bne.n	80025b4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80025ae:	4803      	ldr	r0, [pc, #12]	; (80025bc <_Z41__static_initialization_and_destruction_0ii+0x28>)
 80025b0:	f7ff ffe0 	bl	8002574 <_ZN4DataC1Ev>
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	2000141c 	.word	0x2000141c

080025c0 <_GLOBAL__sub_I_data>:
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80025c8:	2001      	movs	r0, #1
 80025ca:	f7ff ffe3 	bl	8002594 <_Z41__static_initialization_and_destruction_0ii>
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <_Z16init_PEC15_Tablev>:
uint16_t pec15Table[256];
uint16_t CRC15_POLY = 0x4599;
uint8_t ltcConfig[6] = {0xFC, (uint8_t)(1874 & 0xff), (uint8_t)((1874>>4)|(2625<<4)), (uint8_t)(2625>>4), 0, 0};

void init_PEC15_Table()
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
	uint16_t remainder;
	for (int i = 0; i < 256; i++)
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	2bff      	cmp	r3, #255	; 0xff
 80025de:	dc26      	bgt.n	800262e <_Z16init_PEC15_Tablev+0x5e>
	{
		remainder = i << 7;
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	01db      	lsls	r3, r3, #7
 80025e6:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 80025e8:	2308      	movs	r3, #8
 80025ea:	607b      	str	r3, [r7, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	dd14      	ble.n	800261c <_Z16init_PEC15_Tablev+0x4c>
		{
			if (remainder & 0x4000)
 80025f2:	89fb      	ldrh	r3, [r7, #14]
 80025f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d008      	beq.n	800260e <_Z16init_PEC15_Tablev+0x3e>
			{
				remainder = ((remainder << 1));
 80025fc:	89fb      	ldrh	r3, [r7, #14]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	81fb      	strh	r3, [r7, #14]
				remainder = (remainder ^ CRC15_POLY);
 8002602:	4b0e      	ldr	r3, [pc, #56]	; (800263c <_Z16init_PEC15_Tablev+0x6c>)
 8002604:	881a      	ldrh	r2, [r3, #0]
 8002606:	89fb      	ldrh	r3, [r7, #14]
 8002608:	4053      	eors	r3, r2
 800260a:	81fb      	strh	r3, [r7, #14]
 800260c:	e002      	b.n	8002614 <_Z16init_PEC15_Tablev+0x44>
			}
			else
			{
				remainder = ((remainder << 1));
 800260e:	89fb      	ldrh	r3, [r7, #14]
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3b01      	subs	r3, #1
 8002618:	607b      	str	r3, [r7, #4]
 800261a:	e7e7      	b.n	80025ec <_Z16init_PEC15_Tablev+0x1c>
			}
		}
		pec15Table[i] = remainder&0xFFFF;
 800261c:	4908      	ldr	r1, [pc, #32]	; (8002640 <_Z16init_PEC15_Tablev+0x70>)
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	89fa      	ldrh	r2, [r7, #14]
 8002622:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (int i = 0; i < 256; i++)
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	3301      	adds	r3, #1
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	e7d5      	b.n	80025da <_Z16init_PEC15_Tablev+0xa>
	}
}
 800262e:	bf00      	nop
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	200001f4 	.word	0x200001f4
 8002640:	200016c0 	.word	0x200016c0

08002644 <_Z5pec15Pci>:

uint16_t pec15(char *data , int len)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
	uint16_t remainder,address;
	remainder = 16;//PEC seed
 800264e:	2310      	movs	r3, #16
 8002650:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 8002652:	2300      	movs	r3, #0
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	da1a      	bge.n	8002694 <_Z5pec15Pci+0x50>
	{
		address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 800265e:	8afb      	ldrh	r3, [r7, #22]
 8002660:	09db      	lsrs	r3, r3, #7
 8002662:	b29a      	uxth	r2, r3
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	440b      	add	r3, r1
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	b29b      	uxth	r3, r3
 800266e:	4053      	eors	r3, r2
 8002670:	b29b      	uxth	r3, r3
 8002672:	b2db      	uxtb	r3, r3
 8002674:	81fb      	strh	r3, [r7, #14]
		remainder = (remainder << 8 ) ^ pec15Table[address];
 8002676:	8afb      	ldrh	r3, [r7, #22]
 8002678:	021b      	lsls	r3, r3, #8
 800267a:	b21a      	sxth	r2, r3
 800267c:	89fb      	ldrh	r3, [r7, #14]
 800267e:	490a      	ldr	r1, [pc, #40]	; (80026a8 <_Z5pec15Pci+0x64>)
 8002680:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002684:	b21b      	sxth	r3, r3
 8002686:	4053      	eors	r3, r2
 8002688:	b21b      	sxth	r3, r3
 800268a:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	3301      	adds	r3, #1
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	e7e0      	b.n	8002656 <_Z5pec15Pci+0x12>
	}
	return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 8002694:	8afb      	ldrh	r3, [r7, #22]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	b29b      	uxth	r3, r3
}
 800269a:	4618      	mov	r0, r3
 800269c:	371c      	adds	r7, #28
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	200016c0 	.word	0x200016c0

080026ac <_Z11LTC_wake_upv>:
 * Brief:	Send wakeup for LTC, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_wake_up()
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
	uint8_t tab[2] = {0xFF};
 80026b2:	23ff      	movs	r3, #255	; 0xff
 80026b4:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80026b6:	2200      	movs	r2, #0
 80026b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026c0:	f005 fdba 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 2, 1);
 80026c4:	1d39      	adds	r1, r7, #4
 80026c6:	2301      	movs	r3, #1
 80026c8:	2202      	movs	r2, #2
 80026ca:	4807      	ldr	r0, [pc, #28]	; (80026e8 <_Z11LTC_wake_upv+0x3c>)
 80026cc:	f009 f953 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80026d0:	2201      	movs	r2, #1
 80026d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026da:	f005 fdad 	bl	8008238 <HAL_GPIO_WritePin>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20001aac 	.word	0x20001aac

080026ec <_Z18LTC_start_cell_adcv>:
 * Brief:	Send adc config for ltc and start conversion, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_start_cell_adc()
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
	uint8_t tab[12];
	uint16_t pec;

	uint16_t cmd = (1<<15) | 0x01;
 80026f2:	f248 0301 	movw	r3, #32769	; 0x8001
 80026f6:	81fb      	strh	r3, [r7, #14]
	// configuration
	tab[0] = (cmd>>8);
 80026f8:	89fb      	ldrh	r3, [r7, #14]
 80026fa:	0a1b      	lsrs	r3, r3, #8
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002702:	89fb      	ldrh	r3, [r7, #14]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002708:	463b      	mov	r3, r7
 800270a:	2102      	movs	r1, #2
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ff99 	bl	8002644 <_Z5pec15Pci>
 8002712:	4603      	mov	r3, r0
 8002714:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 8002716:	89bb      	ldrh	r3, [r7, #12]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	b29b      	uxth	r3, r3
 800271c:	b2db      	uxtb	r3, r3
 800271e:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002720:	89bb      	ldrh	r3, [r7, #12]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	70fb      	strb	r3, [r7, #3]

	tab[4] = ltcConfig[0];
 8002726:	4b38      	ldr	r3, [pc, #224]	; (8002808 <_Z18LTC_start_cell_adcv+0x11c>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 800272c:	4b36      	ldr	r3, [pc, #216]	; (8002808 <_Z18LTC_start_cell_adcv+0x11c>)
 800272e:	785b      	ldrb	r3, [r3, #1]
 8002730:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 8002732:	4b35      	ldr	r3, [pc, #212]	; (8002808 <_Z18LTC_start_cell_adcv+0x11c>)
 8002734:	789b      	ldrb	r3, [r3, #2]
 8002736:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8002738:	4b33      	ldr	r3, [pc, #204]	; (8002808 <_Z18LTC_start_cell_adcv+0x11c>)
 800273a:	78db      	ldrb	r3, [r3, #3]
 800273c:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 800273e:	4b32      	ldr	r3, [pc, #200]	; (8002808 <_Z18LTC_start_cell_adcv+0x11c>)
 8002740:	791b      	ldrb	r3, [r3, #4]
 8002742:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8002744:	4b30      	ldr	r3, [pc, #192]	; (8002808 <_Z18LTC_start_cell_adcv+0x11c>)
 8002746:	795b      	ldrb	r3, [r3, #5]
 8002748:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 800274a:	463b      	mov	r3, r7
 800274c:	3304      	adds	r3, #4
 800274e:	2106      	movs	r1, #6
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff77 	bl	8002644 <_Z5pec15Pci>
 8002756:	4603      	mov	r3, r0
 8002758:	81bb      	strh	r3, [r7, #12]
	tab[10] = pec >> 8;
 800275a:	89bb      	ldrh	r3, [r7, #12]
 800275c:	0a1b      	lsrs	r3, r3, #8
 800275e:	b29b      	uxth	r3, r3
 8002760:	b2db      	uxtb	r3, r3
 8002762:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002764:	89bb      	ldrh	r3, [r7, #12]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 800276a:	f7ff ff9f 	bl	80026ac <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800276e:	2200      	movs	r2, #0
 8002770:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002774:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002778:	f005 fd5e 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 20);
 800277c:	4639      	mov	r1, r7
 800277e:	2314      	movs	r3, #20
 8002780:	220c      	movs	r2, #12
 8002782:	4822      	ldr	r0, [pc, #136]	; (800280c <_Z18LTC_start_cell_adcv+0x120>)
 8002784:	f009 f8f7 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002788:	2201      	movs	r2, #1
 800278a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800278e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002792:	f005 fd51 	bl	8008238 <HAL_GPIO_WritePin>


	// adc conversion

	memset(tab, 0, 12);
 8002796:	463b      	mov	r3, r7
 8002798:	220c      	movs	r2, #12
 800279a:	2100      	movs	r1, #0
 800279c:	4618      	mov	r0, r3
 800279e:	f011 f966 	bl	8013a6e <memset>

	//cmd = 0b1001100000 | (0b00 << 7); // discharge not permitted
	cmd = 0b1001110000 | (0b00 << 7); // discharge permitted
 80027a2:	f44f 731c 	mov.w	r3, #624	; 0x270
 80027a6:	81fb      	strh	r3, [r7, #14]
	tab[0] = cmd>>8;
 80027a8:	89fb      	ldrh	r3, [r7, #14]
 80027aa:	0a1b      	lsrs	r3, r3, #8
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 80027b2:	89fb      	ldrh	r3, [r7, #14]
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 80027b8:	463b      	mov	r3, r7
 80027ba:	2102      	movs	r1, #2
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff ff41 	bl	8002644 <_Z5pec15Pci>
 80027c2:	4603      	mov	r3, r0
 80027c4:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 80027c6:	89bb      	ldrh	r3, [r7, #12]
 80027c8:	0a1b      	lsrs	r3, r3, #8
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 80027d0:	89bb      	ldrh	r3, [r7, #12]
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80027d6:	2200      	movs	r2, #0
 80027d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027e0:	f005 fd2a 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 20);
 80027e4:	4639      	mov	r1, r7
 80027e6:	2314      	movs	r3, #20
 80027e8:	2204      	movs	r2, #4
 80027ea:	4808      	ldr	r0, [pc, #32]	; (800280c <_Z18LTC_start_cell_adcv+0x120>)
 80027ec:	f009 f8c3 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80027f0:	2201      	movs	r2, #1
 80027f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fa:	f005 fd1d 	bl	8008238 <HAL_GPIO_WritePin>
}
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	200001f8 	.word	0x200001f8
 800280c:	20001aac 	.word	0x20001aac

08002810 <_Z18LTC_get_values_adcPt>:
 * Brief:	Receveing adc data from ltc, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_get_values_adc(uint16_t *cell_values)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b0b8      	sub	sp, #224	; 0xe0
 8002814:	af02      	add	r7, sp, #8
 8002816:	6078      	str	r0, [r7, #4]
	uint8_t tab[100], rx_tab[100];
	uint16_t pec;

	// read cell voltage group A
	uint16_t cmd = (1<<15) | 0b100;
 8002818:	f248 0304 	movw	r3, #32772	; 0x8004
 800281c:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 8002820:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002824:	220c      	movs	r2, #12
 8002826:	2100      	movs	r1, #0
 8002828:	4618      	mov	r0, r3
 800282a:	f011 f920 	bl	8013a6e <memset>
	tab[0] = (cmd>>8);
 800282e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002832:	0a1b      	lsrs	r3, r3, #8
 8002834:	b29b      	uxth	r3, r3
 8002836:	b2db      	uxtb	r3, r3
 8002838:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 800283c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002840:	b2db      	uxtb	r3, r3
 8002842:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 8002846:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800284a:	2102      	movs	r1, #2
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff fef9 	bl	8002644 <_Z5pec15Pci>
 8002852:	4603      	mov	r3, r0
 8002854:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 8002858:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 800285c:	0a1b      	lsrs	r3, r3, #8
 800285e:	b29b      	uxth	r3, r3
 8002860:	b2db      	uxtb	r3, r3
 8002862:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 8002866:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 800286a:	b2db      	uxtb	r3, r3
 800286c:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	LTC_wake_up();
 8002870:	f7ff ff1c 	bl	80026ac <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002874:	2200      	movs	r2, #0
 8002876:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800287a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800287e:	f005 fcdb 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 8002882:	f107 020c 	add.w	r2, r7, #12
 8002886:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800288a:	2314      	movs	r3, #20
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	230c      	movs	r3, #12
 8002890:	4849      	ldr	r0, [pc, #292]	; (80029b8 <_Z18LTC_get_values_adcPt+0x1a8>)
 8002892:	f009 f9de 	bl	800bc52 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002896:	2201      	movs	r2, #1
 8002898:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800289c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a0:	f005 fcca 	bl	8008238 <HAL_GPIO_WritePin>


	cell_values[0] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 80028a4:	7c3b      	ldrb	r3, [r7, #16]
 80028a6:	b21a      	sxth	r2, r3
 80028a8:	7c7b      	ldrb	r3, [r7, #17]
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	b21b      	sxth	r3, r3
 80028ae:	4313      	orrs	r3, r2
 80028b0:	b21b      	sxth	r3, r3
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	801a      	strh	r2, [r3, #0]
	cell_values[1] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 80028b8:	7cbb      	ldrb	r3, [r7, #18]
 80028ba:	b21a      	sxth	r2, r3
 80028bc:	7cfb      	ldrb	r3, [r7, #19]
 80028be:	021b      	lsls	r3, r3, #8
 80028c0:	b21b      	sxth	r3, r3
 80028c2:	4313      	orrs	r3, r2
 80028c4:	b21a      	sxth	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3302      	adds	r3, #2
 80028ca:	b292      	uxth	r2, r2
 80028cc:	801a      	strh	r2, [r3, #0]
	cell_values[2] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 80028ce:	7d3b      	ldrb	r3, [r7, #20]
 80028d0:	b21a      	sxth	r2, r3
 80028d2:	7d7b      	ldrb	r3, [r7, #21]
 80028d4:	021b      	lsls	r3, r3, #8
 80028d6:	b21b      	sxth	r3, r3
 80028d8:	4313      	orrs	r3, r2
 80028da:	b21a      	sxth	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3304      	adds	r3, #4
 80028e0:	b292      	uxth	r2, r2
 80028e2:	801a      	strh	r2, [r3, #0]


	// read cell voltage group B
	cmd = (1<<15) | 0b110;
 80028e4:	f248 0306 	movw	r3, #32774	; 0x8006
 80028e8:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 80028ec:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028f0:	220c      	movs	r2, #12
 80028f2:	2100      	movs	r1, #0
 80028f4:	4618      	mov	r0, r3
 80028f6:	f011 f8ba 	bl	8013a6e <memset>
	tab[0] = (cmd>>8);
 80028fa:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80028fe:	0a1b      	lsrs	r3, r3, #8
 8002900:	b29b      	uxth	r3, r3
 8002902:	b2db      	uxtb	r3, r3
 8002904:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 8002908:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800290c:	b2db      	uxtb	r3, r3
 800290e:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 8002912:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002916:	2102      	movs	r1, #2
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fe93 	bl	8002644 <_Z5pec15Pci>
 800291e:	4603      	mov	r3, r0
 8002920:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 8002924:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002928:	0a1b      	lsrs	r3, r3, #8
 800292a:	b29b      	uxth	r3, r3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 8002932:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002936:	b2db      	uxtb	r3, r3
 8002938:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800293c:	2200      	movs	r2, #0
 800293e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002942:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002946:	f005 fc77 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 800294a:	f107 020c 	add.w	r2, r7, #12
 800294e:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002952:	2314      	movs	r3, #20
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	230c      	movs	r3, #12
 8002958:	4817      	ldr	r0, [pc, #92]	; (80029b8 <_Z18LTC_get_values_adcPt+0x1a8>)
 800295a:	f009 f97a 	bl	800bc52 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800295e:	2201      	movs	r2, #1
 8002960:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002968:	f005 fc66 	bl	8008238 <HAL_GPIO_WritePin>

	cell_values[3] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 800296c:	7c3b      	ldrb	r3, [r7, #16]
 800296e:	b21a      	sxth	r2, r3
 8002970:	7c7b      	ldrb	r3, [r7, #17]
 8002972:	021b      	lsls	r3, r3, #8
 8002974:	b21b      	sxth	r3, r3
 8002976:	4313      	orrs	r3, r2
 8002978:	b21a      	sxth	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3306      	adds	r3, #6
 800297e:	b292      	uxth	r2, r2
 8002980:	801a      	strh	r2, [r3, #0]
	cell_values[4] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 8002982:	7cbb      	ldrb	r3, [r7, #18]
 8002984:	b21a      	sxth	r2, r3
 8002986:	7cfb      	ldrb	r3, [r7, #19]
 8002988:	021b      	lsls	r3, r3, #8
 800298a:	b21b      	sxth	r3, r3
 800298c:	4313      	orrs	r3, r2
 800298e:	b21a      	sxth	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3308      	adds	r3, #8
 8002994:	b292      	uxth	r2, r2
 8002996:	801a      	strh	r2, [r3, #0]
	cell_values[5] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 8002998:	7d3b      	ldrb	r3, [r7, #20]
 800299a:	b21a      	sxth	r2, r3
 800299c:	7d7b      	ldrb	r3, [r7, #21]
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	b21b      	sxth	r3, r3
 80029a2:	4313      	orrs	r3, r2
 80029a4:	b21a      	sxth	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	330a      	adds	r3, #10
 80029aa:	b292      	uxth	r2, r2
 80029ac:	801a      	strh	r2, [r3, #0]


}
 80029ae:	bf00      	nop
 80029b0:	37d8      	adds	r7, #216	; 0xd8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	20001aac 	.word	0x20001aac

080029bc <_Z8mute_disv>:
 * Brief:	Muting discharge
 * Param:	None
 * Retval:	None
 */
void mute_dis()
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101000;
 80029c2:	f248 0328 	movw	r3, #32808	; 0x8028
 80029c6:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 80029c8:	463b      	mov	r3, r7
 80029ca:	2204      	movs	r2, #4
 80029cc:	2100      	movs	r1, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f011 f84d 	bl	8013a6e <memset>
	tab[0] = (cmd>>8);
 80029d4:	88fb      	ldrh	r3, [r7, #6]
 80029d6:	0a1b      	lsrs	r3, r3, #8
 80029d8:	b29b      	uxth	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 80029de:	88fb      	ldrh	r3, [r7, #6]
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 80029e4:	463b      	mov	r3, r7
 80029e6:	2102      	movs	r1, #2
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff fe2b 	bl	8002644 <_Z5pec15Pci>
 80029ee:	4603      	mov	r3, r0
 80029f0:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 80029f2:	88bb      	ldrh	r3, [r7, #4]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 80029fc:	88bb      	ldrh	r3, [r7, #4]
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8002a02:	f7ff fe53 	bl	80026ac <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002a06:	2200      	movs	r2, #0
 8002a08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a10:	f005 fc12 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8002a14:	4639      	mov	r1, r7
 8002a16:	2364      	movs	r3, #100	; 0x64
 8002a18:	2204      	movs	r2, #4
 8002a1a:	4807      	ldr	r0, [pc, #28]	; (8002a38 <_Z8mute_disv+0x7c>)
 8002a1c:	f008 ffab 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002a20:	2201      	movs	r2, #1
 8002a22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a2a:	f005 fc05 	bl	8008238 <HAL_GPIO_WritePin>
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20001aac 	.word	0x20001aac

08002a3c <_Z10unmute_disv>:
 * Brief:	Unmuting discharge
 * Param:	None
 * Retval:	None
 */
void unmute_dis()
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101001;
 8002a42:	f248 0329 	movw	r3, #32809	; 0x8029
 8002a46:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8002a48:	463b      	mov	r3, r7
 8002a4a:	2204      	movs	r2, #4
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f011 f80d 	bl	8013a6e <memset>
	tab[0] = (cmd>>8);
 8002a54:	88fb      	ldrh	r3, [r7, #6]
 8002a56:	0a1b      	lsrs	r3, r3, #8
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002a5e:	88fb      	ldrh	r3, [r7, #6]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002a64:	463b      	mov	r3, r7
 8002a66:	2102      	movs	r1, #2
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fdeb 	bl	8002644 <_Z5pec15Pci>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8002a72:	88bb      	ldrh	r3, [r7, #4]
 8002a74:	0a1b      	lsrs	r3, r3, #8
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002a7c:	88bb      	ldrh	r3, [r7, #4]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8002a82:	f7ff fe13 	bl	80026ac <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002a86:	2200      	movs	r2, #0
 8002a88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a90:	f005 fbd2 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8002a94:	4639      	mov	r1, r7
 8002a96:	2364      	movs	r3, #100	; 0x64
 8002a98:	2204      	movs	r2, #4
 8002a9a:	4807      	ldr	r0, [pc, #28]	; (8002ab8 <_Z10unmute_disv+0x7c>)
 8002a9c:	f008 ff6b 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002aa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aaa:	f005 fbc5 	bl	8008238 <HAL_GPIO_WritePin>
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20001aac 	.word	0x20001aac

08002abc <_Z21LTC_turn_on_dischargeiPb>:
 * Brief:	Send discharge configuration and start the discharge, BLOCKING MODE
 * Param:	cell: number of cell wanted to be discharged
 * Retval:	None
 */
void LTC_turn_on_discharge(int cell, bool *cellDischarge)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
	uint8_t tab[12];
	uint16_t pec;

	unmute_dis();
 8002ac6:	f7ff ffb9 	bl	8002a3c <_Z10unmute_disv>

	uint16_t cmd = (1<<15) | 0b10100;
 8002aca:	f248 0314 	movw	r3, #32788	; 0x8014
 8002ace:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002ad0:	f107 0308 	add.w	r3, r7, #8
 8002ad4:	220c      	movs	r2, #12
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f010 ffc8 	bl	8013a6e <memset>
	tab[0] = (cmd>>8);
 8002ade:	8afb      	ldrh	r3, [r7, #22]
 8002ae0:	0a1b      	lsrs	r3, r3, #8
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002ae8:	8afb      	ldrh	r3, [r7, #22]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002aee:	f107 0308 	add.w	r3, r7, #8
 8002af2:	2102      	movs	r1, #2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fda5 	bl	8002644 <_Z5pec15Pci>
 8002afa:	4603      	mov	r3, r0
 8002afc:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002afe:	8abb      	ldrh	r3, [r7, #20]
 8002b00:	0a1b      	lsrs	r3, r3, #8
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002b08:	8abb      	ldrh	r3, [r7, #20]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	72fb      	strb	r3, [r7, #11]


	tab[4] = (cellDischarge[0]) | (cellDischarge[1] << 4); // 1, 2
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	b25a      	sxtb	r2, r3
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	3301      	adds	r3, #1
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	b25b      	sxtb	r3, r3
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	b25b      	sxtb	r3, r3
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	733b      	strb	r3, [r7, #12]
	tab[5] = (cellDischarge[2]) | (cellDischarge[3] << 4); // 3, 4
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	3302      	adds	r3, #2
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	b25a      	sxtb	r2, r3
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	3303      	adds	r3, #3
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	b25b      	sxtb	r3, r3
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	b25b      	sxtb	r3, r3
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	737b      	strb	r3, [r7, #13]
	tab[6] = (cellDischarge[4]) | (cellDischarge[5] << 4); // 5, 6
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	3304      	adds	r3, #4
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	b25a      	sxtb	r2, r3
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	3305      	adds	r3, #5
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	b25b      	sxtb	r3, r3
 8002b52:	4313      	orrs	r3, r2
 8002b54:	b25b      	sxtb	r3, r3
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	73bb      	strb	r3, [r7, #14]
	tab[7] = 0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	73fb      	strb	r3, [r7, #15]
	tab[8] = 0;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	743b      	strb	r3, [r7, #16]
	tab[9] = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002b66:	f107 0308 	add.w	r3, r7, #8
 8002b6a:	3304      	adds	r3, #4
 8002b6c:	2106      	movs	r1, #6
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff fd68 	bl	8002644 <_Z5pec15Pci>
 8002b74:	4603      	mov	r3, r0
 8002b76:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002b78:	8abb      	ldrh	r3, [r7, #20]
 8002b7a:	0a1b      	lsrs	r3, r3, #8
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002b82:	8abb      	ldrh	r3, [r7, #20]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	74fb      	strb	r3, [r7, #19]

	LTC_wake_up();
 8002b88:	f7ff fd90 	bl	80026ac <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b96:	f005 fb4f 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002b9a:	f107 0108 	add.w	r1, r7, #8
 8002b9e:	2364      	movs	r3, #100	; 0x64
 8002ba0:	220c      	movs	r2, #12
 8002ba2:	483c      	ldr	r0, [pc, #240]	; (8002c94 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002ba4:	f008 fee7 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bb2:	f005 fb41 	bl	8008238 <HAL_GPIO_WritePin>

	cmd = (1<<15) | 0x01;
 8002bb6:	f248 0301 	movw	r3, #32769	; 0x8001
 8002bba:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002bbc:	f107 0308 	add.w	r3, r7, #8
 8002bc0:	220c      	movs	r2, #12
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f010 ff52 	bl	8013a6e <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002bca:	8afb      	ldrh	r3, [r7, #22]
 8002bcc:	0a1b      	lsrs	r3, r3, #8
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002bd4:	8afb      	ldrh	r3, [r7, #22]
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002bda:	f107 0308 	add.w	r3, r7, #8
 8002bde:	2102      	movs	r1, #2
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fd2f 	bl	8002644 <_Z5pec15Pci>
 8002be6:	4603      	mov	r3, r0
 8002be8:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002bea:	8abb      	ldrh	r3, [r7, #20]
 8002bec:	0a1b      	lsrs	r3, r3, #8
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002bf4:	8abb      	ldrh	r3, [r7, #20]
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	72fb      	strb	r3, [r7, #11]

	tab[4] = ltcConfig[0];
 8002bfa:	4b27      	ldr	r3, [pc, #156]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	733b      	strb	r3, [r7, #12]
	tab[5] = ltcConfig[1];
 8002c00:	4b25      	ldr	r3, [pc, #148]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c02:	785b      	ldrb	r3, [r3, #1]
 8002c04:	737b      	strb	r3, [r7, #13]
	tab[6] = ltcConfig[2];
 8002c06:	4b24      	ldr	r3, [pc, #144]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c08:	789b      	ldrb	r3, [r3, #2]
 8002c0a:	73bb      	strb	r3, [r7, #14]
	tab[7] = ltcConfig[3];
 8002c0c:	4b22      	ldr	r3, [pc, #136]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c0e:	78db      	ldrb	r3, [r3, #3]
 8002c10:	73fb      	strb	r3, [r7, #15]
	if(cell<7){
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b06      	cmp	r3, #6
 8002c16:	dc0c      	bgt.n	8002c32 <_Z21LTC_turn_on_dischargeiPb+0x176>
		ltcConfig[4] = ltcConfig[4] | (1 << (cell));
 8002c18:	4b1f      	ldr	r3, [pc, #124]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c1a:	791b      	ldrb	r3, [r3, #4]
 8002c1c:	b25a      	sxtb	r2, r3
 8002c1e:	2101      	movs	r1, #1
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	b25b      	sxtb	r3, r3
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	b25b      	sxtb	r3, r3
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	4b1a      	ldr	r3, [pc, #104]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c30:	711a      	strb	r2, [r3, #4]
	}
	tab[8] = ltcConfig[4];
 8002c32:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c34:	791b      	ldrb	r3, [r3, #4]
 8002c36:	743b      	strb	r3, [r7, #16]
	tab[9] = ltcConfig[5];
 8002c38:	4b17      	ldr	r3, [pc, #92]	; (8002c98 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c3a:	795b      	ldrb	r3, [r3, #5]
 8002c3c:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002c3e:	f107 0308 	add.w	r3, r7, #8
 8002c42:	3304      	adds	r3, #4
 8002c44:	2106      	movs	r1, #6
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff fcfc 	bl	8002644 <_Z5pec15Pci>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002c50:	8abb      	ldrh	r3, [r7, #20]
 8002c52:	0a1b      	lsrs	r3, r3, #8
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002c5a:	8abb      	ldrh	r3, [r7, #20]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	74fb      	strb	r3, [r7, #19]


	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002c60:	2200      	movs	r2, #0
 8002c62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c6a:	f005 fae5 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002c6e:	f107 0108 	add.w	r1, r7, #8
 8002c72:	2364      	movs	r3, #100	; 0x64
 8002c74:	220c      	movs	r2, #12
 8002c76:	4807      	ldr	r0, [pc, #28]	; (8002c94 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002c78:	f008 fe7d 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c86:	f005 fad7 	bl	8008238 <HAL_GPIO_WritePin>


}
 8002c8a:	bf00      	nop
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	20001aac 	.word	0x20001aac
 8002c98:	200001f8 	.word	0x200001f8

08002c9c <_Z22LTC_turn_off_dischargev>:
 * Brief:	Turn off discharge, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_turn_off_discharge()
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b09a      	sub	sp, #104	; 0x68
 8002ca0:	af00      	add	r7, sp, #0

	uint8_t tab[100];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b10100;
 8002ca2:	f248 0314 	movw	r3, #32788	; 0x8014
 8002ca6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002caa:	463b      	mov	r3, r7
 8002cac:	220c      	movs	r2, #12
 8002cae:	2100      	movs	r1, #0
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f010 fedc 	bl	8013a6e <memset>
	tab[0] = (cmd>>8);
 8002cb6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002cba:	0a1b      	lsrs	r3, r3, #8
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002cc2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002cca:	463b      	mov	r3, r7
 8002ccc:	2102      	movs	r1, #2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff fcb8 	bl	8002644 <_Z5pec15Pci>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002cda:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002cde:	0a1b      	lsrs	r3, r3, #8
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002ce6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	70fb      	strb	r3, [r7, #3]


	tab[4] = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	713b      	strb	r3, [r7, #4]
	tab[5] = 0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	717b      	strb	r3, [r7, #5]
	tab[6] = 0;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	71bb      	strb	r3, [r7, #6]
	tab[7] = 0;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	71fb      	strb	r3, [r7, #7]
	tab[8] = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	723b      	strb	r3, [r7, #8]
	tab[9] = 0;
 8002d02:	2300      	movs	r3, #0
 8002d04:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002d06:	463b      	mov	r3, r7
 8002d08:	3304      	adds	r3, #4
 8002d0a:	2106      	movs	r1, #6
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fc99 	bl	8002644 <_Z5pec15Pci>
 8002d12:	4603      	mov	r3, r0
 8002d14:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002d18:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d1c:	0a1b      	lsrs	r3, r3, #8
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002d24:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 8002d2c:	f7ff fcbe 	bl	80026ac <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002d30:	2200      	movs	r2, #0
 8002d32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d3a:	f005 fa7d 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002d3e:	4639      	mov	r1, r7
 8002d40:	2364      	movs	r3, #100	; 0x64
 8002d42:	220c      	movs	r2, #12
 8002d44:	4838      	ldr	r0, [pc, #224]	; (8002e28 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002d46:	f008 fe16 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d54:	f005 fa70 	bl	8008238 <HAL_GPIO_WritePin>


	cmd = (1<<15) | 0x01;
 8002d58:	f248 0301 	movw	r3, #32769	; 0x8001
 8002d5c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002d60:	463b      	mov	r3, r7
 8002d62:	220c      	movs	r2, #12
 8002d64:	2100      	movs	r1, #0
 8002d66:	4618      	mov	r0, r3
 8002d68:	f010 fe81 	bl	8013a6e <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002d6c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002d78:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002d80:	463b      	mov	r3, r7
 8002d82:	2102      	movs	r1, #2
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff fc5d 	bl	8002644 <_Z5pec15Pci>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002d90:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002d9c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	70fb      	strb	r3, [r7, #3]

	ltcConfig[4] = 0;
 8002da4:	4b21      	ldr	r3, [pc, #132]	; (8002e2c <_Z22LTC_turn_off_dischargev+0x190>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	711a      	strb	r2, [r3, #4]

	tab[4] = ltcConfig[0];
 8002daa:	4b20      	ldr	r3, [pc, #128]	; (8002e2c <_Z22LTC_turn_off_dischargev+0x190>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 8002db0:	4b1e      	ldr	r3, [pc, #120]	; (8002e2c <_Z22LTC_turn_off_dischargev+0x190>)
 8002db2:	785b      	ldrb	r3, [r3, #1]
 8002db4:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 8002db6:	4b1d      	ldr	r3, [pc, #116]	; (8002e2c <_Z22LTC_turn_off_dischargev+0x190>)
 8002db8:	789b      	ldrb	r3, [r3, #2]
 8002dba:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8002dbc:	4b1b      	ldr	r3, [pc, #108]	; (8002e2c <_Z22LTC_turn_off_dischargev+0x190>)
 8002dbe:	78db      	ldrb	r3, [r3, #3]
 8002dc0:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 8002dc2:	4b1a      	ldr	r3, [pc, #104]	; (8002e2c <_Z22LTC_turn_off_dischargev+0x190>)
 8002dc4:	791b      	ldrb	r3, [r3, #4]
 8002dc6:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8002dc8:	4b18      	ldr	r3, [pc, #96]	; (8002e2c <_Z22LTC_turn_off_dischargev+0x190>)
 8002dca:	795b      	ldrb	r3, [r3, #5]
 8002dcc:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002dce:	463b      	mov	r3, r7
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	2106      	movs	r1, #6
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff fc35 	bl	8002644 <_Z5pec15Pci>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002de0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002de4:	0a1b      	lsrs	r3, r3, #8
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002dec:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002df4:	2200      	movs	r2, #0
 8002df6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dfe:	f005 fa1b 	bl	8008238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002e02:	4639      	mov	r1, r7
 8002e04:	2364      	movs	r3, #100	; 0x64
 8002e06:	220c      	movs	r2, #12
 8002e08:	4807      	ldr	r0, [pc, #28]	; (8002e28 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002e0a:	f008 fdb4 	bl	800b976 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e18:	f005 fa0e 	bl	8008238 <HAL_GPIO_WritePin>

	mute_dis();
 8002e1c:	f7ff fdce 	bl	80029bc <_Z8mute_disv>
}
 8002e20:	bf00      	nop
 8002e22:	3768      	adds	r7, #104	; 0x68
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	20001aac 	.word	0x20001aac
 8002e2c:	200001f8 	.word	0x200001f8

08002e30 <_Z24temperature_calculationst>:
 * Brief:	Calculation of temperature, from value of measured voltage
 * Param:	value:	Value of voltage, LSB -> 0.1 mV
 * Retval:	Temperature in *C
 */
float temperature_calculations(uint16_t value)
{
 8002e30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e34:	b084      	sub	sp, #16
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	4603      	mov	r3, r0
 8002e3a:	80fb      	strh	r3, [r7, #6]
	float retval = 0.0;
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 1; i < 28; i++)
 8002e42:	2301      	movs	r3, #1
 8002e44:	60bb      	str	r3, [r7, #8]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b1b      	cmp	r3, #27
 8002e4a:	d862      	bhi.n	8002f12 <_Z24temperature_calculationst+0xe2>
	{
		if(value >= (uint16_t)temperature_map[i][0])
 8002e4c:	4a35      	ldr	r2, [pc, #212]	; (8002f24 <_Z24temperature_calculationst+0xf4>)
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	88fa      	ldrh	r2, [r7, #6]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d356      	bcc.n	8002f0a <_Z24temperature_calculationst+0xda>
		{
			// approximation
			retval = (float)temperature_map[i][1] - 5.0 * ((float)value-(float)temperature_map[i][0]) / ((float)temperature_map[i-1][0] - (float)temperature_map[i][0]);
 8002e5c:	4a31      	ldr	r2, [pc, #196]	; (8002f24 <_Z24temperature_calculationst+0xf4>)
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	4413      	add	r3, r2
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	ee07 3a90 	vmov	s15, r3
 8002e6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e6e:	ee17 0a90 	vmov	r0, s15
 8002e72:	f7fd fb81 	bl	8000578 <__aeabi_f2d>
 8002e76:	4604      	mov	r4, r0
 8002e78:	460d      	mov	r5, r1
 8002e7a:	88fb      	ldrh	r3, [r7, #6]
 8002e7c:	ee07 3a90 	vmov	s15, r3
 8002e80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e84:	4a27      	ldr	r2, [pc, #156]	; (8002f24 <_Z24temperature_calculationst+0xf4>)
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e8c:	ee07 3a90 	vmov	s15, r3
 8002e90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e98:	ee17 0a90 	vmov	r0, s15
 8002e9c:	f7fd fb6c 	bl	8000578 <__aeabi_f2d>
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	4b20      	ldr	r3, [pc, #128]	; (8002f28 <_Z24temperature_calculationst+0xf8>)
 8002ea6:	f7fd fbbf 	bl	8000628 <__aeabi_dmul>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4690      	mov	r8, r2
 8002eb0:	4699      	mov	r9, r3
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	4a1b      	ldr	r2, [pc, #108]	; (8002f24 <_Z24temperature_calculationst+0xf4>)
 8002eb8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ec4:	4a17      	ldr	r2, [pc, #92]	; (8002f24 <_Z24temperature_calculationst+0xf4>)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ecc:	ee07 3a90 	vmov	s15, r3
 8002ed0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ed4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ed8:	ee17 0a90 	vmov	r0, s15
 8002edc:	f7fd fb4c 	bl	8000578 <__aeabi_f2d>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4640      	mov	r0, r8
 8002ee6:	4649      	mov	r1, r9
 8002ee8:	f7fd fcc8 	bl	800087c <__aeabi_ddiv>
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	f7fd f9e0 	bl	80002b8 <__aeabi_dsub>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	4610      	mov	r0, r2
 8002efe:	4619      	mov	r1, r3
 8002f00:	f7fd fe6a 	bl	8000bd8 <__aeabi_d2f>
 8002f04:	4603      	mov	r3, r0
 8002f06:	60fb      	str	r3, [r7, #12]
			break;
 8002f08:	e003      	b.n	8002f12 <_Z24temperature_calculationst+0xe2>
	for(unsigned int i = 1; i < 28; i++)
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	e799      	b.n	8002e46 <_Z24temperature_calculationst+0x16>
		}
	}
	return retval;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	ee07 3a90 	vmov	s15, r3
}
 8002f18:	eeb0 0a67 	vmov.f32	s0, s15
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002f24:	08016af8 	.word	0x08016af8
 8002f28:	40140000 	.word	0x40140000

08002f2c <_Z16get_temperaturesv>:
 * Brief:	Getting proper values of temperatures on every cell in *C
 * Param:	None
 * Retval:	None
 */
void get_temperatures()
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
	data.temperatures.average = 0;
 8002f32:	4b20      	ldr	r3, [pc, #128]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	607b      	str	r3, [r7, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d827      	bhi.n	8002f94 <_Z16get_temperaturesv+0x68>
	{
		data.temperatures.values[i] = (uint16_t)temperature_calculations(data.temperatures.adc[i]);
 8002f44:	4a1b      	ldr	r2, [pc, #108]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	3314      	adds	r3, #20
 8002f4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff ff6d 	bl	8002e30 <_Z24temperature_calculationst>
 8002f56:	eef0 7a40 	vmov.f32	s15, s0
 8002f5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f5e:	ee17 3a90 	vmov	r3, s15
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	b2d9      	uxtb	r1, r3
 8002f66:	4a13      	ldr	r2, [pc, #76]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	3320      	adds	r3, #32
 8002f6e:	460a      	mov	r2, r1
 8002f70:	701a      	strb	r2, [r3, #0]
		data.temperatures.average += data.temperatures.values[i];
 8002f72:	4b10      	ldr	r3, [pc, #64]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002f74:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8002f78:	490e      	ldr	r1, [pc, #56]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	440b      	add	r3, r1
 8002f7e:	3320      	adds	r3, #32
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	4413      	add	r3, r2
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002f88:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	607b      	str	r3, [r7, #4]
 8002f92:	e7d4      	b.n	8002f3e <_Z16get_temperaturesv+0x12>
	}
	data.temperatures.average = data.temperatures.average / 6;
 8002f94:	4b07      	ldr	r3, [pc, #28]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002f96:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002f9a:	4a07      	ldr	r2, [pc, #28]	; (8002fb8 <_Z16get_temperaturesv+0x8c>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	089b      	lsrs	r3, r3, #2
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <_Z16get_temperaturesv+0x88>)
 8002fa6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	2000141c 	.word	0x2000141c
 8002fb8:	aaaaaaab 	.word	0xaaaaaaab

08002fbc <_Z15min_max_voltagev>:
/*
 * Brief:	Finding the highest and the lowest cell voltage and index of the highest one
 * Param:	None
 * Retval:	data.voltages.lowest_cell_voltage, data.voltages.highest_cell_voltage, data.voltages.highest_cell_voltage_index
 */
void min_max_voltage(){
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
	data.voltages.lowest_cell_voltage = data.voltages.cells[0];
 8002fc2:	4b1b      	ldr	r3, [pc, #108]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002fc4:	881a      	ldrh	r2, [r3, #0]
 8002fc6:	4b1a      	ldr	r3, [pc, #104]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002fc8:	835a      	strh	r2, [r3, #26]
	data.voltages.highest_cell_voltage = data.voltages.cells[0];
 8002fca:	4b19      	ldr	r3, [pc, #100]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002fcc:	881a      	ldrh	r2, [r3, #0]
 8002fce:	4b18      	ldr	r3, [pc, #96]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002fd0:	839a      	strh	r2, [r3, #28]
	for(unsigned int i = 1; i < NUMBER_OF_CELLS; i++)
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	607b      	str	r3, [r7, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b05      	cmp	r3, #5
 8002fda:	d823      	bhi.n	8003024 <_Z15min_max_voltagev+0x68>
	{
		if(data.voltages.lowest_cell_voltage > data.voltages.cells[i])
 8002fdc:	4b14      	ldr	r3, [pc, #80]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002fde:	8b5a      	ldrh	r2, [r3, #26]
 8002fe0:	4913      	ldr	r1, [pc, #76]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d905      	bls.n	8002ff8 <_Z15min_max_voltagev+0x3c>
		{
			data.voltages.lowest_cell_voltage = data.voltages.cells[i];
 8002fec:	4a10      	ldr	r2, [pc, #64]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002ff4:	4b0e      	ldr	r3, [pc, #56]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002ff6:	835a      	strh	r2, [r3, #26]
		}
		if(data.voltages.highest_cell_voltage < data.voltages.cells[i])
 8002ff8:	4b0d      	ldr	r3, [pc, #52]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002ffa:	8b9a      	ldrh	r2, [r3, #28]
 8002ffc:	490c      	ldr	r1, [pc, #48]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003004:	429a      	cmp	r2, r3
 8003006:	d209      	bcs.n	800301c <_Z15min_max_voltagev+0x60>
		{
			data.voltages.highest_cell_voltage = data.voltages.cells[i];
 8003008:	4a09      	ldr	r2, [pc, #36]	; (8003030 <_Z15min_max_voltagev+0x74>)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003010:	4b07      	ldr	r3, [pc, #28]	; (8003030 <_Z15min_max_voltagev+0x74>)
 8003012:	839a      	strh	r2, [r3, #28]
			data.voltages.highest_cell_voltage_index = i;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	b29a      	uxth	r2, r3
 8003018:	4b05      	ldr	r3, [pc, #20]	; (8003030 <_Z15min_max_voltagev+0x74>)
 800301a:	83da      	strh	r2, [r3, #30]
	for(unsigned int i = 1; i < NUMBER_OF_CELLS; i++)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3301      	adds	r3, #1
 8003020:	607b      	str	r3, [r7, #4]
 8003022:	e7d8      	b.n	8002fd6 <_Z15min_max_voltagev+0x1a>
		}
	}
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	2000141c 	.word	0x2000141c

08003034 <_Z19min_max_temperaturev>:


void min_max_temperature(){
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
	data.temperatures.lowest_temperature = data.temperatures.values[0];
 800303a:	4b1f      	ldr	r3, [pc, #124]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 800303c:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003040:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 8003042:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	data.temperatures.highest_temperature = data.temperatures.values[0];
 8003046:	4b1c      	ldr	r3, [pc, #112]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 8003048:	f893 2020 	ldrb.w	r2, [r3, #32]
 800304c:	4b1a      	ldr	r3, [pc, #104]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 800304e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 8003052:	2301      	movs	r3, #1
 8003054:	607b      	str	r3, [r7, #4]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b04      	cmp	r3, #4
 800305a:	d827      	bhi.n	80030ac <_Z19min_max_temperaturev+0x78>
	{
		if(data.temperatures.lowest_temperature > data.temperatures.values[i])
 800305c:	4b16      	ldr	r3, [pc, #88]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 800305e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8003062:	4915      	ldr	r1, [pc, #84]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	440b      	add	r3, r1
 8003068:	3320      	adds	r3, #32
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d907      	bls.n	8003080 <_Z19min_max_temperaturev+0x4c>
		{
			data.temperatures.lowest_temperature = data.temperatures.values[i];
 8003070:	4a11      	ldr	r2, [pc, #68]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4413      	add	r3, r2
 8003076:	3320      	adds	r3, #32
 8003078:	781a      	ldrb	r2, [r3, #0]
 800307a:	4b0f      	ldr	r3, [pc, #60]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 800307c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		}
		if(data.temperatures.highest_temperature < data.temperatures.values[i])
 8003080:	4b0d      	ldr	r3, [pc, #52]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 8003082:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8003086:	490c      	ldr	r1, [pc, #48]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	440b      	add	r3, r1
 800308c:	3320      	adds	r3, #32
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	429a      	cmp	r2, r3
 8003092:	d207      	bcs.n	80030a4 <_Z19min_max_temperaturev+0x70>
		{
			data.temperatures.highest_temperature = data.temperatures.values[i];
 8003094:	4a08      	ldr	r2, [pc, #32]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4413      	add	r3, r2
 800309a:	3320      	adds	r3, #32
 800309c:	781a      	ldrb	r2, [r3, #0]
 800309e:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <_Z19min_max_temperaturev+0x84>)
 80030a0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	3301      	adds	r3, #1
 80030a8:	607b      	str	r3, [r7, #4]
 80030aa:	e7d4      	b.n	8003056 <_Z19min_max_temperaturev+0x22>
		}
	}
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	2000141c 	.word	0x2000141c

080030bc <_Z16voltage_can_calcv>:

void voltage_can_calc(){
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
	data.voltages.total = 0;
 80030c2:	4b1a      	ldr	r3, [pc, #104]	; (800312c <_Z16voltage_can_calcv+0x70>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	615a      	str	r2, [r3, #20]
	//voltage calculations for CAN
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 80030c8:	2300      	movs	r3, #0
 80030ca:	607b      	str	r3, [r7, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b05      	cmp	r3, #5
 80030d0:	dc1c      	bgt.n	800310c <_Z16voltage_can_calcv+0x50>
	{
		data.voltages.total += (uint32_t)data.voltages.cells[i];
 80030d2:	4b16      	ldr	r3, [pc, #88]	; (800312c <_Z16voltage_can_calcv+0x70>)
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	4915      	ldr	r1, [pc, #84]	; (800312c <_Z16voltage_can_calcv+0x70>)
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80030de:	4413      	add	r3, r2
 80030e0:	4a12      	ldr	r2, [pc, #72]	; (800312c <_Z16voltage_can_calcv+0x70>)
 80030e2:	6153      	str	r3, [r2, #20]
		data.voltages.cells_can[i] = (uint8_t)(data.voltages.cells[i] / 1000);
 80030e4:	4a11      	ldr	r2, [pc, #68]	; (800312c <_Z16voltage_can_calcv+0x70>)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80030ec:	4a10      	ldr	r2, [pc, #64]	; (8003130 <_Z16voltage_can_calcv+0x74>)
 80030ee:	fba2 2303 	umull	r2, r3, r2, r3
 80030f2:	099b      	lsrs	r3, r3, #6
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	b2d9      	uxtb	r1, r3
 80030f8:	4a0c      	ldr	r2, [pc, #48]	; (800312c <_Z16voltage_can_calcv+0x70>)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4413      	add	r3, r2
 80030fe:	330c      	adds	r3, #12
 8003100:	460a      	mov	r2, r1
 8003102:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3301      	adds	r3, #1
 8003108:	607b      	str	r3, [r7, #4]
 800310a:	e7df      	b.n	80030cc <_Z16voltage_can_calcv+0x10>
	}

	data.voltages.total_can = data.voltages.total / 100;
 800310c:	4b07      	ldr	r3, [pc, #28]	; (800312c <_Z16voltage_can_calcv+0x70>)
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	4a08      	ldr	r2, [pc, #32]	; (8003134 <_Z16voltage_can_calcv+0x78>)
 8003112:	fba2 2303 	umull	r2, r3, r2, r3
 8003116:	095b      	lsrs	r3, r3, #5
 8003118:	b29a      	uxth	r2, r3
 800311a:	4b04      	ldr	r3, [pc, #16]	; (800312c <_Z16voltage_can_calcv+0x70>)
 800311c:	831a      	strh	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	2000141c 	.word	0x2000141c
 8003130:	10624dd3 	.word	0x10624dd3
 8003134:	51eb851f 	.word	0x51eb851f

08003138 <_Z18start_ltc_functionPv>:
/**
 * Brief:	ltc_task main function
 * Param:	None
 * Retval:	None
 */
void start_ltc_function(void *argument){
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	  init_PEC15_Table();
 8003140:	f7ff fa46 	bl	80025d0 <_Z16init_PEC15_Tablev>
	for(;;){

		osDelay(1);
 8003144:	2001      	movs	r0, #1
 8003146:	f00c ff2b 	bl	800ffa0 <osDelay>
		LTC_start_cell_adc();
 800314a:	f7ff facf 	bl	80026ec <_Z18LTC_start_cell_adcv>
		osDelay(30);
 800314e:	201e      	movs	r0, #30
 8003150:	f00c ff26 	bl	800ffa0 <osDelay>

		LTC_get_values_adc(data.voltages.cells);
 8003154:	4805      	ldr	r0, [pc, #20]	; (800316c <_Z18start_ltc_functionPv+0x34>)
 8003156:	f7ff fb5b 	bl	8002810 <_Z18LTC_get_values_adcPt>

		voltage_can_calc();
 800315a:	f7ff ffaf 	bl	80030bc <_Z16voltage_can_calcv>

		min_max_voltage();
 800315e:	f7ff ff2d 	bl	8002fbc <_Z15min_max_voltagev>

		get_temperatures();
 8003162:	f7ff fee3 	bl	8002f2c <_Z16get_temperaturesv>

		min_max_temperature();
 8003166:	f7ff ff65 	bl	8003034 <_Z19min_max_temperaturev>
		osDelay(1);
 800316a:	e7eb      	b.n	8003144 <_Z18start_ltc_functionPv+0xc>
 800316c:	2000141c 	.word	0x2000141c

08003170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003174:	f001 ff4f 	bl	8005016 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003178:	f000 f892 	bl	80032a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800317c:	f000 fcac 	bl	8003ad8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8003180:	f000 fc6c 	bl	8003a5c <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8003184:	f000 f8f0 	bl	8003368 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8003188:	f000 fa0c 	bl	80035a4 <_ZL12MX_ADC2_Initv>
  MX_CAN1_Init();
 800318c:	f000 fa78 	bl	8003680 <_ZL12MX_CAN1_Initv>
  MX_RTC_Init();
 8003190:	f000 fab2 	bl	80036f8 <_ZL11MX_RTC_Initv>
  MX_SPI1_Init();
 8003194:	f000 fb20 	bl	80037d8 <_ZL12MX_SPI1_Initv>
  MX_TIM3_Init();
 8003198:	f000 fb60 	bl	800385c <_ZL12MX_TIM3_Initv>
  MX_TIM6_Init();
 800319c:	f000 fbbc 	bl	8003918 <_ZL12MX_TIM6_Initv>
  MX_TIM8_Init();
 80031a0:	f000 fbfa 	bl	8003998 <_ZL12MX_TIM8_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80031a4:	f00c fe20 	bl	800fde8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80031a8:	4a27      	ldr	r2, [pc, #156]	; (8003248 <main+0xd8>)
 80031aa:	2100      	movs	r1, #0
 80031ac:	4827      	ldr	r0, [pc, #156]	; (800324c <main+0xdc>)
 80031ae:	f00c fe65 	bl	800fe7c <osThreadNew>
 80031b2:	4603      	mov	r3, r0
 80031b4:	4a26      	ldr	r2, [pc, #152]	; (8003250 <main+0xe0>)
 80031b6:	6013      	str	r3, [r2, #0]

  /* creation of ltc_task */
  ltc_taskHandle = osThreadNew(start_ltc_function, NULL, &ltc_task_attributes);
 80031b8:	4a26      	ldr	r2, [pc, #152]	; (8003254 <main+0xe4>)
 80031ba:	2100      	movs	r1, #0
 80031bc:	4826      	ldr	r0, [pc, #152]	; (8003258 <main+0xe8>)
 80031be:	f00c fe5d 	bl	800fe7c <osThreadNew>
 80031c2:	4603      	mov	r3, r0
 80031c4:	4a25      	ldr	r2, [pc, #148]	; (800325c <main+0xec>)
 80031c6:	6013      	str	r3, [r2, #0]

  /* creation of soc_update_task */
  soc_update_taskHandle = osThreadNew(start_soc_function, NULL, &soc_update_task_attributes);
 80031c8:	4a25      	ldr	r2, [pc, #148]	; (8003260 <main+0xf0>)
 80031ca:	2100      	movs	r1, #0
 80031cc:	4825      	ldr	r0, [pc, #148]	; (8003264 <main+0xf4>)
 80031ce:	f00c fe55 	bl	800fe7c <osThreadNew>
 80031d2:	4603      	mov	r3, r0
 80031d4:	4a24      	ldr	r2, [pc, #144]	; (8003268 <main+0xf8>)
 80031d6:	6013      	str	r3, [r2, #0]

  /* creation of balance_task */
  balance_taskHandle = osThreadNew(start_balance_function, NULL, &balance_task_attributes);
 80031d8:	4a24      	ldr	r2, [pc, #144]	; (800326c <main+0xfc>)
 80031da:	2100      	movs	r1, #0
 80031dc:	4824      	ldr	r0, [pc, #144]	; (8003270 <main+0x100>)
 80031de:	f00c fe4d 	bl	800fe7c <osThreadNew>
 80031e2:	4603      	mov	r3, r0
 80031e4:	4a23      	ldr	r2, [pc, #140]	; (8003274 <main+0x104>)
 80031e6:	6013      	str	r3, [r2, #0]

  /* creation of comm_err_task */
  comm_err_taskHandle = osThreadNew(start_comm_err_function, NULL, &comm_err_task_attributes);
 80031e8:	4a23      	ldr	r2, [pc, #140]	; (8003278 <main+0x108>)
 80031ea:	2100      	movs	r1, #0
 80031ec:	4823      	ldr	r0, [pc, #140]	; (800327c <main+0x10c>)
 80031ee:	f00c fe45 	bl	800fe7c <osThreadNew>
 80031f2:	4603      	mov	r3, r0
 80031f4:	4a22      	ldr	r2, [pc, #136]	; (8003280 <main+0x110>)
 80031f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */


  HAL_Delay(2000);
 80031f8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80031fc:	f001 ff44 	bl	8005088 <HAL_Delay>
  HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 8003200:	2201      	movs	r2, #1
 8003202:	2104      	movs	r1, #4
 8003204:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003208:	f005 f816 	bl	8008238 <HAL_GPIO_WritePin>
  //canInit();
  HAL_TIM_Base_Start_IT(&htim3);
 800320c:	481d      	ldr	r0, [pc, #116]	; (8003284 <main+0x114>)
 800320e:	f009 f957 	bl	800c4c0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim6);
 8003212:	481d      	ldr	r0, [pc, #116]	; (8003288 <main+0x118>)
 8003214:	f009 f8ec 	bl	800c3f0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 8003218:	481c      	ldr	r0, [pc, #112]	; (800328c <main+0x11c>)
 800321a:	f009 f8e9 	bl	800c3f0 <HAL_TIM_Base_Start>


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800321e:	217f      	movs	r1, #127	; 0x7f
 8003220:	481b      	ldr	r0, [pc, #108]	; (8003290 <main+0x120>)
 8003222:	f003 fb95 	bl	8006950 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8003226:	217f      	movs	r1, #127	; 0x7f
 8003228:	481a      	ldr	r0, [pc, #104]	; (8003294 <main+0x124>)
 800322a:	f003 fb91 	bl	8006950 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data.temperatures.adc, MAX_NUMBER_OF_TEMPERATURES);
 800322e:	2208      	movs	r2, #8
 8003230:	4919      	ldr	r1, [pc, #100]	; (8003298 <main+0x128>)
 8003232:	4817      	ldr	r0, [pc, #92]	; (8003290 <main+0x120>)
 8003234:	f002 face 	bl	80057d4 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)data.current.adc, NUMBER_OF_CS_SAMPLES);
 8003238:	2264      	movs	r2, #100	; 0x64
 800323a:	4918      	ldr	r1, [pc, #96]	; (800329c <main+0x12c>)
 800323c:	4815      	ldr	r0, [pc, #84]	; (8003294 <main+0x124>)
 800323e:	f002 fac9 	bl	80057d4 <HAL_ADC_Start_DMA>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003242:	f00c fdf5 	bl	800fe30 <osKernelStart>
  /* USER CODE BEGIN WHILE */




  while (1)
 8003246:	e7fe      	b.n	8003246 <main+0xd6>
 8003248:	08016bc8 	.word	0x08016bc8
 800324c:	08003be5 	.word	0x08003be5
 8003250:	20001bf4 	.word	0x20001bf4
 8003254:	08016bec 	.word	0x08016bec
 8003258:	08003139 	.word	0x08003139
 800325c:	20001bf8 	.word	0x20001bf8
 8003260:	08016c10 	.word	0x08016c10
 8003264:	08004591 	.word	0x08004591
 8003268:	200024b8 	.word	0x200024b8
 800326c:	08016c34 	.word	0x08016c34
 8003270:	08001089 	.word	0x08001089
 8003274:	20002d78 	.word	0x20002d78
 8003278:	08016c58 	.word	0x08016c58
 800327c:	080019b9 	.word	0x080019b9
 8003280:	20003638 	.word	0x20003638
 8003284:	20001b10 	.word	0x20001b10
 8003288:	20001b5c 	.word	0x20001b5c
 800328c:	20001ba8 	.word	0x20001ba8
 8003290:	200018c0 	.word	0x200018c0
 8003294:	20001928 	.word	0x20001928
 8003298:	20001444 	.word	0x20001444
 800329c:	20001454 	.word	0x20001454

080032a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b098      	sub	sp, #96	; 0x60
 80032a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032a6:	f107 0318 	add.w	r3, r7, #24
 80032aa:	2248      	movs	r2, #72	; 0x48
 80032ac:	2100      	movs	r1, #0
 80032ae:	4618      	mov	r0, r3
 80032b0:	f010 fbdd 	bl	8013a6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032b4:	1d3b      	adds	r3, r7, #4
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	605a      	str	r2, [r3, #4]
 80032bc:	609a      	str	r2, [r3, #8]
 80032be:	60da      	str	r2, [r3, #12]
 80032c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80032c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80032c6:	f006 f9c7 	bl	8009658 <HAL_PWREx_ControlVoltageScaling>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	bf14      	ite	ne
 80032d0:	2301      	movne	r3, #1
 80032d2:	2300      	moveq	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <SystemClock_Config+0x3e>
  {
    Error_Handler();
 80032da:	f000 fc9f 	bl	8003c1c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 80032de:	2329      	movs	r3, #41	; 0x29
 80032e0:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80032e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80032e8:	2301      	movs	r3, #1
 80032ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80032ec:	2301      	movs	r3, #1
 80032ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032f0:	2302      	movs	r3, #2
 80032f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80032f4:	2303      	movs	r3, #3
 80032f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 80032f8:	2302      	movs	r3, #2
 80032fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 16;
 80032fc:	2310      	movs	r3, #16
 80032fe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003300:	2302      	movs	r3, #2
 8003302:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003304:	2302      	movs	r3, #2
 8003306:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003308:	2302      	movs	r3, #2
 800330a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800330c:	f107 0318 	add.w	r3, r7, #24
 8003310:	4618      	mov	r0, r3
 8003312:	f006 faab 	bl	800986c <HAL_RCC_OscConfig>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf14      	ite	ne
 800331c:	2301      	movne	r3, #1
 800331e:	2300      	moveq	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8003326:	f000 fc79 	bl	8003c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800332a:	230f      	movs	r3, #15
 800332c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800332e:	2303      	movs	r3, #3
 8003330:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003332:	2300      	movs	r3, #0
 8003334:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003336:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800333a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003340:	1d3b      	adds	r3, r7, #4
 8003342:	2103      	movs	r1, #3
 8003344:	4618      	mov	r0, r3
 8003346:	f006 ff0d 	bl	800a164 <HAL_RCC_ClockConfig>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	bf14      	ite	ne
 8003350:	2301      	movne	r3, #1
 8003352:	2300      	moveq	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800335a:	f000 fc5f 	bl	8003c1c <Error_Handler>
  }
}
 800335e:	bf00      	nop
 8003360:	3760      	adds	r7, #96	; 0x60
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
	...

08003368 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08a      	sub	sp, #40	; 0x28
 800336c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800336e:	f107 031c 	add.w	r3, r7, #28
 8003372:	2200      	movs	r2, #0
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	605a      	str	r2, [r3, #4]
 8003378:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800337a:	1d3b      	adds	r3, r7, #4
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	605a      	str	r2, [r3, #4]
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	60da      	str	r2, [r3, #12]
 8003386:	611a      	str	r2, [r3, #16]
 8003388:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800338a:	4b7c      	ldr	r3, [pc, #496]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 800338c:	4a7c      	ldr	r2, [pc, #496]	; (8003580 <_ZL12MX_ADC1_Initv+0x218>)
 800338e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8003390:	4b7a      	ldr	r3, [pc, #488]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 8003392:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003396:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003398:	4b78      	ldr	r3, [pc, #480]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 800339a:	2200      	movs	r2, #0
 800339c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800339e:	4b77      	ldr	r3, [pc, #476]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80033a4:	4b75      	ldr	r3, [pc, #468]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033aa:	4b74      	ldr	r3, [pc, #464]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033ac:	2204      	movs	r2, #4
 80033ae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80033b0:	4b72      	ldr	r3, [pc, #456]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80033b6:	4b71      	ldr	r3, [pc, #452]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 8;
 80033bc:	4b6f      	ldr	r3, [pc, #444]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033be:	2208      	movs	r2, #8
 80033c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80033c2:	4b6e      	ldr	r3, [pc, #440]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033ca:	4b6c      	ldr	r3, [pc, #432]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033d0:	4b6a      	ldr	r3, [pc, #424]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80033d6:	4b69      	ldr	r3, [pc, #420]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80033de:	4b67      	ldr	r3, [pc, #412]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80033e4:	4b65      	ldr	r3, [pc, #404]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80033ec:	4863      	ldr	r0, [pc, #396]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80033ee:	f002 f89f 	bl	8005530 <HAL_ADC_Init>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bf14      	ite	ne
 80033f8:	2301      	movne	r3, #1
 80033fa:	2300      	moveq	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <_ZL12MX_ADC1_Initv+0x9e>
  {
    Error_Handler();
 8003402:	f000 fc0b 	bl	8003c1c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800340a:	f107 031c 	add.w	r3, r7, #28
 800340e:	4619      	mov	r1, r3
 8003410:	485a      	ldr	r0, [pc, #360]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 8003412:	f003 fb2f 	bl	8006a74 <HAL_ADCEx_MultiModeConfigChannel>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf14      	ite	ne
 800341c:	2301      	movne	r3, #1
 800341e:	2300      	moveq	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 8003426:	f000 fbf9 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800342a:	4b56      	ldr	r3, [pc, #344]	; (8003584 <_ZL12MX_ADC1_Initv+0x21c>)
 800342c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800342e:	2306      	movs	r3, #6
 8003430:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8003432:	2306      	movs	r3, #6
 8003434:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003436:	237f      	movs	r3, #127	; 0x7f
 8003438:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800343a:	2304      	movs	r3, #4
 800343c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800343e:	2300      	movs	r3, #0
 8003440:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003442:	1d3b      	adds	r3, r7, #4
 8003444:	4619      	mov	r1, r3
 8003446:	484d      	ldr	r0, [pc, #308]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 8003448:	f002 fcba 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	bf14      	ite	ne
 8003452:	2301      	movne	r3, #1
 8003454:	2300      	moveq	r3, #0
 8003456:	b2db      	uxtb	r3, r3
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <_ZL12MX_ADC1_Initv+0xf8>
  {
    Error_Handler();
 800345c:	f000 fbde 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003460:	4b49      	ldr	r3, [pc, #292]	; (8003588 <_ZL12MX_ADC1_Initv+0x220>)
 8003462:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003464:	230c      	movs	r3, #12
 8003466:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003468:	1d3b      	adds	r3, r7, #4
 800346a:	4619      	mov	r1, r3
 800346c:	4843      	ldr	r0, [pc, #268]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 800346e:	f002 fca7 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	bf14      	ite	ne
 8003478:	2301      	movne	r3, #1
 800347a:	2300      	moveq	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <_ZL12MX_ADC1_Initv+0x11e>
  {
    Error_Handler();
 8003482:	f000 fbcb 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003486:	4b41      	ldr	r3, [pc, #260]	; (800358c <_ZL12MX_ADC1_Initv+0x224>)
 8003488:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800348a:	2312      	movs	r3, #18
 800348c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800348e:	1d3b      	adds	r3, r7, #4
 8003490:	4619      	mov	r1, r3
 8003492:	483a      	ldr	r0, [pc, #232]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 8003494:	f002 fc94 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	bf14      	ite	ne
 800349e:	2301      	movne	r3, #1
 80034a0:	2300      	moveq	r3, #0
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <_ZL12MX_ADC1_Initv+0x144>
  {
    Error_Handler();
 80034a8:	f000 fbb8 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80034ac:	4b38      	ldr	r3, [pc, #224]	; (8003590 <_ZL12MX_ADC1_Initv+0x228>)
 80034ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80034b0:	2318      	movs	r3, #24
 80034b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034b4:	1d3b      	adds	r3, r7, #4
 80034b6:	4619      	mov	r1, r3
 80034b8:	4830      	ldr	r0, [pc, #192]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80034ba:	f002 fc81 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	bf14      	ite	ne
 80034c4:	2301      	movne	r3, #1
 80034c6:	2300      	moveq	r3, #0
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <_ZL12MX_ADC1_Initv+0x16a>
  {
    Error_Handler();
 80034ce:	f000 fba5 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80034d2:	4b30      	ldr	r3, [pc, #192]	; (8003594 <_ZL12MX_ADC1_Initv+0x22c>)
 80034d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80034d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034dc:	1d3b      	adds	r3, r7, #4
 80034de:	4619      	mov	r1, r3
 80034e0:	4826      	ldr	r0, [pc, #152]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 80034e2:	f002 fc6d 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	bf14      	ite	ne
 80034ec:	2301      	movne	r3, #1
 80034ee:	2300      	moveq	r3, #0
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <_ZL12MX_ADC1_Initv+0x192>
  {
    Error_Handler();
 80034f6:	f000 fb91 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80034fa:	4b27      	ldr	r3, [pc, #156]	; (8003598 <_ZL12MX_ADC1_Initv+0x230>)
 80034fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80034fe:	f44f 7383 	mov.w	r3, #262	; 0x106
 8003502:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003504:	1d3b      	adds	r3, r7, #4
 8003506:	4619      	mov	r1, r3
 8003508:	481c      	ldr	r0, [pc, #112]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 800350a:	f002 fc59 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	bf14      	ite	ne
 8003514:	2301      	movne	r3, #1
 8003516:	2300      	moveq	r3, #0
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <_ZL12MX_ADC1_Initv+0x1ba>
  {
    Error_Handler();
 800351e:	f000 fb7d 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003522:	4b1e      	ldr	r3, [pc, #120]	; (800359c <_ZL12MX_ADC1_Initv+0x234>)
 8003524:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8003526:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800352a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800352c:	1d3b      	adds	r3, r7, #4
 800352e:	4619      	mov	r1, r3
 8003530:	4812      	ldr	r0, [pc, #72]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 8003532:	f002 fc45 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	bf14      	ite	ne
 800353c:	2301      	movne	r3, #1
 800353e:	2300      	moveq	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <_ZL12MX_ADC1_Initv+0x1e2>
  {
    Error_Handler();
 8003546:	f000 fb69 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800354a:	4b15      	ldr	r3, [pc, #84]	; (80035a0 <_ZL12MX_ADC1_Initv+0x238>)
 800354c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800354e:	f44f 7389 	mov.w	r3, #274	; 0x112
 8003552:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003554:	1d3b      	adds	r3, r7, #4
 8003556:	4619      	mov	r1, r3
 8003558:	4808      	ldr	r0, [pc, #32]	; (800357c <_ZL12MX_ADC1_Initv+0x214>)
 800355a:	f002 fc31 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	bf14      	ite	ne
 8003564:	2301      	movne	r3, #1
 8003566:	2300      	moveq	r3, #0
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <_ZL12MX_ADC1_Initv+0x20a>
  {
    Error_Handler();
 800356e:	f000 fb55 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003572:	bf00      	nop
 8003574:	3728      	adds	r7, #40	; 0x28
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	200018c0 	.word	0x200018c0
 8003580:	50040000 	.word	0x50040000
 8003584:	21800100 	.word	0x21800100
 8003588:	25b00200 	.word	0x25b00200
 800358c:	2a000400 	.word	0x2a000400
 8003590:	2e300800 	.word	0x2e300800
 8003594:	32601000 	.word	0x32601000
 8003598:	36902000 	.word	0x36902000
 800359c:	3ac04000 	.word	0x3ac04000
 80035a0:	3ef08000 	.word	0x3ef08000

080035a4 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80035aa:	463b      	mov	r3, r7
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	605a      	str	r2, [r3, #4]
 80035b2:	609a      	str	r2, [r3, #8]
 80035b4:	60da      	str	r2, [r3, #12]
 80035b6:	611a      	str	r2, [r3, #16]
 80035b8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80035ba:	4b2e      	ldr	r3, [pc, #184]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035bc:	4a2e      	ldr	r2, [pc, #184]	; (8003678 <_ZL12MX_ADC2_Initv+0xd4>)
 80035be:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80035c0:	4b2c      	ldr	r3, [pc, #176]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035c2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80035c6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80035c8:	4b2a      	ldr	r3, [pc, #168]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80035ce:	4b29      	ldr	r3, [pc, #164]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80035d4:	4b27      	ldr	r3, [pc, #156]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035da:	4b26      	ldr	r3, [pc, #152]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035dc:	2204      	movs	r2, #4
 80035de:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80035e0:	4b24      	ldr	r3, [pc, #144]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80035e6:	4b23      	ldr	r3, [pc, #140]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035e8:	2201      	movs	r2, #1
 80035ea:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80035ec:	4b21      	ldr	r3, [pc, #132]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80035f2:	4b20      	ldr	r3, [pc, #128]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80035fa:	4b1e      	ldr	r3, [pc, #120]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003600:	4b1c      	ldr	r3, [pc, #112]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 8003602:	2200      	movs	r2, #0
 8003604:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003606:	4b1b      	ldr	r3, [pc, #108]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800360e:	4b19      	ldr	r3, [pc, #100]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 8003610:	2200      	movs	r2, #0
 8003612:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8003614:	4b17      	ldr	r3, [pc, #92]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 8003616:	2200      	movs	r2, #0
 8003618:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800361c:	4815      	ldr	r0, [pc, #84]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 800361e:	f001 ff87 	bl	8005530 <HAL_ADC_Init>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	bf14      	ite	ne
 8003628:	2301      	movne	r3, #1
 800362a:	2300      	moveq	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <_ZL12MX_ADC2_Initv+0x92>
  {
    Error_Handler();
 8003632:	f000 faf3 	bl	8003c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8003636:	4b11      	ldr	r3, [pc, #68]	; (800367c <_ZL12MX_ADC2_Initv+0xd8>)
 8003638:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800363a:	2306      	movs	r3, #6
 800363c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800363e:	2306      	movs	r3, #6
 8003640:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003642:	237f      	movs	r3, #127	; 0x7f
 8003644:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 8003646:	2300      	movs	r3, #0
 8003648:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800364a:	2300      	movs	r3, #0
 800364c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800364e:	463b      	mov	r3, r7
 8003650:	4619      	mov	r1, r3
 8003652:	4808      	ldr	r0, [pc, #32]	; (8003674 <_ZL12MX_ADC2_Initv+0xd0>)
 8003654:	f002 fbb4 	bl	8005dc0 <HAL_ADC_ConfigChannel>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	bf14      	ite	ne
 800365e:	2301      	movne	r3, #1
 8003660:	2300      	moveq	r3, #0
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <_ZL12MX_ADC2_Initv+0xc8>
  {
    Error_Handler();
 8003668:	f000 fad8 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800366c:	bf00      	nop
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	20001928 	.word	0x20001928
 8003678:	50040100 	.word	0x50040100
 800367c:	43210000 	.word	0x43210000

08003680 <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003684:	4b1a      	ldr	r3, [pc, #104]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 8003686:	4a1b      	ldr	r2, [pc, #108]	; (80036f4 <_ZL12MX_CAN1_Initv+0x74>)
 8003688:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 800368a:	4b19      	ldr	r3, [pc, #100]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 800368c:	2202      	movs	r2, #2
 800368e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003690:	4b17      	ldr	r3, [pc, #92]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 8003692:	2200      	movs	r2, #0
 8003694:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003696:	4b16      	ldr	r3, [pc, #88]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 8003698:	2200      	movs	r2, #0
 800369a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800369c:	4b14      	ldr	r3, [pc, #80]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 800369e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80036a2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80036a4:	4b12      	ldr	r3, [pc, #72]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80036aa:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80036ac:	4b10      	ldr	r3, [pc, #64]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80036b2:	4b0f      	ldr	r3, [pc, #60]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80036b8:	4b0d      	ldr	r3, [pc, #52]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80036c4:	4b0a      	ldr	r3, [pc, #40]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80036ca:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80036d0:	4807      	ldr	r0, [pc, #28]	; (80036f0 <_ZL12MX_CAN1_Initv+0x70>)
 80036d2:	f003 fa73 	bl	8006bbc <HAL_CAN_Init>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	bf14      	ite	ne
 80036dc:	2301      	movne	r3, #1
 80036de:	2300      	moveq	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 80036e6:	f000 fa99 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80036ea:	bf00      	nop
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20001a50 	.word	0x20001a50
 80036f4:	40006400 	.word	0x40006400

080036f8 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80036fe:	1d3b      	adds	r3, r7, #4
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	609a      	str	r2, [r3, #8]
 8003708:	60da      	str	r2, [r3, #12]
 800370a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800370c:	2300      	movs	r3, #0
 800370e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003710:	4b2f      	ldr	r3, [pc, #188]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 8003712:	4a30      	ldr	r2, [pc, #192]	; (80037d4 <_ZL11MX_RTC_Initv+0xdc>)
 8003714:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003716:	4b2e      	ldr	r3, [pc, #184]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800371c:	4b2c      	ldr	r3, [pc, #176]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 800371e:	227f      	movs	r2, #127	; 0x7f
 8003720:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8003722:	4b2b      	ldr	r3, [pc, #172]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 8003724:	22ff      	movs	r2, #255	; 0xff
 8003726:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003728:	4b29      	ldr	r3, [pc, #164]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 800372a:	2200      	movs	r2, #0
 800372c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800372e:	4b28      	ldr	r3, [pc, #160]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003734:	4b26      	ldr	r3, [pc, #152]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 8003736:	2200      	movs	r2, #0
 8003738:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800373a:	4b25      	ldr	r3, [pc, #148]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 800373c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003740:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8003742:	4b23      	ldr	r3, [pc, #140]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 8003744:	2200      	movs	r2, #0
 8003746:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003748:	4821      	ldr	r0, [pc, #132]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 800374a:	f007 fd35 	bl	800b1b8 <HAL_RTC_Init>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <_ZL11MX_RTC_Initv+0x6a>
  {
    Error_Handler();
 800375e:	f000 fa5d 	bl	8003c1c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003762:	2300      	movs	r3, #0
 8003764:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003766:	2300      	movs	r3, #0
 8003768:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800376a:	2300      	movs	r3, #0
 800376c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800376e:	2300      	movs	r3, #0
 8003770:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003776:	1d3b      	adds	r3, r7, #4
 8003778:	2201      	movs	r2, #1
 800377a:	4619      	mov	r1, r3
 800377c:	4814      	ldr	r0, [pc, #80]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 800377e:	f007 fdab 	bl	800b2d8 <HAL_RTC_SetTime>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	bf14      	ite	ne
 8003788:	2301      	movne	r3, #1
 800378a:	2300      	moveq	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <_ZL11MX_RTC_Initv+0x9e>
  {
    Error_Handler();
 8003792:	f000 fa43 	bl	8003c1c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003796:	2301      	movs	r3, #1
 8003798:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800379a:	2301      	movs	r3, #1
 800379c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800379e:	2301      	movs	r3, #1
 80037a0:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80037a2:	2300      	movs	r3, #0
 80037a4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80037a6:	463b      	mov	r3, r7
 80037a8:	2201      	movs	r2, #1
 80037aa:	4619      	mov	r1, r3
 80037ac:	4808      	ldr	r0, [pc, #32]	; (80037d0 <_ZL11MX_RTC_Initv+0xd8>)
 80037ae:	f007 fe95 	bl	800b4dc <HAL_RTC_SetDate>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	bf14      	ite	ne
 80037b8:	2301      	movne	r3, #1
 80037ba:	2300      	moveq	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <_ZL11MX_RTC_Initv+0xce>
  {
    Error_Handler();
 80037c2:	f000 fa2b 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80037c6:	bf00      	nop
 80037c8:	3718      	adds	r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20001a78 	.word	0x20001a78
 80037d4:	40002800 	.word	0x40002800

080037d8 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80037dc:	4b1d      	ldr	r3, [pc, #116]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 80037de:	4a1e      	ldr	r2, [pc, #120]	; (8003858 <_ZL12MX_SPI1_Initv+0x80>)
 80037e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80037e2:	4b1c      	ldr	r3, [pc, #112]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 80037e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80037e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80037ea:	4b1a      	ldr	r3, [pc, #104]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80037f0:	4b18      	ldr	r3, [pc, #96]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 80037f2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80037f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80037f8:	4b16      	ldr	r3, [pc, #88]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 80037fa:	2202      	movs	r2, #2
 80037fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80037fe:	4b15      	ldr	r3, [pc, #84]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 8003800:	2201      	movs	r2, #1
 8003802:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003804:	4b13      	ldr	r3, [pc, #76]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 8003806:	f44f 7200 	mov.w	r2, #512	; 0x200
 800380a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800380c:	4b11      	ldr	r3, [pc, #68]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 800380e:	2228      	movs	r2, #40	; 0x28
 8003810:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003812:	4b10      	ldr	r3, [pc, #64]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 8003814:	2200      	movs	r2, #0
 8003816:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003818:	4b0e      	ldr	r3, [pc, #56]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 800381a:	2200      	movs	r2, #0
 800381c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800381e:	4b0d      	ldr	r3, [pc, #52]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 8003820:	2200      	movs	r2, #0
 8003822:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003824:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 8003826:	2207      	movs	r2, #7
 8003828:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800382a:	4b0a      	ldr	r3, [pc, #40]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 800382c:	2200      	movs	r2, #0
 800382e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 8003832:	2200      	movs	r2, #0
 8003834:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003836:	4807      	ldr	r0, [pc, #28]	; (8003854 <_ZL12MX_SPI1_Initv+0x7c>)
 8003838:	f007 fffa 	bl	800b830 <HAL_SPI_Init>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	bf14      	ite	ne
 8003842:	2301      	movne	r3, #1
 8003844:	2300      	moveq	r3, #0
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d001      	beq.n	8003850 <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 800384c:	f000 f9e6 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003850:	bf00      	nop
 8003852:	bd80      	pop	{r7, pc}
 8003854:	20001aac 	.word	0x20001aac
 8003858:	40013000 	.word	0x40013000

0800385c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b088      	sub	sp, #32
 8003860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003862:	f107 0310 	add.w	r3, r7, #16
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	605a      	str	r2, [r3, #4]
 800386c:	609a      	str	r2, [r3, #8]
 800386e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003870:	1d3b      	adds	r3, r7, #4
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800387a:	4b25      	ldr	r3, [pc, #148]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 800387c:	4a25      	ldr	r2, [pc, #148]	; (8003914 <_ZL12MX_TIM3_Initv+0xb8>)
 800387e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 8003880:	4b23      	ldr	r3, [pc, #140]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 8003882:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8003886:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003888:	4b21      	ldr	r3, [pc, #132]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 800388a:	2200      	movs	r2, #0
 800388c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 800388e:	4b20      	ldr	r3, [pc, #128]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 8003890:	2231      	movs	r2, #49	; 0x31
 8003892:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003894:	4b1e      	ldr	r3, [pc, #120]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 8003896:	2200      	movs	r2, #0
 8003898:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800389a:	4b1d      	ldr	r3, [pc, #116]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 800389c:	2200      	movs	r2, #0
 800389e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80038a0:	481b      	ldr	r0, [pc, #108]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 80038a2:	f008 fd4d 	bl	800c340 <HAL_TIM_Base_Init>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	bf14      	ite	ne
 80038ac:	2301      	movne	r3, #1
 80038ae:	2300      	moveq	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 80038b6:	f000 f9b1 	bl	8003c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80038c0:	f107 0310 	add.w	r3, r7, #16
 80038c4:	4619      	mov	r1, r3
 80038c6:	4812      	ldr	r0, [pc, #72]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 80038c8:	f008 ff89 	bl	800c7de <HAL_TIM_ConfigClockSource>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	bf14      	ite	ne
 80038d2:	2301      	movne	r3, #1
 80038d4:	2300      	moveq	r3, #0
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 80038dc:	f000 f99e 	bl	8003c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038e0:	2300      	movs	r3, #0
 80038e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80038e8:	1d3b      	adds	r3, r7, #4
 80038ea:	4619      	mov	r1, r3
 80038ec:	4808      	ldr	r0, [pc, #32]	; (8003910 <_ZL12MX_TIM3_Initv+0xb4>)
 80038ee:	f009 f99b 	bl	800cc28 <HAL_TIMEx_MasterConfigSynchronization>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf14      	ite	ne
 80038f8:	2301      	movne	r3, #1
 80038fa:	2300      	moveq	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8003902:	f000 f98b 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003906:	bf00      	nop
 8003908:	3720      	adds	r7, #32
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	20001b10 	.word	0x20001b10
 8003914:	40000400 	.word	0x40000400

08003918 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800391e:	1d3b      	adds	r3, r7, #4
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
 8003924:	605a      	str	r2, [r3, #4]
 8003926:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003928:	4b19      	ldr	r3, [pc, #100]	; (8003990 <_ZL12MX_TIM6_Initv+0x78>)
 800392a:	4a1a      	ldr	r2, [pc, #104]	; (8003994 <_ZL12MX_TIM6_Initv+0x7c>)
 800392c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2399;
 800392e:	4b18      	ldr	r3, [pc, #96]	; (8003990 <_ZL12MX_TIM6_Initv+0x78>)
 8003930:	f640 125f 	movw	r2, #2399	; 0x95f
 8003934:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003936:	4b16      	ldr	r3, [pc, #88]	; (8003990 <_ZL12MX_TIM6_Initv+0x78>)
 8003938:	2200      	movs	r2, #0
 800393a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 800393c:	4b14      	ldr	r3, [pc, #80]	; (8003990 <_ZL12MX_TIM6_Initv+0x78>)
 800393e:	2209      	movs	r2, #9
 8003940:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003942:	4b13      	ldr	r3, [pc, #76]	; (8003990 <_ZL12MX_TIM6_Initv+0x78>)
 8003944:	2200      	movs	r2, #0
 8003946:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003948:	4811      	ldr	r0, [pc, #68]	; (8003990 <_ZL12MX_TIM6_Initv+0x78>)
 800394a:	f008 fcf9 	bl	800c340 <HAL_TIM_Base_Init>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	bf14      	ite	ne
 8003954:	2301      	movne	r3, #1
 8003956:	2300      	moveq	r3, #0
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 800395e:	f000 f95d 	bl	8003c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003962:	2320      	movs	r3, #32
 8003964:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003966:	2300      	movs	r3, #0
 8003968:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800396a:	1d3b      	adds	r3, r7, #4
 800396c:	4619      	mov	r1, r3
 800396e:	4808      	ldr	r0, [pc, #32]	; (8003990 <_ZL12MX_TIM6_Initv+0x78>)
 8003970:	f009 f95a 	bl	800cc28 <HAL_TIMEx_MasterConfigSynchronization>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	bf14      	ite	ne
 800397a:	2301      	movne	r3, #1
 800397c:	2300      	moveq	r3, #0
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 8003984:	f000 f94a 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003988:	bf00      	nop
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20001b5c 	.word	0x20001b5c
 8003994:	40001000 	.word	0x40001000

08003998 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b088      	sub	sp, #32
 800399c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800399e:	f107 0310 	add.w	r3, r7, #16
 80039a2:	2200      	movs	r2, #0
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	605a      	str	r2, [r3, #4]
 80039a8:	609a      	str	r2, [r3, #8]
 80039aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ac:	1d3b      	adds	r3, r7, #4
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	605a      	str	r2, [r3, #4]
 80039b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80039b6:	4b27      	ldr	r3, [pc, #156]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039b8:	4a27      	ldr	r2, [pc, #156]	; (8003a58 <_ZL12MX_TIM8_Initv+0xc0>)
 80039ba:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 95;
 80039bc:	4b25      	ldr	r3, [pc, #148]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039be:	225f      	movs	r2, #95	; 0x5f
 80039c0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039c2:	4b24      	ldr	r3, [pc, #144]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49;
 80039c8:	4b22      	ldr	r3, [pc, #136]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039ca:	2231      	movs	r2, #49	; 0x31
 80039cc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039ce:	4b21      	ldr	r3, [pc, #132]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80039d4:	4b1f      	ldr	r3, [pc, #124]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039da:	4b1e      	ldr	r3, [pc, #120]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039dc:	2200      	movs	r2, #0
 80039de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80039e0:	481c      	ldr	r0, [pc, #112]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 80039e2:	f008 fcad 	bl	800c340 <HAL_TIM_Base_Init>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	bf14      	ite	ne
 80039ec:	2301      	movne	r3, #1
 80039ee:	2300      	moveq	r3, #0
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <_ZL12MX_TIM8_Initv+0x62>
  {
    Error_Handler();
 80039f6:	f000 f911 	bl	8003c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003a00:	f107 0310 	add.w	r3, r7, #16
 8003a04:	4619      	mov	r1, r3
 8003a06:	4813      	ldr	r0, [pc, #76]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a08:	f008 fee9 	bl	800c7de <HAL_TIM_ConfigClockSource>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	bf14      	ite	ne
 8003a12:	2301      	movne	r3, #1
 8003a14:	2300      	moveq	r3, #0
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 8003a1c:	f000 f8fe 	bl	8003c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003a20:	2320      	movs	r3, #32
 8003a22:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8003a24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a28:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003a2e:	1d3b      	adds	r3, r7, #4
 8003a30:	4619      	mov	r1, r3
 8003a32:	4808      	ldr	r0, [pc, #32]	; (8003a54 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a34:	f009 f8f8 	bl	800cc28 <HAL_TIMEx_MasterConfigSynchronization>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	bf14      	ite	ne
 8003a3e:	2301      	movne	r3, #1
 8003a40:	2300      	moveq	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <_ZL12MX_TIM8_Initv+0xb4>
  {
    Error_Handler();
 8003a48:	f000 f8e8 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003a4c:	bf00      	nop
 8003a4e:	3720      	adds	r7, #32
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	20001ba8 	.word	0x20001ba8
 8003a58:	40013400 	.word	0x40013400

08003a5c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003a62:	4b1c      	ldr	r3, [pc, #112]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a66:	4a1b      	ldr	r2, [pc, #108]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a68:	f043 0304 	orr.w	r3, r3, #4
 8003a6c:	6493      	str	r3, [r2, #72]	; 0x48
 8003a6e:	4b19      	ldr	r3, [pc, #100]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a72:	f003 0304 	and.w	r3, r3, #4
 8003a76:	60fb      	str	r3, [r7, #12]
 8003a78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a7a:	4b16      	ldr	r3, [pc, #88]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a7e:	4a15      	ldr	r2, [pc, #84]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a80:	f043 0301 	orr.w	r3, r3, #1
 8003a84:	6493      	str	r3, [r2, #72]	; 0x48
 8003a86:	4b13      	ldr	r3, [pc, #76]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	60bb      	str	r3, [r7, #8]
 8003a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003a92:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a96:	4a0f      	ldr	r2, [pc, #60]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003a98:	f043 0302 	orr.w	r3, r3, #2
 8003a9c:	6493      	str	r3, [r2, #72]	; 0x48
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	; (8003ad4 <_ZL11MX_DMA_Initv+0x78>)
 8003aa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	607b      	str	r3, [r7, #4]
 8003aa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2105      	movs	r1, #5
 8003aae:	200b      	movs	r0, #11
 8003ab0:	f003 ff7c 	bl	80079ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003ab4:	200b      	movs	r0, #11
 8003ab6:	f003 ff95 	bl	80079e4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8003aba:	2200      	movs	r2, #0
 8003abc:	2105      	movs	r1, #5
 8003abe:	2038      	movs	r0, #56	; 0x38
 8003ac0:	f003 ff74 	bl	80079ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003ac4:	2038      	movs	r0, #56	; 0x38
 8003ac6:	f003 ff8d 	bl	80079e4 <HAL_NVIC_EnableIRQ>

}
 8003aca:	bf00      	nop
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40021000 	.word	0x40021000

08003ad8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08a      	sub	sp, #40	; 0x28
 8003adc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ade:	f107 0314 	add.w	r3, r7, #20
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	605a      	str	r2, [r3, #4]
 8003ae8:	609a      	str	r2, [r3, #8]
 8003aea:	60da      	str	r2, [r3, #12]
 8003aec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003aee:	4b3a      	ldr	r3, [pc, #232]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003af2:	4a39      	ldr	r2, [pc, #228]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003afa:	4b37      	ldr	r3, [pc, #220]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b02:	613b      	str	r3, [r7, #16]
 8003b04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b06:	4b34      	ldr	r3, [pc, #208]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b0a:	4a33      	ldr	r2, [pc, #204]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b12:	4b31      	ldr	r3, [pc, #196]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b1e:	4b2e      	ldr	r3, [pc, #184]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b22:	4a2d      	ldr	r2, [pc, #180]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b24:	f043 0304 	orr.w	r3, r3, #4
 8003b28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b2a:	4b2b      	ldr	r3, [pc, #172]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	60bb      	str	r3, [r7, #8]
 8003b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b36:	4b28      	ldr	r3, [pc, #160]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b3a:	4a27      	ldr	r2, [pc, #156]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b3c:	f043 0302 	orr.w	r3, r3, #2
 8003b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b42:	4b25      	ldr	r3, [pc, #148]	; (8003bd8 <_ZL12MX_GPIO_Initv+0x100>)
 8003b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	607b      	str	r3, [r7, #4]
 8003b4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EFUSE_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f248 0104 	movw	r1, #32772	; 0x8004
 8003b54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b58:	f004 fb6e 	bl	8008238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INTERLOCK_Pin|FUSE_VOLTAGE_Pin, GPIO_PIN_RESET);
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f640 0104 	movw	r1, #2052	; 0x804
 8003b62:	481e      	ldr	r0, [pc, #120]	; (8003bdc <_ZL12MX_GPIO_Initv+0x104>)
 8003b64:	f004 fb68 	bl	8008238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_SET);
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8003b6e:	481c      	ldr	r0, [pc, #112]	; (8003be0 <_ZL12MX_GPIO_Initv+0x108>)
 8003b70:	f004 fb62 	bl	8008238 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EFUSE_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = EFUSE_Pin|SPI1_CS_Pin;
 8003b74:	f248 0304 	movw	r3, #32772	; 0x8004
 8003b78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b82:	2300      	movs	r3, #0
 8003b84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b86:	f107 0314 	add.w	r3, r7, #20
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b90:	f004 f9a8 	bl	8007ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERLOCK_Pin FUSE_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin|FUSE_VOLTAGE_Pin;
 8003b94:	f640 0304 	movw	r3, #2052	; 0x804
 8003b98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba6:	f107 0314 	add.w	r3, r7, #20
 8003baa:	4619      	mov	r1, r3
 8003bac:	480b      	ldr	r0, [pc, #44]	; (8003bdc <_ZL12MX_GPIO_Initv+0x104>)
 8003bae:	f004 f999 	bl	8007ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 8003bb2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003bb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bc4:	f107 0314 	add.w	r3, r7, #20
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4805      	ldr	r0, [pc, #20]	; (8003be0 <_ZL12MX_GPIO_Initv+0x108>)
 8003bcc:	f004 f98a 	bl	8007ee4 <HAL_GPIO_Init>

}
 8003bd0:	bf00      	nop
 8003bd2:	3728      	adds	r7, #40	; 0x28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	48000400 	.word	0x48000400
 8003be0:	48000800 	.word	0x48000800

08003be4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8003bec:	f00e fe76 	bl	80128dc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003bf0:	2001      	movs	r0, #1
 8003bf2:	f00c f9d5 	bl	800ffa0 <osDelay>
 8003bf6:	e7fb      	b.n	8003bf0 <_Z16StartDefaultTaskPv+0xc>

08003bf8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a04      	ldr	r2, [pc, #16]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d101      	bne.n	8003c0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003c0a:	f001 fa1d 	bl	8005048 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	40014400 	.word	0x40014400

08003c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c20:	b672      	cpsid	i
}
 8003c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c24:	e7fe      	b.n	8003c24 <Error_Handler+0x8>
	...

08003c28 <_ZN7SoC_EKF17set_update_matrixEv>:
#include "soc_ekf.h"
#include <math.h>
#include <algorithm>

void SoC_EKF::set_update_matrix()
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
    _State_vector[ttc1] = 0;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    _State_vector[ttc2] = 0;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    _et1 = expf(-_Ts / _battery.battery_equivalent_model[ttc1]);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003c4a:	eeb1 7a67 	vneg.f32	s14, s15
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c54:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c58:	eeb0 0a66 	vmov.f32	s0, s13
 8003c5c:	f00f fc88 	bl	8013570 <expf>
 8003c60:	eef0 7a40 	vmov.f32	s15, s0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
    _et2 = expf(-_Ts / _battery.battery_equivalent_model[ttc2]);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003c70:	eeb1 7a67 	vneg.f32	s14, s15
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c7a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c7e:	eeb0 0a66 	vmov.f32	s0, s13
 8003c82:	f00f fc75 	bl	8013570 <expf>
 8003c86:	eef0 7a40 	vmov.f32	s15, s0
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

    _A_matrix[SoC] = 1;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c96:	675a      	str	r2, [r3, #116]	; 0x74
    _A_matrix[ttc1] = _et1;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	679a      	str	r2, [r3, #120]	; 0x78
    _A_matrix[ttc2] = _et2;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	67da      	str	r2, [r3, #124]	; 0x7c

    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003cae:	eef1 6a67 	vneg.f32	s13, s15
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	edd3 7a07 	vldr	s15, [r3, #28]
 8003cb8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cbc:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8003d68 <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cc4:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003d68 <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003cc8:	eec7 6a87 	vdiv.f32	s13, s15, s14
            /_battery.cell_in_parallel;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	ee07 3a90 	vmov	s15, r3
 8003cd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80

    _B_matrix[ttc1] = _battery.battery_equivalent_model[Rttc1]*(1 - _et1);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	ed93 7a05 	vldr	s14, [r3, #20]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003cee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cf2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    _B_matrix[ttc2] = _battery.battery_equivalent_model[Rttc2]*(1 - _et2);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	ed93 7a06 	vldr	s14, [r3, #24]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003d0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d10:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88

    _P_matrix[SoC] = 0.005;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a12      	ldr	r2, [pc, #72]	; (8003d6c <_ZN7SoC_EKF17set_update_matrixEv+0x144>)
 8003d22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = 0.1;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a11      	ldr	r2, [pc, #68]	; (8003d70 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003d2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    _P_matrix[ttc2] = 0.1;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a0f      	ldr	r2, [pc, #60]	; (8003d70 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003d32:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    _Q_matrix[SoC] = default_Q_value;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a0e      	ldr	r2, [pc, #56]	; (8003d74 <_ZN7SoC_EKF17set_update_matrixEv+0x14c>)
 8003d3a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[ttc1] = _P_matrix[ttc1];
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[ttc2] = _P_matrix[ttc2];
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    _R_coeff = default_R_value;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a07      	ldr	r2, [pc, #28]	; (8003d78 <_ZN7SoC_EKF17set_update_matrixEv+0x150>)
 8003d5a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8003d5e:	bf00      	nop
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	42700000 	.word	0x42700000
 8003d6c:	3ba3d70a 	.word	0x3ba3d70a
 8003d70:	3dcccccd 	.word	0x3dcccccd
 8003d74:	3951b717 	.word	0x3951b717
 8003d78:	48f42400 	.word	0x48f42400

08003d7c <_ZN7SoC_EKF21set_filter_covarianceEffff>:

void SoC_EKF::set_filter_covariance(float R, float Q_soc, float Q_v1, float Q_v2)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6178      	str	r0, [r7, #20]
 8003d84:	ed87 0a04 	vstr	s0, [r7, #16]
 8003d88:	edc7 0a03 	vstr	s1, [r7, #12]
 8003d8c:	ed87 1a02 	vstr	s2, [r7, #8]
 8003d90:	edc7 1a01 	vstr	s3, [r7, #4]
    _R_coeff = R;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    _Q_matrix[SoC] = Q_soc;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[Vttc1] = Q_v1;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[Vttc2] = Q_v2;
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8003db4:	bf00      	nop
 8003db6:	371c      	adds	r7, #28
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <_ZN7SoC_EKF6updateERKfS1_>:

void SoC_EKF::update(const float &Current, const float &Voltage)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08c      	sub	sp, #48	; 0x30
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	607a      	str	r2, [r7, #4]
//    }
//    else {
//        set_filter_covariance(default_R_value, default_Q_value);
//    }
    // Predict
    _State_vector[SoC] =  _State_vector[SoC] * _A_matrix[SoC] + Current * _B_matrix[SoC];
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003dd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	edd3 6a00 	vldr	s13, [r3]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003de8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    _State_vector[ttc1] =  _State_vector[ttc1] * _A_matrix[ttc1] + Current * _B_matrix[ttc1];
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003e02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	edd3 6a00 	vldr	s13, [r3]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003e12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
    _State_vector[ttc2] =  _State_vector[ttc2] * _A_matrix[ttc2] + Current * _B_matrix[ttc2];
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	edd3 6a00 	vldr	s13, [r3]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8003e3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0

    // Covariance matrix
    _P_matrix[SoC] =  _A_matrix[SoC]  * _A_matrix[SoC] *  _P_matrix[SoC]  + _Q_matrix[SoC];
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003e56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003e60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8003e6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = _A_matrix[ttc1] * _A_matrix[ttc1] * _P_matrix[ttc1] + _Q_matrix[ttc1];
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003e80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003e8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8003e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
    _P_matrix[ttc2] = _A_matrix[ttc2] * _A_matrix[ttc2] * _P_matrix[ttc2] + _Q_matrix[ttc2];
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003eaa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003eb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003ebe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94

    // Predict Opec circiut voltage single call voltage based on SoC
    float Voltage_predict_OCV = horner(_battery.battery_ocv_poli, SOC_OCV_poli_coeff_lenght, &_State_vector[SoC]);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f103 0020 	add.w	r0, r3, #32
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	33a8      	adds	r3, #168	; 0xa8
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	2109      	movs	r1, #9
 8003ed6:	f000 f99a 	bl	800420e <_Z6hornerPKfjS0_>
 8003eda:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	edd3 6a2b 	vldr	s13, [r3, #172]	; 0xac
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	ee07 3a90 	vmov	s15, r3
 8003eec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ef4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003ef8:	ee37 7a67 	vsub.f32	s14, s14, s15
            - _State_vector[Vttc2]/_battery.cell_in_parallel
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	ed93 6a2c 	vldr	s12, [r3, #176]	; 0xb0
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f0e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003f12:	ee37 7a67 	vsub.f32	s14, s14, s15
            - (Current) * _battery.battery_equivalent_model[Rs]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	edd3 6a00 	vldr	s13, [r3]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003f22:	ee66 6aa7 	vmul.f32	s13, s13, s15
                        *_battery.cell_in_series
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	ee07 3a90 	vmov	s15, r3
 8003f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f32:	ee26 6aa7 	vmul.f32	s12, s13, s15
                        /_battery.cell_in_parallel; // for multiple cell voltage
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	ee07 3a90 	vmov	s15, r3
 8003f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f42:	eec6 7a26 	vdiv.f32	s15, s12, s13
    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8003f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f4a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    float innovation = (Voltage) - Voltage_predict;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	ed93 7a00 	vldr	s14, [r3]
 8003f54:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003f58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f5c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    float H = horner(_battery.battery_d_ocv_poli, SOC_OCV_poli_coeff_lenght - 1, &_State_vector[SoC]);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f103 0044 	add.w	r0, r3, #68	; 0x44
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	33a8      	adds	r3, #168	; 0xa8
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	2108      	movs	r1, #8
 8003f6e:	f000 f94e 	bl	800420e <_Z6hornerPKfjS0_>
 8003f72:	ed87 0a08 	vstr	s0, [r7, #32]

    float S = H *  _P_matrix[SoC] * H + _R_coeff;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003f7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003f80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f84:	edd7 7a08 	vldr	s15, [r7, #32]
 8003f88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8003f92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f96:	edc7 7a07 	vstr	s15, [r7, #28]

    float Kf = _P_matrix[SoC] * H * (1/S);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003fa0:	edd7 7a08 	vldr	s15, [r7, #32]
 8003fa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fa8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003fac:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fb0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb8:	edc7 7a06 	vstr	s15, [r7, #24]

    _State_vector[SoC] += Kf*innovation;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8003fc2:	edd7 6a06 	vldr	s13, [r7, #24]
 8003fc6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003fca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

    _P_matrix[SoC] = (1 - Kf*H) * _P_matrix[SoC];
 8003fd8:	ed97 7a06 	vldr	s14, [r7, #24]
 8003fdc:	edd7 7a08 	vldr	s15, [r7, #32]
 8003fe0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003fe8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

    // to ensure that (0.0 <= SoC <= 1.0)
    _State_vector[SoC] = std::clamp(_State_vector[SoC], 0.00f, 1.00f);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	33a8      	adds	r3, #168	; 0xa8
 8004000:	f04f 0200 	mov.w	r2, #0
 8004004:	613a      	str	r2, [r7, #16]
 8004006:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800400a:	617a      	str	r2, [r7, #20]
 800400c:	f107 0214 	add.w	r2, r7, #20
 8004010:	f107 0110 	add.w	r1, r7, #16
 8004014:	4618      	mov	r0, r3
 8004016:	f000 f928 	bl	800426a <_ZSt5clampIfERKT_S2_S2_S2_>
 800401a:	4603      	mov	r3, r0
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8004024:	bf00      	nop
 8004026:	3730      	adds	r7, #48	; 0x30
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>:

void SoC_EKF::update_SoC_based_on_voltage(const float &Voltage)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
    // set low observation noice covariance to calculate faster voltage soc prediction

    set_time_sampling(100.0f);
 8004036:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 80040b4 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x88>
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f88d 	bl	800415a <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f7ff fdf1 	bl	8003c28 <_ZN7SoC_EKF17set_update_matrixEv>
    set_filter_covariance(1);
 8004046:	eddf 1a1c 	vldr	s3, [pc, #112]	; 80040b8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x8c>
 800404a:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 80040b8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x8c>
 800404e:	eddf 0a1b 	vldr	s1, [pc, #108]	; 80040bc <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x90>
 8004052:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7ff fe90 	bl	8003d7c <_ZN7SoC_EKF21set_filter_covarianceEffff>

    for(int i=0; i < 10e3; ++i){
 800405c:	2300      	movs	r3, #0
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f242 720f 	movw	r2, #9999	; 0x270f
 8004066:	4293      	cmp	r3, r2
 8004068:	dc0d      	bgt.n	8004086 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x5a>
        update(0, Voltage);
 800406a:	f04f 0300 	mov.w	r3, #0
 800406e:	60bb      	str	r3, [r7, #8]
 8004070:	f107 0308 	add.w	r3, r7, #8
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	4619      	mov	r1, r3
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7ff fea1 	bl	8003dc0 <_ZN7SoC_EKF6updateERKfS1_>
    for(int i=0; i < 10e3; ++i){
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	3301      	adds	r3, #1
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	e7ec      	b.n	8004060 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x34>
    }

    set_filter_covariance();
 8004086:	eddf 1a0c 	vldr	s3, [pc, #48]	; 80040b8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x8c>
 800408a:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 80040b8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x8c>
 800408e:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80040bc <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x90>
 8004092:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 80040c0 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x94>
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7ff fe70 	bl	8003d7c <_ZN7SoC_EKF21set_filter_covarianceEffff>
    set_time_sampling(0.05f);
 800409c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80040c4 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x98>
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f85a 	bl	800415a <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff fdbe 	bl	8003c28 <_ZN7SoC_EKF17set_update_matrixEv>
}
 80040ac:	bf00      	nop
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	42c80000 	.word	0x42c80000
 80040b8:	3dcccccd 	.word	0x3dcccccd
 80040bc:	3951b717 	.word	0x3951b717
 80040c0:	48f42400 	.word	0x48f42400
 80040c4:	3d4ccccd 	.word	0x3d4ccccd

080040c8 <_ZSt4copyIPKfPfET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80040c8:	b590      	push	{r4, r7, lr}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f000 f8ef 	bl	80042b8 <_ZSt12__miter_baseIPKfET_S2_>
 80040da:	4604      	mov	r4, r0
 80040dc:	68b8      	ldr	r0, [r7, #8]
 80040de:	f000 f8eb 	bl	80042b8 <_ZSt12__miter_baseIPKfET_S2_>
 80040e2:	4603      	mov	r3, r0
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	4619      	mov	r1, r3
 80040e8:	4620      	mov	r0, r4
 80040ea:	f000 f8f0 	bl	80042ce <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 80040ee:	4603      	mov	r3, r0
    }
 80040f0:	4618      	mov	r0, r3
 80040f2:	3714      	adds	r7, #20
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd90      	pop	{r4, r7, pc}

080040f8 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>:

void SoC_EKF::set_single_cell_equivalent_model(const float *battery_model){
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
    std::copy(battery_model, battery_model+6, _battery.battery_equivalent_model);
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	f103 0118 	add.w	r1, r3, #24
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3308      	adds	r3, #8
 800410c:	461a      	mov	r2, r3
 800410e:	6838      	ldr	r0, [r7, #0]
 8004110:	f7ff ffda 	bl	80040c8 <_ZSt4copyIPKfPfET0_T_S4_S3_>
};
 8004114:	bf00      	nop
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <_ZN7SoC_EKF15set_initial_SoCEf>:

void SoC_EKF::set_initial_SoC(float aSoC){
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	ed87 0a00 	vstr	s0, [r7]
    _State_vector[SoC] = aSoC;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8004130:	bf00      	nop
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <_ZN7SoC_EKF16set_full_batteryEv>:

void SoC_EKF::set_full_battery()
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
    _State_vector[SoC] = 1.00f;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800414a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
};
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <_ZN7SoC_EKF17set_time_samplingEf>:

void SoC_EKF::set_time_sampling(float Ts){
 800415a:	b480      	push	{r7}
 800415c:	b083      	sub	sp, #12
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	ed87 0a00 	vstr	s0, [r7]
    _Ts = Ts;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	671a      	str	r2, [r3, #112]	; 0x70
};
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>:

void SoC_EKF::set_battery_configuration(unsigned int &&s, unsigned int &&p){
 8004178:	b480      	push	{r7}
 800417a:	b085      	sub	sp, #20
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	607a      	str	r2, [r7, #4]
    _battery.cell_in_parallel = p;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	601a      	str	r2, [r3, #0]
    _battery.cell_in_series = s;
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	605a      	str	r2, [r3, #4]
};
 8004194:	bf00      	nop
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>:

void SoC_EKF::set_single_cell_ocv_polinomial(const float *battery_ocv, unsigned int number_of_coef){
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]

    std::copy(battery_ocv, battery_ocv + number_of_coef, _battery.battery_ocv_poli);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	18d1      	adds	r1, r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	3320      	adds	r3, #32
 80041b8:	461a      	mov	r2, r3
 80041ba:	68b8      	ldr	r0, [r7, #8]
 80041bc:	f7ff ff84 	bl	80040c8 <_ZSt4copyIPKfPfET0_T_S4_S3_>

    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 80041c0:	2300      	movs	r3, #0
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d21b      	bcs.n	8004206 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x66>
        _battery.battery_d_ocv_poli[ocv_poly_iter] = static_cast<float>(number_of_coef - ocv_poly_iter - 1) * battery_ocv[ocv_poly_iter];
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	3b01      	subs	r3, #1
 80041d6:	ee07 3a90 	vmov	s15, r3
 80041da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	4413      	add	r3, r2
 80041e6:	edd3 7a00 	vldr	s15, [r3]
 80041ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	3310      	adds	r3, #16
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	4413      	add	r3, r2
 80041f8:	3304      	adds	r3, #4
 80041fa:	edc3 7a00 	vstr	s15, [r3]
    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	3301      	adds	r3, #1
 8004202:	617b      	str	r3, [r7, #20]
 8004204:	e7de      	b.n	80041c4 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x24>
    }
};
 8004206:	bf00      	nop
 8004208:	3718      	adds	r7, #24
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <_Z6hornerPKfjS0_>:
    //    std::cout<<"Kf: "<<Kf <<std::endl;
    //    std::cout<<"SoC: "<<State_vector[0]<<std::endl;
}

[[nodiscard]] float horner(const float *arry, unsigned int n, const float *x)
{
 800420e:	b480      	push	{r7}
 8004210:	b087      	sub	sp, #28
 8004212:	af00      	add	r7, sp, #0
 8004214:	60f8      	str	r0, [r7, #12]
 8004216:	60b9      	str	r1, [r7, #8]
 8004218:	607a      	str	r2, [r7, #4]
    float s = 0;
 800421a:	f04f 0300 	mov.w	r3, #0
 800421e:	617b      	str	r3, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 8004220:	2300      	movs	r3, #0
 8004222:	613b      	str	r3, [r7, #16]
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	429a      	cmp	r2, r3
 800422a:	d214      	bcs.n	8004256 <_Z6hornerPKfjS0_+0x48>
        s = s*(*x) + arry[i];
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	ed93 7a00 	vldr	s14, [r3]
 8004232:	edd7 7a05 	vldr	s15, [r7, #20]
 8004236:	ee27 7a27 	vmul.f32	s14, s14, s15
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	4413      	add	r3, r2
 8004242:	edd3 7a00 	vldr	s15, [r3]
 8004246:	ee77 7a27 	vadd.f32	s15, s14, s15
 800424a:	edc7 7a05 	vstr	s15, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	3301      	adds	r3, #1
 8004252:	613b      	str	r3, [r7, #16]
 8004254:	e7e6      	b.n	8004224 <_Z6hornerPKfjS0_+0x16>
    }
    return s;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	ee07 3a90 	vmov	s15, r3
}
 800425c:	eeb0 0a67 	vmov.f32	s0, s15
 8004260:	371c      	adds	r7, #28
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr

0800426a <_ZSt5clampIfERKT_S2_S2_S2_>:
   *  @param  __hi   An upper limit of arbitrary type.
   *  @return max(__val, __lo) if __val < __hi or min(__val, __hi) otherwise.
   */
  template<typename _Tp>
    constexpr const _Tp&
    clamp(const _Tp& __val, const _Tp& __lo, const _Tp& __hi)
 800426a:	b480      	push	{r7}
 800426c:	b085      	sub	sp, #20
 800426e:	af00      	add	r7, sp, #0
 8004270:	60f8      	str	r0, [r7, #12]
 8004272:	60b9      	str	r1, [r7, #8]
 8004274:	607a      	str	r2, [r7, #4]
    {
      __glibcxx_assert(!(__hi < __lo));
      return (__val < __lo) ? __lo : (__hi < __val) ? __hi : __val;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	ed93 7a00 	vldr	s14, [r3]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	edd3 7a00 	vldr	s15, [r3]
 8004282:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428a:	d501      	bpl.n	8004290 <_ZSt5clampIfERKT_S2_S2_S2_+0x26>
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	e00d      	b.n	80042ac <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	ed93 7a00 	vldr	s14, [r3]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	edd3 7a00 	vldr	s15, [r3]
 800429c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a4:	d501      	bpl.n	80042aa <_ZSt5clampIfERKT_S2_S2_S2_+0x40>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	e000      	b.n	80042ac <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 80042aa:	68fb      	ldr	r3, [r7, #12]
    }
 80042ac:	4618      	mov	r0, r3
 80042ae:	3714      	adds	r7, #20
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <_ZSt12__miter_baseIPKfET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
    { return __it; }
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4618      	mov	r0, r3
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80042ce:	b5b0      	push	{r4, r5, r7, lr}
 80042d0:	b084      	sub	sp, #16
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	60f8      	str	r0, [r7, #12]
 80042d6:	60b9      	str	r1, [r7, #8]
 80042d8:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 f81a 	bl	8004314 <_ZSt12__niter_baseIPKfET_S2_>
 80042e0:	4604      	mov	r4, r0
 80042e2:	68b8      	ldr	r0, [r7, #8]
 80042e4:	f000 f816 	bl	8004314 <_ZSt12__niter_baseIPKfET_S2_>
 80042e8:	4605      	mov	r5, r0
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f000 f81c 	bl	800432a <_ZSt12__niter_baseIPfET_S1_>
 80042f2:	4603      	mov	r3, r0
 80042f4:	461a      	mov	r2, r3
 80042f6:	4629      	mov	r1, r5
 80042f8:	4620      	mov	r0, r4
 80042fa:	f000 f821 	bl	8004340 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>
 80042fe:	4602      	mov	r2, r0
 8004300:	1d3b      	adds	r3, r7, #4
 8004302:	4611      	mov	r1, r2
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f82b 	bl	8004360 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 800430a:	4603      	mov	r3, r0
    }
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bdb0      	pop	{r4, r5, r7, pc}

08004314 <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
    { return __it; }
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4618      	mov	r0, r3
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4618      	mov	r0, r3
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	68b9      	ldr	r1, [r7, #8]
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 f811 	bl	8004378 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 8004356:	4603      	mov	r3, r0
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
    { return __res; }
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
      if (std::is_constant_evaluated())
 8004384:	f7fc feb2 	bl	80010ec <_ZSt21is_constant_evaluatedv>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d006      	beq.n	800439c <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x24>
	  __copy_m(__first, __last, __result);
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 f80d 	bl	80043b2 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>
 8004398:	4603      	mov	r3, r0
 800439a:	e006      	b.n	80043aa <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x32>
			      _Category>::__copy_m(__first, __last, __result);
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	68b9      	ldr	r1, [r7, #8]
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f829 	bl	80043f8 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 80043a6:	4603      	mov	r3, r0
 80043a8:	bf00      	nop
    }
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>:
	__copy_m(_II __first, _II __last, _OI __result)
 80043b2:	b480      	push	{r7}
 80043b4:	b087      	sub	sp, #28
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	60f8      	str	r0, [r7, #12]
 80043ba:	60b9      	str	r1, [r7, #8]
 80043bc:	607a      	str	r2, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	109b      	asrs	r3, r3, #2
 80043c6:	617b      	str	r3, [r7, #20]
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	dd0d      	ble.n	80043ea <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x38>
	      *__result = *__first;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	601a      	str	r2, [r3, #0]
	      ++__first;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	3304      	adds	r3, #4
 80043da:	60fb      	str	r3, [r7, #12]
	      ++__result;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	3304      	adds	r3, #4
 80043e0:	607b      	str	r3, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	3b01      	subs	r3, #1
 80043e6:	617b      	str	r3, [r7, #20]
 80043e8:	e7ee      	b.n	80043c8 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x16>
	  return __result;
 80043ea:	687b      	ldr	r3, [r7, #4]
	}
 80043ec:	4618      	mov	r0, r3
 80043ee:	371c      	adds	r7, #28
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8004404:	68ba      	ldr	r2, [r7, #8]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	109b      	asrs	r3, r3, #2
 800440c:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d006      	beq.n	8004422 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	461a      	mov	r2, r3
 800441a:	68f9      	ldr	r1, [r7, #12]
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f00f fb0c 	bl	8013a3a <memmove>
	  return __result + _Num;
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	4413      	add	r3, r2
	}
 800442a:	4618      	mov	r0, r3
 800442c:	3718      	adds	r7, #24
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <_ZN7SoC_EKF7get_SoCEv>:
    // negative current -> charge
    void update(const float &Current, const float &Voltage);

    void update_SoC_based_on_voltage(const float &Voltage);
    
    [[nodiscard]] float get_SoC(){return _State_vector[SoC];};
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004440:	ee07 3a90 	vmov	s15, r3
 8004444:	eeb0 0a67 	vmov.f32	s0, s15
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
	...

08004454 <_Z17calculate_currentv>:
float max_divided_current_sensor_output_voltage = ((float)(CS_MAX_OUTPUT_VOLTAGE * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float current_sensor_volts_to_amper = ((float)(CS_MVOLT_TO_AMPER * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);

void calculate_current()
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
	float raw_sum = 0, raw_max = INT32_MIN, raw_min = INT32_MAX, avarage_adc;
 800445a:	f04f 0300 	mov.w	r3, #0
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	f04f 434f 	mov.w	r3, #3472883712	; 0xcf000000
 8004464:	613b      	str	r3, [r7, #16]
 8004466:	f04f 439e 	mov.w	r3, #1325400064	; 0x4f000000
 800446a:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 800446c:	2300      	movs	r3, #0
 800446e:	60bb      	str	r3, [r7, #8]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2b63      	cmp	r3, #99	; 0x63
 8004474:	dc3f      	bgt.n	80044f6 <_Z17calculate_currentv+0xa2>
	{
		int16_t raw_value = data.current.adc[i];
 8004476:	4a42      	ldr	r2, [pc, #264]	; (8004580 <_Z17calculate_currentv+0x12c>)
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	330e      	adds	r3, #14
 800447c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004480:	80fb      	strh	r3, [r7, #6]
		raw_sum += raw_value;
 8004482:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004486:	ee07 3a90 	vmov	s15, r3
 800448a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800448e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004492:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004496:	edc7 7a05 	vstr	s15, [r7, #20]
		if(raw_value > raw_max) raw_max = raw_value;
 800449a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800449e:	ee07 3a90 	vmov	s15, r3
 80044a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044a6:	ed97 7a04 	vldr	s14, [r7, #16]
 80044aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044b2:	d507      	bpl.n	80044c4 <_Z17calculate_currentv+0x70>
 80044b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044b8:	ee07 3a90 	vmov	s15, r3
 80044bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044c0:	edc7 7a04 	vstr	s15, [r7, #16]
		if(raw_value < raw_min) raw_min = raw_value;
 80044c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044c8:	ee07 3a90 	vmov	s15, r3
 80044cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044d0:	ed97 7a03 	vldr	s14, [r7, #12]
 80044d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044dc:	dd07      	ble.n	80044ee <_Z17calculate_currentv+0x9a>
 80044de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044e2:	ee07 3a90 	vmov	s15, r3
 80044e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044ea:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	3301      	adds	r3, #1
 80044f2:	60bb      	str	r3, [r7, #8]
 80044f4:	e7bc      	b.n	8004470 <_Z17calculate_currentv+0x1c>
	}
	avarage_adc = raw_sum / NUMBER_OF_CS_SAMPLES;
 80044f6:	ed97 7a05 	vldr	s14, [r7, #20]
 80044fa:	eddf 6a22 	vldr	s13, [pc, #136]	; 8004584 <_Z17calculate_currentv+0x130>
 80044fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004502:	edc7 7a00 	vstr	s15, [r7]

	avarage_adc -= NEUTRAL_CURRENT_SENSOR;
 8004506:	edd7 7a00 	vldr	s15, [r7]
 800450a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004588 <_Z17calculate_currentv+0x134>
 800450e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004512:	edc7 7a00 	vstr	s15, [r7]
	raw_max -= NEUTRAL_CURRENT_SENSOR;
 8004516:	edd7 7a04 	vldr	s15, [r7, #16]
 800451a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004588 <_Z17calculate_currentv+0x134>
 800451e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004522:	edc7 7a04 	vstr	s15, [r7, #16]
	raw_min -= NEUTRAL_CURRENT_SENSOR;
 8004526:	edd7 7a03 	vldr	s15, [r7, #12]
 800452a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004588 <_Z17calculate_currentv+0x134>
 800452e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004532:	edc7 7a03 	vstr	s15, [r7, #12]

	data.current.value = avarage_adc * output_current_factor;
 8004536:	4b15      	ldr	r3, [pc, #84]	; (800458c <_Z17calculate_currentv+0x138>)
 8004538:	ed93 7a00 	vldr	s14, [r3]
 800453c:	edd7 7a00 	vldr	s15, [r7]
 8004540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004544:	4b0e      	ldr	r3, [pc, #56]	; (8004580 <_Z17calculate_currentv+0x12c>)
 8004546:	edc3 7a72 	vstr	s15, [r3, #456]	; 0x1c8
	data.current.value_max = (float)raw_max * output_current_factor;
 800454a:	4b10      	ldr	r3, [pc, #64]	; (800458c <_Z17calculate_currentv+0x138>)
 800454c:	ed93 7a00 	vldr	s14, [r3]
 8004550:	edd7 7a04 	vldr	s15, [r7, #16]
 8004554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004558:	4b09      	ldr	r3, [pc, #36]	; (8004580 <_Z17calculate_currentv+0x12c>)
 800455a:	edc3 7a73 	vstr	s15, [r3, #460]	; 0x1cc
	data.current.value_min = (float)raw_min * output_current_factor;
 800455e:	4b0b      	ldr	r3, [pc, #44]	; (800458c <_Z17calculate_currentv+0x138>)
 8004560:	ed93 7a00 	vldr	s14, [r3]
 8004564:	edd7 7a03 	vldr	s15, [r7, #12]
 8004568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800456c:	4b04      	ldr	r3, [pc, #16]	; (8004580 <_Z17calculate_currentv+0x12c>)
 800456e:	edc3 7a74 	vstr	s15, [r3, #464]	; 0x1d0
		chargingState = 1;
	}else if (outputCurrent >= 0 || HAL_GPIO_ReadPin(LED_2_GPIO_Port, LED_2_Pin) == 1){
		chargingState = 0;
	}*/

}
 8004572:	bf00      	nop
 8004574:	371c      	adds	r7, #28
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	2000141c 	.word	0x2000141c
 8004584:	42c80000 	.word	0x42c80000
 8004588:	4502a000 	.word	0x4502a000
 800458c:	20003ef8 	.word	0x20003ef8

08004590 <_Z18start_soc_functionPv>:

void start_soc_function(void *argument){
 8004590:	b580      	push	{r7, lr}
 8004592:	b088      	sub	sp, #32
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
	data.soc.main.set_single_cell_equivalent_model(ICR18650);
 8004598:	4936      	ldr	r1, [pc, #216]	; (8004674 <_Z18start_soc_functionPv+0xe4>)
 800459a:	4837      	ldr	r0, [pc, #220]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 800459c:	f7ff fdac 	bl	80040f8 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>
	data.soc.main.set_single_cell_ocv_polinomial(Li_Ion_ocv, Li_Ion_ocv_length);
 80045a0:	2209      	movs	r2, #9
 80045a2:	4936      	ldr	r1, [pc, #216]	; (800467c <_Z18start_soc_functionPv+0xec>)
 80045a4:	4834      	ldr	r0, [pc, #208]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 80045a6:	f7ff fdfb 	bl	80041a0 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>
	data.soc.main.set_battery_configuration(1, 3);
 80045aa:	2301      	movs	r3, #1
 80045ac:	617b      	str	r3, [r7, #20]
 80045ae:	2303      	movs	r3, #3
 80045b0:	61bb      	str	r3, [r7, #24]
 80045b2:	f107 0218 	add.w	r2, r7, #24
 80045b6:	f107 0314 	add.w	r3, r7, #20
 80045ba:	4619      	mov	r1, r3
 80045bc:	482e      	ldr	r0, [pc, #184]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 80045be:	f7ff fddb 	bl	8004178 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>
	data.soc.main.set_time_sampling(0.05f);
 80045c2:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8004680 <_Z18start_soc_functionPv+0xf0>
 80045c6:	482c      	ldr	r0, [pc, #176]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 80045c8:	f7ff fdc7 	bl	800415a <_ZN7SoC_EKF17set_time_samplingEf>
	data.soc.main.set_update_matrix();
 80045cc:	482a      	ldr	r0, [pc, #168]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 80045ce:	f7ff fb2b 	bl	8003c28 <_ZN7SoC_EKF17set_update_matrixEv>
	data.soc.main.set_initial_SoC(0.5);
 80045d2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80045d6:	4828      	ldr	r0, [pc, #160]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 80045d8:	f7ff fda0 	bl	800411c <_ZN7SoC_EKF15set_initial_SoCEf>
	bool first_init_soc = true;
 80045dc:	2301      	movs	r3, #1
 80045de:	77fb      	strb	r3, [r7, #31]

	for(;;){
		osDelay(30);
 80045e0:	201e      	movs	r0, #30
 80045e2:	f00b fcdd 	bl	800ffa0 <osDelay>

		calculate_current();
 80045e6:	f7ff ff35 	bl	8004454 <_Z17calculate_currentv>

		if(first_init_soc){
 80045ea:	7ffb      	ldrb	r3, [r7, #31]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d014      	beq.n	800461a <_Z18start_soc_functionPv+0x8a>
			float temp_voltage = (float)data.voltages.cells[0] / 10000.0f;
 80045f0:	4b24      	ldr	r3, [pc, #144]	; (8004684 <_Z18start_soc_functionPv+0xf4>)
 80045f2:	881b      	ldrh	r3, [r3, #0]
 80045f4:	ee07 3a90 	vmov	s15, r3
 80045f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045fc:	eddf 6a22 	vldr	s13, [pc, #136]	; 8004688 <_Z18start_soc_functionPv+0xf8>
 8004600:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004604:	edc7 7a04 	vstr	s15, [r7, #16]
			data.soc.main.update_SoC_based_on_voltage(temp_voltage);
 8004608:	f107 0310 	add.w	r3, r7, #16
 800460c:	4619      	mov	r1, r3
 800460e:	481a      	ldr	r0, [pc, #104]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 8004610:	f7ff fd0c 	bl	800402c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>
			first_init_soc = false;
 8004614:	2300      	movs	r3, #0
 8004616:	77fb      	strb	r3, [r7, #31]
 8004618:	e7e2      	b.n	80045e0 <_Z18start_soc_functionPv+0x50>
		}else{
			float temp_voltage = (float)data.voltages.cells[0] / 10000.0f;
 800461a:	4b1a      	ldr	r3, [pc, #104]	; (8004684 <_Z18start_soc_functionPv+0xf4>)
 800461c:	881b      	ldrh	r3, [r3, #0]
 800461e:	ee07 3a90 	vmov	s15, r3
 8004622:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004626:	eddf 6a18 	vldr	s13, [pc, #96]	; 8004688 <_Z18start_soc_functionPv+0xf8>
 800462a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800462e:	edc7 7a03 	vstr	s15, [r7, #12]
			data.soc.main.update(data.current.value, temp_voltage);
 8004632:	f107 030c 	add.w	r3, r7, #12
 8004636:	461a      	mov	r2, r3
 8004638:	4914      	ldr	r1, [pc, #80]	; (800468c <_Z18start_soc_functionPv+0xfc>)
 800463a:	480f      	ldr	r0, [pc, #60]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 800463c:	f7ff fbc0 	bl	8003dc0 <_ZN7SoC_EKF6updateERKfS1_>
			data.soc.value = data.soc.main.get_SoC();
 8004640:	480d      	ldr	r0, [pc, #52]	; (8004678 <_Z18start_soc_functionPv+0xe8>)
 8004642:	f7ff fef6 	bl	8004432 <_ZN7SoC_EKF7get_SoCEv>
 8004646:	eef0 7a40 	vmov.f32	s15, s0
 800464a:	4b0e      	ldr	r3, [pc, #56]	; (8004684 <_Z18start_soc_functionPv+0xf4>)
 800464c:	edc3 7aa2 	vstr	s15, [r3, #648]	; 0x288
			data.soc.value_can = (uint8_t)(data.soc.value * 100);
 8004650:	4b0c      	ldr	r3, [pc, #48]	; (8004684 <_Z18start_soc_functionPv+0xf4>)
 8004652:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 8004656:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004690 <_Z18start_soc_functionPv+0x100>
 800465a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800465e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004662:	edc7 7a00 	vstr	s15, [r7]
 8004666:	783b      	ldrb	r3, [r7, #0]
 8004668:	b2da      	uxtb	r2, r3
 800466a:	4b06      	ldr	r3, [pc, #24]	; (8004684 <_Z18start_soc_functionPv+0xf4>)
 800466c:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
		}

	}
 8004670:	e7b6      	b.n	80045e0 <_Z18start_soc_functionPv+0x50>
 8004672:	bf00      	nop
 8004674:	08016c7c 	.word	0x08016c7c
 8004678:	200015f0 	.word	0x200015f0
 800467c:	08016c94 	.word	0x08016c94
 8004680:	3d4ccccd 	.word	0x3d4ccccd
 8004684:	2000141c 	.word	0x2000141c
 8004688:	461c4000 	.word	0x461c4000
 800468c:	200015e4 	.word	0x200015e4
 8004690:	42c80000 	.word	0x42c80000

08004694 <_Z41__static_initialization_and_destruction_0ii>:
}
 8004694:	b5b0      	push	{r4, r5, r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d12d      	bne.n	8004700 <_Z41__static_initialization_and_destruction_0ii+0x6c>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d128      	bne.n	8004700 <_Z41__static_initialization_and_destruction_0ii+0x6c>
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);
 80046ae:	4b16      	ldr	r3, [pc, #88]	; (8004708 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fb ff60 	bl	8000578 <__aeabi_f2d>
 80046b8:	f04f 0200 	mov.w	r2, #0
 80046bc:	4b13      	ldr	r3, [pc, #76]	; (800470c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80046be:	f7fc f8dd 	bl	800087c <__aeabi_ddiv>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	4614      	mov	r4, r2
 80046c8:	461d      	mov	r5, r3
 80046ca:	4b11      	ldr	r3, [pc, #68]	; (8004710 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fb ff52 	bl	8000578 <__aeabi_f2d>
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	f04f 0000 	mov.w	r0, #0
 80046dc:	490d      	ldr	r1, [pc, #52]	; (8004714 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80046de:	f7fc f8cd 	bl	800087c <__aeabi_ddiv>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	4620      	mov	r0, r4
 80046e8:	4629      	mov	r1, r5
 80046ea:	f7fb ff9d 	bl	8000628 <__aeabi_dmul>
 80046ee:	4602      	mov	r2, r0
 80046f0:	460b      	mov	r3, r1
 80046f2:	4610      	mov	r0, r2
 80046f4:	4619      	mov	r1, r3
 80046f6:	f7fc fa6f 	bl	8000bd8 <__aeabi_d2f>
 80046fa:	4603      	mov	r3, r0
 80046fc:	4a06      	ldr	r2, [pc, #24]	; (8004718 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80046fe:	6013      	str	r3, [r2, #0]
}
 8004700:	bf00      	nop
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bdb0      	pop	{r4, r5, r7, pc}
 8004708:	20000200 	.word	0x20000200
 800470c:	40b00000 	.word	0x40b00000
 8004710:	20000204 	.word	0x20000204
 8004714:	3ff00000 	.word	0x3ff00000
 8004718:	20003ef8 	.word	0x20003ef8

0800471c <_GLOBAL__sub_I_max_divided_current_sensor_output_voltage>:
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
 8004720:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004724:	2001      	movs	r0, #1
 8004726:	f7ff ffb5 	bl	8004694 <_Z41__static_initialization_and_destruction_0ii>
 800472a:	bd80      	pop	{r7, pc}

0800472c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004732:	4b11      	ldr	r3, [pc, #68]	; (8004778 <HAL_MspInit+0x4c>)
 8004734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004736:	4a10      	ldr	r2, [pc, #64]	; (8004778 <HAL_MspInit+0x4c>)
 8004738:	f043 0301 	orr.w	r3, r3, #1
 800473c:	6613      	str	r3, [r2, #96]	; 0x60
 800473e:	4b0e      	ldr	r3, [pc, #56]	; (8004778 <HAL_MspInit+0x4c>)
 8004740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	607b      	str	r3, [r7, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800474a:	4b0b      	ldr	r3, [pc, #44]	; (8004778 <HAL_MspInit+0x4c>)
 800474c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800474e:	4a0a      	ldr	r2, [pc, #40]	; (8004778 <HAL_MspInit+0x4c>)
 8004750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004754:	6593      	str	r3, [r2, #88]	; 0x58
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <HAL_MspInit+0x4c>)
 8004758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004762:	2200      	movs	r2, #0
 8004764:	210f      	movs	r1, #15
 8004766:	f06f 0001 	mvn.w	r0, #1
 800476a:	f003 f91f 	bl	80079ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800476e:	bf00      	nop
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	40021000 	.word	0x40021000

0800477c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b0b4      	sub	sp, #208	; 0xd0
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004784:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	609a      	str	r2, [r3, #8]
 8004790:	60da      	str	r2, [r3, #12]
 8004792:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004794:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004798:	2298      	movs	r2, #152	; 0x98
 800479a:	2100      	movs	r1, #0
 800479c:	4618      	mov	r0, r3
 800479e:	f00f f966 	bl	8013a6e <memset>
  if(hadc->Instance==ADC1)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a97      	ldr	r2, [pc, #604]	; (8004a04 <HAL_ADC_MspInit+0x288>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	f040 80ad 	bne.w	8004908 <HAL_ADC_MspInit+0x18c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80047ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80047b4:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80047b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047c0:	4618      	mov	r0, r3
 80047c2:	f005 ffa5 	bl	800a710 <HAL_RCCEx_PeriphCLKConfig>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <HAL_ADC_MspInit+0x54>
    {
      Error_Handler();
 80047cc:	f7ff fa26 	bl	8003c1c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80047d0:	4b8d      	ldr	r3, [pc, #564]	; (8004a08 <HAL_ADC_MspInit+0x28c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	3301      	adds	r3, #1
 80047d6:	4a8c      	ldr	r2, [pc, #560]	; (8004a08 <HAL_ADC_MspInit+0x28c>)
 80047d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80047da:	4b8b      	ldr	r3, [pc, #556]	; (8004a08 <HAL_ADC_MspInit+0x28c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d10b      	bne.n	80047fa <HAL_ADC_MspInit+0x7e>
      __HAL_RCC_ADC_CLK_ENABLE();
 80047e2:	4b8a      	ldr	r3, [pc, #552]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 80047e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e6:	4a89      	ldr	r2, [pc, #548]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 80047e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80047ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047ee:	4b87      	ldr	r3, [pc, #540]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 80047f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047f6:	623b      	str	r3, [r7, #32]
 80047f8:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047fa:	4b84      	ldr	r3, [pc, #528]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 80047fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047fe:	4a83      	ldr	r2, [pc, #524]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004800:	f043 0301 	orr.w	r3, r3, #1
 8004804:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004806:	4b81      	ldr	r3, [pc, #516]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	61fb      	str	r3, [r7, #28]
 8004810:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004812:	4b7e      	ldr	r3, [pc, #504]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004816:	4a7d      	ldr	r2, [pc, #500]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004818:	f043 0304 	orr.w	r3, r3, #4
 800481c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800481e:	4b7b      	ldr	r3, [pc, #492]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004822:	f003 0304 	and.w	r3, r3, #4
 8004826:	61bb      	str	r3, [r7, #24]
 8004828:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800482a:	4b78      	ldr	r3, [pc, #480]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 800482c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800482e:	4a77      	ldr	r2, [pc, #476]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004830:	f043 0302 	orr.w	r3, r3, #2
 8004834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004836:	4b75      	ldr	r3, [pc, #468]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	617b      	str	r3, [r7, #20]
 8004840:	697b      	ldr	r3, [r7, #20]
    PA7     ------> ADC1_IN12
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = THERM_1_Pin|THERM_2_Pin|THERM_3_Pin|THERM_4_Pin
 8004842:	23f8      	movs	r3, #248	; 0xf8
 8004844:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                          |THERM_5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004848:	230b      	movs	r3, #11
 800484a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800484e:	2300      	movs	r3, #0
 8004850:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004854:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004858:	4619      	mov	r1, r3
 800485a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800485e:	f003 fb41 	bl	8007ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_6_Pin|THERM_7_Pin;
 8004862:	2330      	movs	r3, #48	; 0x30
 8004864:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004868:	230b      	movs	r3, #11
 800486a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800486e:	2300      	movs	r3, #0
 8004870:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004874:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004878:	4619      	mov	r1, r3
 800487a:	4865      	ldr	r0, [pc, #404]	; (8004a10 <HAL_ADC_MspInit+0x294>)
 800487c:	f003 fb32 	bl	8007ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_8_Pin;
 8004880:	2301      	movs	r3, #1
 8004882:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004886:	230b      	movs	r3, #11
 8004888:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800488c:	2300      	movs	r3, #0
 800488e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(THERM_8_GPIO_Port, &GPIO_InitStruct);
 8004892:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004896:	4619      	mov	r1, r3
 8004898:	485e      	ldr	r0, [pc, #376]	; (8004a14 <HAL_ADC_MspInit+0x298>)
 800489a:	f003 fb23 	bl	8007ee4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800489e:	4b5e      	ldr	r3, [pc, #376]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048a0:	4a5e      	ldr	r2, [pc, #376]	; (8004a1c <HAL_ADC_MspInit+0x2a0>)
 80048a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80048a4:	4b5c      	ldr	r3, [pc, #368]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048a6:	2205      	movs	r2, #5
 80048a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048aa:	4b5b      	ldr	r3, [pc, #364]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80048b0:	4b59      	ldr	r3, [pc, #356]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80048b6:	4b58      	ldr	r3, [pc, #352]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048b8:	2280      	movs	r2, #128	; 0x80
 80048ba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80048bc:	4b56      	ldr	r3, [pc, #344]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048c2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80048c4:	4b54      	ldr	r3, [pc, #336]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048ca:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80048cc:	4b52      	ldr	r3, [pc, #328]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048ce:	2220      	movs	r2, #32
 80048d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80048d2:	4b51      	ldr	r3, [pc, #324]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80048d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80048da:	484f      	ldr	r0, [pc, #316]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048dc:	f003 f890 	bl	8007a00 <HAL_DMA_Init>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <HAL_ADC_MspInit+0x16e>
    {
      Error_Handler();
 80048e6:	f7ff f999 	bl	8003c1c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a4a      	ldr	r2, [pc, #296]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048ee:	651a      	str	r2, [r3, #80]	; 0x50
 80048f0:	4a49      	ldr	r2, [pc, #292]	; (8004a18 <HAL_ADC_MspInit+0x29c>)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80048f6:	2200      	movs	r2, #0
 80048f8:	2105      	movs	r1, #5
 80048fa:	2012      	movs	r0, #18
 80048fc:	f003 f856 	bl	80079ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004900:	2012      	movs	r0, #18
 8004902:	f003 f86f 	bl	80079e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004906:	e079      	b.n	80049fc <HAL_ADC_MspInit+0x280>
  else if(hadc->Instance==ADC2)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a44      	ldr	r2, [pc, #272]	; (8004a20 <HAL_ADC_MspInit+0x2a4>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d174      	bne.n	80049fc <HAL_ADC_MspInit+0x280>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004912:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004916:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8004918:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800491c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004924:	4618      	mov	r0, r3
 8004926:	f005 fef3 	bl	800a710 <HAL_RCCEx_PeriphCLKConfig>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 8004930:	f7ff f974 	bl	8003c1c <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8004934:	4b34      	ldr	r3, [pc, #208]	; (8004a08 <HAL_ADC_MspInit+0x28c>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	3301      	adds	r3, #1
 800493a:	4a33      	ldr	r2, [pc, #204]	; (8004a08 <HAL_ADC_MspInit+0x28c>)
 800493c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800493e:	4b32      	ldr	r3, [pc, #200]	; (8004a08 <HAL_ADC_MspInit+0x28c>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d10b      	bne.n	800495e <HAL_ADC_MspInit+0x1e2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8004946:	4b31      	ldr	r3, [pc, #196]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800494a:	4a30      	ldr	r2, [pc, #192]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 800494c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004950:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004952:	4b2e      	ldr	r3, [pc, #184]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004956:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800495a:	613b      	str	r3, [r7, #16]
 800495c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800495e:	4b2b      	ldr	r3, [pc, #172]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004962:	4a2a      	ldr	r2, [pc, #168]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 8004964:	f043 0302 	orr.w	r3, r3, #2
 8004968:	64d3      	str	r3, [r2, #76]	; 0x4c
 800496a:	4b28      	ldr	r3, [pc, #160]	; (8004a0c <HAL_ADC_MspInit+0x290>)
 800496c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	60fb      	str	r3, [r7, #12]
 8004974:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_SENSOR_Pin;
 8004976:	2302      	movs	r3, #2
 8004978:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800497c:	230b      	movs	r3, #11
 800497e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004982:	2300      	movs	r3, #0
 8004984:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8004988:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800498c:	4619      	mov	r1, r3
 800498e:	4821      	ldr	r0, [pc, #132]	; (8004a14 <HAL_ADC_MspInit+0x298>)
 8004990:	f003 faa8 	bl	8007ee4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8004994:	4b23      	ldr	r3, [pc, #140]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 8004996:	4a24      	ldr	r2, [pc, #144]	; (8004a28 <HAL_ADC_MspInit+0x2ac>)
 8004998:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800499a:	4b22      	ldr	r3, [pc, #136]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 800499c:	2206      	movs	r2, #6
 800499e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049a0:	4b20      	ldr	r3, [pc, #128]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80049a6:	4b1f      	ldr	r3, [pc, #124]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80049ac:	4b1d      	ldr	r3, [pc, #116]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049ae:	2280      	movs	r2, #128	; 0x80
 80049b0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80049b2:	4b1c      	ldr	r3, [pc, #112]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049b8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80049ba:	4b1a      	ldr	r3, [pc, #104]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049c0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80049c2:	4b18      	ldr	r3, [pc, #96]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049c4:	2220      	movs	r2, #32
 80049c6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 80049c8:	4b16      	ldr	r3, [pc, #88]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80049d0:	4814      	ldr	r0, [pc, #80]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049d2:	f003 f815 	bl	8007a00 <HAL_DMA_Init>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <HAL_ADC_MspInit+0x264>
      Error_Handler();
 80049dc:	f7ff f91e 	bl	8003c1c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a10      	ldr	r2, [pc, #64]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049e4:	651a      	str	r2, [r3, #80]	; 0x50
 80049e6:	4a0f      	ldr	r2, [pc, #60]	; (8004a24 <HAL_ADC_MspInit+0x2a8>)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80049ec:	2200      	movs	r2, #0
 80049ee:	2105      	movs	r1, #5
 80049f0:	2012      	movs	r0, #18
 80049f2:	f002 ffdb 	bl	80079ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80049f6:	2012      	movs	r0, #18
 80049f8:	f002 fff4 	bl	80079e4 <HAL_NVIC_EnableIRQ>
}
 80049fc:	bf00      	nop
 80049fe:	37d0      	adds	r7, #208	; 0xd0
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	50040000 	.word	0x50040000
 8004a08:	20003efc 	.word	0x20003efc
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	48000800 	.word	0x48000800
 8004a14:	48000400 	.word	0x48000400
 8004a18:	20001990 	.word	0x20001990
 8004a1c:	40020008 	.word	0x40020008
 8004a20:	50040100 	.word	0x50040100
 8004a24:	200019f0 	.word	0x200019f0
 8004a28:	40020408 	.word	0x40020408

08004a2c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b08a      	sub	sp, #40	; 0x28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a34:	f107 0314 	add.w	r3, r7, #20
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	609a      	str	r2, [r3, #8]
 8004a40:	60da      	str	r2, [r3, #12]
 8004a42:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a1b      	ldr	r2, [pc, #108]	; (8004ab8 <HAL_CAN_MspInit+0x8c>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d130      	bne.n	8004ab0 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004a4e:	4b1b      	ldr	r3, [pc, #108]	; (8004abc <HAL_CAN_MspInit+0x90>)
 8004a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a52:	4a1a      	ldr	r2, [pc, #104]	; (8004abc <HAL_CAN_MspInit+0x90>)
 8004a54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a58:	6593      	str	r3, [r2, #88]	; 0x58
 8004a5a:	4b18      	ldr	r3, [pc, #96]	; (8004abc <HAL_CAN_MspInit+0x90>)
 8004a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a62:	613b      	str	r3, [r7, #16]
 8004a64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a66:	4b15      	ldr	r3, [pc, #84]	; (8004abc <HAL_CAN_MspInit+0x90>)
 8004a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a6a:	4a14      	ldr	r2, [pc, #80]	; (8004abc <HAL_CAN_MspInit+0x90>)
 8004a6c:	f043 0302 	orr.w	r3, r3, #2
 8004a70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a72:	4b12      	ldr	r3, [pc, #72]	; (8004abc <HAL_CAN_MspInit+0x90>)
 8004a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	60fb      	str	r3, [r7, #12]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004a7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a84:	2302      	movs	r3, #2
 8004a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004a90:	2309      	movs	r3, #9
 8004a92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a94:	f107 0314 	add.w	r3, r7, #20
 8004a98:	4619      	mov	r1, r3
 8004a9a:	4809      	ldr	r0, [pc, #36]	; (8004ac0 <HAL_CAN_MspInit+0x94>)
 8004a9c:	f003 fa22 	bl	8007ee4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2105      	movs	r1, #5
 8004aa4:	2013      	movs	r0, #19
 8004aa6:	f002 ff81 	bl	80079ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004aaa:	2013      	movs	r0, #19
 8004aac:	f002 ff9a 	bl	80079e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004ab0:	bf00      	nop
 8004ab2:	3728      	adds	r7, #40	; 0x28
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	40006400 	.word	0x40006400
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	48000400 	.word	0x48000400

08004ac4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b0aa      	sub	sp, #168	; 0xa8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004acc:	f107 0310 	add.w	r3, r7, #16
 8004ad0:	2298      	movs	r2, #152	; 0x98
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f00e ffca 	bl	8013a6e <memset>
  if(hrtc->Instance==RTC)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a16      	ldr	r2, [pc, #88]	; (8004b38 <HAL_RTC_MspInit+0x74>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d124      	bne.n	8004b2e <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004ae4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ae8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004aea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004aee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004af2:	f107 0310 	add.w	r3, r7, #16
 8004af6:	4618      	mov	r0, r3
 8004af8:	f005 fe0a 	bl	800a710 <HAL_RCCEx_PeriphCLKConfig>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d001      	beq.n	8004b06 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004b02:	f7ff f88b 	bl	8003c1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b06:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <HAL_RTC_MspInit+0x78>)
 8004b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b0c:	4a0b      	ldr	r2, [pc, #44]	; (8004b3c <HAL_RTC_MspInit+0x78>)
 8004b0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004b16:	4b09      	ldr	r3, [pc, #36]	; (8004b3c <HAL_RTC_MspInit+0x78>)
 8004b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b1a:	4a08      	ldr	r2, [pc, #32]	; (8004b3c <HAL_RTC_MspInit+0x78>)
 8004b1c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b20:	6593      	str	r3, [r2, #88]	; 0x58
 8004b22:	4b06      	ldr	r3, [pc, #24]	; (8004b3c <HAL_RTC_MspInit+0x78>)
 8004b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004b2e:	bf00      	nop
 8004b30:	37a8      	adds	r7, #168	; 0xa8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	40002800 	.word	0x40002800
 8004b3c:	40021000 	.word	0x40021000

08004b40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08a      	sub	sp, #40	; 0x28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b48:	f107 0314 	add.w	r3, r7, #20
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	605a      	str	r2, [r3, #4]
 8004b52:	609a      	str	r2, [r3, #8]
 8004b54:	60da      	str	r2, [r3, #12]
 8004b56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a1f      	ldr	r2, [pc, #124]	; (8004bdc <HAL_SPI_MspInit+0x9c>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d137      	bne.n	8004bd2 <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b62:	4b1f      	ldr	r3, [pc, #124]	; (8004be0 <HAL_SPI_MspInit+0xa0>)
 8004b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b66:	4a1e      	ldr	r2, [pc, #120]	; (8004be0 <HAL_SPI_MspInit+0xa0>)
 8004b68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b6c:	6613      	str	r3, [r2, #96]	; 0x60
 8004b6e:	4b1c      	ldr	r3, [pc, #112]	; (8004be0 <HAL_SPI_MspInit+0xa0>)
 8004b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b7a:	4b19      	ldr	r3, [pc, #100]	; (8004be0 <HAL_SPI_MspInit+0xa0>)
 8004b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b7e:	4a18      	ldr	r2, [pc, #96]	; (8004be0 <HAL_SPI_MspInit+0xa0>)
 8004b80:	f043 0302 	orr.w	r3, r3, #2
 8004b84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b86:	4b16      	ldr	r3, [pc, #88]	; (8004be0 <HAL_SPI_MspInit+0xa0>)
 8004b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004b92:	2328      	movs	r3, #40	; 0x28
 8004b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b96:	2302      	movs	r3, #2
 8004b98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004ba2:	2305      	movs	r3, #5
 8004ba4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ba6:	f107 0314 	add.w	r3, r7, #20
 8004baa:	4619      	mov	r1, r3
 8004bac:	480d      	ldr	r0, [pc, #52]	; (8004be4 <HAL_SPI_MspInit+0xa4>)
 8004bae:	f003 f999 	bl	8007ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004bb2:	2310      	movs	r3, #16
 8004bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004bc2:	2305      	movs	r3, #5
 8004bc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bc6:	f107 0314 	add.w	r3, r7, #20
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4805      	ldr	r0, [pc, #20]	; (8004be4 <HAL_SPI_MspInit+0xa4>)
 8004bce:	f003 f989 	bl	8007ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004bd2:	bf00      	nop
 8004bd4:	3728      	adds	r7, #40	; 0x28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	40013000 	.word	0x40013000
 8004be0:	40021000 	.word	0x40021000
 8004be4:	48000400 	.word	0x48000400

08004be8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a23      	ldr	r2, [pc, #140]	; (8004c84 <HAL_TIM_Base_MspInit+0x9c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d114      	bne.n	8004c24 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bfa:	4b23      	ldr	r3, [pc, #140]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfe:	4a22      	ldr	r2, [pc, #136]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c00:	f043 0302 	orr.w	r3, r3, #2
 8004c04:	6593      	str	r3, [r2, #88]	; 0x58
 8004c06:	4b20      	ldr	r3, [pc, #128]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004c12:	2200      	movs	r2, #0
 8004c14:	2105      	movs	r1, #5
 8004c16:	201d      	movs	r0, #29
 8004c18:	f002 fec8 	bl	80079ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004c1c:	201d      	movs	r0, #29
 8004c1e:	f002 fee1 	bl	80079e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004c22:	e02a      	b.n	8004c7a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a18      	ldr	r2, [pc, #96]	; (8004c8c <HAL_TIM_Base_MspInit+0xa4>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d114      	bne.n	8004c58 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004c2e:	4b16      	ldr	r3, [pc, #88]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c32:	4a15      	ldr	r2, [pc, #84]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c34:	f043 0310 	orr.w	r3, r3, #16
 8004c38:	6593      	str	r3, [r2, #88]	; 0x58
 8004c3a:	4b13      	ldr	r3, [pc, #76]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c3e:	f003 0310 	and.w	r3, r3, #16
 8004c42:	613b      	str	r3, [r7, #16]
 8004c44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8004c46:	2200      	movs	r2, #0
 8004c48:	2105      	movs	r1, #5
 8004c4a:	2036      	movs	r0, #54	; 0x36
 8004c4c:	f002 feae 	bl	80079ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004c50:	2036      	movs	r0, #54	; 0x36
 8004c52:	f002 fec7 	bl	80079e4 <HAL_NVIC_EnableIRQ>
}
 8004c56:	e010      	b.n	8004c7a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a0c      	ldr	r2, [pc, #48]	; (8004c90 <HAL_TIM_Base_MspInit+0xa8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d10b      	bne.n	8004c7a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004c62:	4b09      	ldr	r3, [pc, #36]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c66:	4a08      	ldr	r2, [pc, #32]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c6c:	6613      	str	r3, [r2, #96]	; 0x60
 8004c6e:	4b06      	ldr	r3, [pc, #24]	; (8004c88 <HAL_TIM_Base_MspInit+0xa0>)
 8004c70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]
}
 8004c7a:	bf00      	nop
 8004c7c:	3718      	adds	r7, #24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	40000400 	.word	0x40000400
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	40001000 	.word	0x40001000
 8004c90:	40013400 	.word	0x40013400

08004c94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b08c      	sub	sp, #48	; 0x30
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	6879      	ldr	r1, [r7, #4]
 8004ca8:	2019      	movs	r0, #25
 8004caa:	f002 fe7f 	bl	80079ac <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004cae:	2019      	movs	r0, #25
 8004cb0:	f002 fe98 	bl	80079e4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8004cb4:	4b1e      	ldr	r3, [pc, #120]	; (8004d30 <HAL_InitTick+0x9c>)
 8004cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cb8:	4a1d      	ldr	r2, [pc, #116]	; (8004d30 <HAL_InitTick+0x9c>)
 8004cba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cbe:	6613      	str	r3, [r2, #96]	; 0x60
 8004cc0:	4b1b      	ldr	r3, [pc, #108]	; (8004d30 <HAL_InitTick+0x9c>)
 8004cc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc8:	60fb      	str	r3, [r7, #12]
 8004cca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004ccc:	f107 0210 	add.w	r2, r7, #16
 8004cd0:	f107 0314 	add.w	r3, r7, #20
 8004cd4:	4611      	mov	r1, r2
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f005 fc2a 	bl	800a530 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004cdc:	f005 fc12 	bl	800a504 <HAL_RCC_GetPCLK2Freq>
 8004ce0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce4:	4a13      	ldr	r2, [pc, #76]	; (8004d34 <HAL_InitTick+0xa0>)
 8004ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cea:	0c9b      	lsrs	r3, r3, #18
 8004cec:	3b01      	subs	r3, #1
 8004cee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8004cf0:	4b11      	ldr	r3, [pc, #68]	; (8004d38 <HAL_InitTick+0xa4>)
 8004cf2:	4a12      	ldr	r2, [pc, #72]	; (8004d3c <HAL_InitTick+0xa8>)
 8004cf4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8004cf6:	4b10      	ldr	r3, [pc, #64]	; (8004d38 <HAL_InitTick+0xa4>)
 8004cf8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004cfc:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8004cfe:	4a0e      	ldr	r2, [pc, #56]	; (8004d38 <HAL_InitTick+0xa4>)
 8004d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d02:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8004d04:	4b0c      	ldr	r3, [pc, #48]	; (8004d38 <HAL_InitTick+0xa4>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d0a:	4b0b      	ldr	r3, [pc, #44]	; (8004d38 <HAL_InitTick+0xa4>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8004d10:	4809      	ldr	r0, [pc, #36]	; (8004d38 <HAL_InitTick+0xa4>)
 8004d12:	f007 fb15 	bl	800c340 <HAL_TIM_Base_Init>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d104      	bne.n	8004d26 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8004d1c:	4806      	ldr	r0, [pc, #24]	; (8004d38 <HAL_InitTick+0xa4>)
 8004d1e:	f007 fbcf 	bl	800c4c0 <HAL_TIM_Base_Start_IT>
 8004d22:	4603      	mov	r3, r0
 8004d24:	e000      	b.n	8004d28 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3730      	adds	r7, #48	; 0x30
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40021000 	.word	0x40021000
 8004d34:	431bde83 	.word	0x431bde83
 8004d38:	20003f00 	.word	0x20003f00
 8004d3c:	40014400 	.word	0x40014400

08004d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d44:	e7fe      	b.n	8004d44 <NMI_Handler+0x4>

08004d46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d46:	b480      	push	{r7}
 8004d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d4a:	e7fe      	b.n	8004d4a <HardFault_Handler+0x4>

08004d4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d50:	e7fe      	b.n	8004d50 <MemManage_Handler+0x4>

08004d52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d52:	b480      	push	{r7}
 8004d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d56:	e7fe      	b.n	8004d56 <BusFault_Handler+0x4>

08004d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d5c:	e7fe      	b.n	8004d5c <UsageFault_Handler+0x4>

08004d5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d5e:	b480      	push	{r7}
 8004d60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d62:	bf00      	nop
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004d70:	4802      	ldr	r0, [pc, #8]	; (8004d7c <DMA1_Channel1_IRQHandler+0x10>)
 8004d72:	f002 ff68 	bl	8007c46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004d76:	bf00      	nop
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20001990 	.word	0x20001990

08004d80 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004d84:	4803      	ldr	r0, [pc, #12]	; (8004d94 <ADC1_2_IRQHandler+0x14>)
 8004d86:	f000 fdd9 	bl	800593c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8004d8a:	4803      	ldr	r0, [pc, #12]	; (8004d98 <ADC1_2_IRQHandler+0x18>)
 8004d8c:	f000 fdd6 	bl	800593c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004d90:	bf00      	nop
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	200018c0 	.word	0x200018c0
 8004d98:	20001928 	.word	0x20001928

08004d9c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004da0:	4802      	ldr	r0, [pc, #8]	; (8004dac <CAN1_TX_IRQHandler+0x10>)
 8004da2:	f002 fb1c 	bl	80073de <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004da6:	bf00      	nop
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	20001a50 	.word	0x20001a50

08004db0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004db4:	4802      	ldr	r0, [pc, #8]	; (8004dc0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004db6:	f007 fbf3 	bl	800c5a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004dba:	bf00      	nop
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	20003f00 	.word	0x20003f00

08004dc4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004dc8:	4802      	ldr	r0, [pc, #8]	; (8004dd4 <TIM3_IRQHandler+0x10>)
 8004dca:	f007 fbe9 	bl	800c5a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004dce:	bf00      	nop
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	20001b10 	.word	0x20001b10

08004dd8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004ddc:	4802      	ldr	r0, [pc, #8]	; (8004de8 <TIM6_DAC_IRQHandler+0x10>)
 8004dde:	f007 fbdf 	bl	800c5a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004de2:	bf00      	nop
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	20001b5c 	.word	0x20001b5c

08004dec <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004df0:	4802      	ldr	r0, [pc, #8]	; (8004dfc <DMA2_Channel1_IRQHandler+0x10>)
 8004df2:	f002 ff28 	bl	8007c46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8004df6:	bf00      	nop
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	200019f0 	.word	0x200019f0

08004e00 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004e04:	4802      	ldr	r0, [pc, #8]	; (8004e10 <OTG_FS_IRQHandler+0x10>)
 8004e06:	f003 fb82 	bl	800850e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004e0a:	bf00      	nop
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	20009118 	.word	0x20009118

08004e14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e14:	b480      	push	{r7}
 8004e16:	af00      	add	r7, sp, #0
	return 1;
 8004e18:	2301      	movs	r3, #1
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <_kill>:

int _kill(int pid, int sig)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004e2e:	f00e fcd3 	bl	80137d8 <__errno>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2216      	movs	r2, #22
 8004e36:	601a      	str	r2, [r3, #0]
	return -1;
 8004e38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3708      	adds	r7, #8
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <_exit>:

void _exit (int status)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7ff ffe7 	bl	8004e24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004e56:	e7fe      	b.n	8004e56 <_exit+0x12>

08004e58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e64:	2300      	movs	r3, #0
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	e00a      	b.n	8004e80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004e6a:	f3af 8000 	nop.w
 8004e6e:	4601      	mov	r1, r0
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	60ba      	str	r2, [r7, #8]
 8004e76:	b2ca      	uxtb	r2, r1
 8004e78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	617b      	str	r3, [r7, #20]
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	dbf0      	blt.n	8004e6a <_read+0x12>
	}

return len;
 8004e88:	687b      	ldr	r3, [r7, #4]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3718      	adds	r7, #24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b086      	sub	sp, #24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
 8004ea2:	e009      	b.n	8004eb8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	60ba      	str	r2, [r7, #8]
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	dbf1      	blt.n	8004ea4 <_write+0x12>
	}
	return len;
 8004ec0:	687b      	ldr	r3, [r7, #4]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <_close>:

int _close(int file)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
	return -1;
 8004ed2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b083      	sub	sp, #12
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ef2:	605a      	str	r2, [r3, #4]
	return 0;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr

08004f02 <_isatty>:

int _isatty(int file)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
	return 1;
 8004f0a:	2301      	movs	r3, #1
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
	return 0;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f3c:	4a14      	ldr	r2, [pc, #80]	; (8004f90 <_sbrk+0x5c>)
 8004f3e:	4b15      	ldr	r3, [pc, #84]	; (8004f94 <_sbrk+0x60>)
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f48:	4b13      	ldr	r3, [pc, #76]	; (8004f98 <_sbrk+0x64>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d102      	bne.n	8004f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f50:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <_sbrk+0x64>)
 8004f52:	4a12      	ldr	r2, [pc, #72]	; (8004f9c <_sbrk+0x68>)
 8004f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f56:	4b10      	ldr	r3, [pc, #64]	; (8004f98 <_sbrk+0x64>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d207      	bcs.n	8004f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004f64:	f00e fc38 	bl	80137d8 <__errno>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	220c      	movs	r2, #12
 8004f6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f72:	e009      	b.n	8004f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f74:	4b08      	ldr	r3, [pc, #32]	; (8004f98 <_sbrk+0x64>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f7a:	4b07      	ldr	r3, [pc, #28]	; (8004f98 <_sbrk+0x64>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4413      	add	r3, r2
 8004f82:	4a05      	ldr	r2, [pc, #20]	; (8004f98 <_sbrk+0x64>)
 8004f84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f86:	68fb      	ldr	r3, [r7, #12]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3718      	adds	r7, #24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	20050000 	.word	0x20050000
 8004f94:	00000400 	.word	0x00000400
 8004f98:	20003f4c 	.word	0x20003f4c
 8004f9c:	20009858 	.word	0x20009858

08004fa0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004fa4:	4b06      	ldr	r3, [pc, #24]	; (8004fc0 <SystemInit+0x20>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004faa:	4a05      	ldr	r2, [pc, #20]	; (8004fc0 <SystemInit+0x20>)
 8004fac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004fb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004fb4:	bf00      	nop
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	e000ed00 	.word	0xe000ed00

08004fc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004fc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ffc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004fc8:	f7ff ffea 	bl	8004fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004fcc:	480c      	ldr	r0, [pc, #48]	; (8005000 <LoopForever+0x6>)
  ldr r1, =_edata
 8004fce:	490d      	ldr	r1, [pc, #52]	; (8005004 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004fd0:	4a0d      	ldr	r2, [pc, #52]	; (8005008 <LoopForever+0xe>)
  movs r3, #0
 8004fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004fd4:	e002      	b.n	8004fdc <LoopCopyDataInit>

08004fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fda:	3304      	adds	r3, #4

08004fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004fe0:	d3f9      	bcc.n	8004fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004fe2:	4a0a      	ldr	r2, [pc, #40]	; (800500c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004fe4:	4c0a      	ldr	r4, [pc, #40]	; (8005010 <LoopForever+0x16>)
  movs r3, #0
 8004fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004fe8:	e001      	b.n	8004fee <LoopFillZerobss>

08004fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004fec:	3204      	adds	r2, #4

08004fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ff0:	d3fb      	bcc.n	8004fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ff2:	f00e fced 	bl	80139d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004ff6:	f7fe f8bb 	bl	8003170 <main>

08004ffa <LoopForever>:

LoopForever:
    b LoopForever
 8004ffa:	e7fe      	b.n	8004ffa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004ffc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005004:	2000056c 	.word	0x2000056c
  ldr r2, =_sidata
 8005008:	08017108 	.word	0x08017108
  ldr r2, =_sbss
 800500c:	2000056c 	.word	0x2000056c
  ldr r4, =_ebss
 8005010:	20009854 	.word	0x20009854

08005014 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005014:	e7fe      	b.n	8005014 <CAN1_RX0_IRQHandler>

08005016 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b082      	sub	sp, #8
 800501a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800501c:	2300      	movs	r3, #0
 800501e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005020:	2003      	movs	r0, #3
 8005022:	f002 fcb8 	bl	8007996 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005026:	200f      	movs	r0, #15
 8005028:	f7ff fe34 	bl	8004c94 <HAL_InitTick>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	71fb      	strb	r3, [r7, #7]
 8005036:	e001      	b.n	800503c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005038:	f7ff fb78 	bl	800472c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800503c:	79fb      	ldrb	r3, [r7, #7]
}
 800503e:	4618      	mov	r0, r3
 8005040:	3708      	adds	r7, #8
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
	...

08005048 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800504c:	4b06      	ldr	r3, [pc, #24]	; (8005068 <HAL_IncTick+0x20>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	461a      	mov	r2, r3
 8005052:	4b06      	ldr	r3, [pc, #24]	; (800506c <HAL_IncTick+0x24>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4413      	add	r3, r2
 8005058:	4a04      	ldr	r2, [pc, #16]	; (800506c <HAL_IncTick+0x24>)
 800505a:	6013      	str	r3, [r2, #0]
}
 800505c:	bf00      	nop
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000210 	.word	0x20000210
 800506c:	20003f50 	.word	0x20003f50

08005070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  return uwTick;
 8005074:	4b03      	ldr	r3, [pc, #12]	; (8005084 <HAL_GetTick+0x14>)
 8005076:	681b      	ldr	r3, [r3, #0]
}
 8005078:	4618      	mov	r0, r3
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	20003f50 	.word	0x20003f50

08005088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005090:	f7ff ffee 	bl	8005070 <HAL_GetTick>
 8005094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a0:	d005      	beq.n	80050ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80050a2:	4b0a      	ldr	r3, [pc, #40]	; (80050cc <HAL_Delay+0x44>)
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	461a      	mov	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	4413      	add	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050ae:	bf00      	nop
 80050b0:	f7ff ffde 	bl	8005070 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d8f7      	bhi.n	80050b0 <HAL_Delay+0x28>
  {
  }
}
 80050c0:	bf00      	nop
 80050c2:	bf00      	nop
 80050c4:	3710      	adds	r7, #16
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	20000210 	.word	0x20000210

080050d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	609a      	str	r2, [r3, #8]
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b083      	sub	sp, #12
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	431a      	orrs	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	609a      	str	r2, [r3, #8]
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800512c:	4618      	mov	r0, r3
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005138:	b480      	push	{r7}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
 8005144:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	3360      	adds	r3, #96	; 0x60
 800514a:	461a      	mov	r2, r3
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	4b08      	ldr	r3, [pc, #32]	; (800517c <LL_ADC_SetOffset+0x44>)
 800515a:	4013      	ands	r3, r2
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	430a      	orrs	r2, r1
 8005166:	4313      	orrs	r3, r2
 8005168:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005170:	bf00      	nop
 8005172:	371c      	adds	r7, #28
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	03fff000 	.word	0x03fff000

08005180 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	3360      	adds	r3, #96	; 0x60
 800518e:	461a      	mov	r2, r3
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b087      	sub	sp, #28
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	3360      	adds	r3, #96	; 0x60
 80051bc:	461a      	mov	r2, r3
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	431a      	orrs	r2, r3
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80051d6:	bf00      	nop
 80051d8:	371c      	adds	r7, #28
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b083      	sub	sp, #12
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
 80051ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	695b      	ldr	r3, [r3, #20]
 80051f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	431a      	orrs	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	615a      	str	r2, [r3, #20]
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005218:	2b00      	cmp	r3, #0
 800521a:	d101      	bne.n	8005220 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800521c:	2301      	movs	r3, #1
 800521e:	e000      	b.n	8005222 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800522e:	b480      	push	{r7}
 8005230:	b087      	sub	sp, #28
 8005232:	af00      	add	r7, sp, #0
 8005234:	60f8      	str	r0, [r7, #12]
 8005236:	60b9      	str	r1, [r7, #8]
 8005238:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	3330      	adds	r3, #48	; 0x30
 800523e:	461a      	mov	r2, r3
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	0a1b      	lsrs	r3, r3, #8
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	f003 030c 	and.w	r3, r3, #12
 800524a:	4413      	add	r3, r2
 800524c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	f003 031f 	and.w	r3, r3, #31
 8005258:	211f      	movs	r1, #31
 800525a:	fa01 f303 	lsl.w	r3, r1, r3
 800525e:	43db      	mvns	r3, r3
 8005260:	401a      	ands	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	0e9b      	lsrs	r3, r3, #26
 8005266:	f003 011f 	and.w	r1, r3, #31
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f003 031f 	and.w	r3, r3, #31
 8005270:	fa01 f303 	lsl.w	r3, r1, r3
 8005274:	431a      	orrs	r2, r3
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800527a:	bf00      	nop
 800527c:	371c      	adds	r7, #28
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005292:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800529a:	2301      	movs	r3, #1
 800529c:	e000      	b.n	80052a0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b087      	sub	sp, #28
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	3314      	adds	r3, #20
 80052bc:	461a      	mov	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	0e5b      	lsrs	r3, r3, #25
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	f003 0304 	and.w	r3, r3, #4
 80052c8:	4413      	add	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	0d1b      	lsrs	r3, r3, #20
 80052d4:	f003 031f 	and.w	r3, r3, #31
 80052d8:	2107      	movs	r1, #7
 80052da:	fa01 f303 	lsl.w	r3, r1, r3
 80052de:	43db      	mvns	r3, r3
 80052e0:	401a      	ands	r2, r3
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	0d1b      	lsrs	r3, r3, #20
 80052e6:	f003 031f 	and.w	r3, r3, #31
 80052ea:	6879      	ldr	r1, [r7, #4]
 80052ec:	fa01 f303 	lsl.w	r3, r1, r3
 80052f0:	431a      	orrs	r2, r3
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80052f6:	bf00      	nop
 80052f8:	371c      	adds	r7, #28
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
	...

08005304 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800531c:	43db      	mvns	r3, r3
 800531e:	401a      	ands	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f003 0318 	and.w	r3, r3, #24
 8005326:	4908      	ldr	r1, [pc, #32]	; (8005348 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005328:	40d9      	lsrs	r1, r3
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	400b      	ands	r3, r1
 800532e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005332:	431a      	orrs	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800533a:	bf00      	nop
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	0007ffff 	.word	0x0007ffff

0800534c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	f003 031f 	and.w	r3, r3, #31
}
 800535c:	4618      	mov	r0, r3
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005378:	4618      	mov	r0, r3
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005394:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	6093      	str	r3, [r2, #8]
}
 800539c:	bf00      	nop
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053bc:	d101      	bne.n	80053c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80053be:	2301      	movs	r3, #1
 80053c0:	e000      	b.n	80053c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80053e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005408:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800540c:	d101      	bne.n	8005412 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005430:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005434:	f043 0201 	orr.w	r2, r3, #1
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005458:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800545c:	f043 0202 	orr.w	r2, r3, #2
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <LL_ADC_IsEnabled+0x18>
 8005484:	2301      	movs	r3, #1
 8005486:	e000      	b.n	800548a <LL_ADC_IsEnabled+0x1a>
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr

08005496 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005496:	b480      	push	{r7}
 8005498:	b083      	sub	sp, #12
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d101      	bne.n	80054ae <LL_ADC_IsDisableOngoing+0x18>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e000      	b.n	80054b0 <LL_ADC_IsDisableOngoing+0x1a>
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80054cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80054d0:	f043 0204 	orr.w	r2, r3, #4
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b04      	cmp	r3, #4
 80054f6:	d101      	bne.n	80054fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr

0800550a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800550a:	b480      	push	{r7}
 800550c:	b083      	sub	sp, #12
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f003 0308 	and.w	r3, r3, #8
 800551a:	2b08      	cmp	r3, #8
 800551c:	d101      	bne.n	8005522 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800551e:	2301      	movs	r3, #1
 8005520:	e000      	b.n	8005524 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005530:	b590      	push	{r4, r7, lr}
 8005532:	b089      	sub	sp, #36	; 0x24
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005538:	2300      	movs	r3, #0
 800553a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800553c:	2300      	movs	r3, #0
 800553e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e134      	b.n	80057b4 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005554:	2b00      	cmp	r3, #0
 8005556:	d109      	bne.n	800556c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7ff f90f 	bl	800477c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4618      	mov	r0, r3
 8005572:	f7ff ff19 	bl	80053a8 <LL_ADC_IsDeepPowerDownEnabled>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d004      	beq.n	8005586 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff feff 	bl	8005384 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff ff34 	bl	80053f8 <LL_ADC_IsInternalRegulatorEnabled>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d115      	bne.n	80055c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4618      	mov	r0, r3
 800559c:	f7ff ff18 	bl	80053d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055a0:	4b86      	ldr	r3, [pc, #536]	; (80057bc <HAL_ADC_Init+0x28c>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	099b      	lsrs	r3, r3, #6
 80055a6:	4a86      	ldr	r2, [pc, #536]	; (80057c0 <HAL_ADC_Init+0x290>)
 80055a8:	fba2 2303 	umull	r2, r3, r2, r3
 80055ac:	099b      	lsrs	r3, r3, #6
 80055ae:	3301      	adds	r3, #1
 80055b0:	005b      	lsls	r3, r3, #1
 80055b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80055b4:	e002      	b.n	80055bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	3b01      	subs	r3, #1
 80055ba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1f9      	bne.n	80055b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7ff ff16 	bl	80053f8 <LL_ADC_IsInternalRegulatorEnabled>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10d      	bne.n	80055ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d6:	f043 0210 	orr.w	r2, r3, #16
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055e2:	f043 0201 	orr.w	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff ff76 	bl	80054e4 <LL_ADC_REG_IsConversionOngoing>
 80055f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fe:	f003 0310 	and.w	r3, r3, #16
 8005602:	2b00      	cmp	r3, #0
 8005604:	f040 80cd 	bne.w	80057a2 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	2b00      	cmp	r3, #0
 800560c:	f040 80c9 	bne.w	80057a2 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005614:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005618:	f043 0202 	orr.w	r2, r3, #2
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4618      	mov	r0, r3
 8005626:	f7ff ff23 	bl	8005470 <LL_ADC_IsEnabled>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d110      	bne.n	8005652 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005630:	4864      	ldr	r0, [pc, #400]	; (80057c4 <HAL_ADC_Init+0x294>)
 8005632:	f7ff ff1d 	bl	8005470 <LL_ADC_IsEnabled>
 8005636:	4604      	mov	r4, r0
 8005638:	4863      	ldr	r0, [pc, #396]	; (80057c8 <HAL_ADC_Init+0x298>)
 800563a:	f7ff ff19 	bl	8005470 <LL_ADC_IsEnabled>
 800563e:	4603      	mov	r3, r0
 8005640:	4323      	orrs	r3, r4
 8005642:	2b00      	cmp	r3, #0
 8005644:	d105      	bne.n	8005652 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	4619      	mov	r1, r3
 800564c:	485f      	ldr	r0, [pc, #380]	; (80057cc <HAL_ADC_Init+0x29c>)
 800564e:	f7ff fd3f 	bl	80050d0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	7e5b      	ldrb	r3, [r3, #25]
 8005656:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800565c:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005662:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005668:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005670:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005672:	4313      	orrs	r3, r2
 8005674:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 3020 	ldrb.w	r3, [r3, #32]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d106      	bne.n	800568e <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	3b01      	subs	r3, #1
 8005686:	045b      	lsls	r3, r3, #17
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	4313      	orrs	r3, r2
 800568c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005692:	2b00      	cmp	r3, #0
 8005694:	d009      	beq.n	80056aa <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80056a4:	69ba      	ldr	r2, [r7, #24]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68da      	ldr	r2, [r3, #12]
 80056b0:	4b47      	ldr	r3, [pc, #284]	; (80057d0 <HAL_ADC_Init+0x2a0>)
 80056b2:	4013      	ands	r3, r2
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	6812      	ldr	r2, [r2, #0]
 80056b8:	69b9      	ldr	r1, [r7, #24]
 80056ba:	430b      	orrs	r3, r1
 80056bc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7ff ff0e 	bl	80054e4 <LL_ADC_REG_IsConversionOngoing>
 80056c8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7ff ff1b 	bl	800550a <LL_ADC_INJ_IsConversionOngoing>
 80056d4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d140      	bne.n	800575e <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d13d      	bne.n	800575e <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	7e1b      	ldrb	r3, [r3, #24]
 80056ea:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80056ec:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80056f4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80056f6:	4313      	orrs	r3, r2
 80056f8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005704:	f023 0306 	bic.w	r3, r3, #6
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	6812      	ldr	r2, [r2, #0]
 800570c:	69b9      	ldr	r1, [r7, #24]
 800570e:	430b      	orrs	r3, r1
 8005710:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005718:	2b01      	cmp	r3, #1
 800571a:	d118      	bne.n	800574e <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005726:	f023 0304 	bic.w	r3, r3, #4
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005732:	4311      	orrs	r1, r2
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005738:	4311      	orrs	r1, r2
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800573e:	430a      	orrs	r2, r1
 8005740:	431a      	orrs	r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f042 0201 	orr.w	r2, r2, #1
 800574a:	611a      	str	r2, [r3, #16]
 800574c:	e007      	b.n	800575e <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	691a      	ldr	r2, [r3, #16]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f022 0201 	bic.w	r2, r2, #1
 800575c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d10c      	bne.n	8005780 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576c:	f023 010f 	bic.w	r1, r3, #15
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	69db      	ldr	r3, [r3, #28]
 8005774:	1e5a      	subs	r2, r3, #1
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	631a      	str	r2, [r3, #48]	; 0x30
 800577e:	e007      	b.n	8005790 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 020f 	bic.w	r2, r2, #15
 800578e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005794:	f023 0303 	bic.w	r3, r3, #3
 8005798:	f043 0201 	orr.w	r2, r3, #1
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	659a      	str	r2, [r3, #88]	; 0x58
 80057a0:	e007      	b.n	80057b2 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a6:	f043 0210 	orr.w	r2, r3, #16
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80057b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3724      	adds	r7, #36	; 0x24
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd90      	pop	{r4, r7, pc}
 80057bc:	20000208 	.word	0x20000208
 80057c0:	053e2d63 	.word	0x053e2d63
 80057c4:	50040000 	.word	0x50040000
 80057c8:	50040100 	.word	0x50040100
 80057cc:	50040300 	.word	0x50040300
 80057d0:	fff0c007 	.word	0xfff0c007

080057d4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80057e0:	4850      	ldr	r0, [pc, #320]	; (8005924 <HAL_ADC_Start_DMA+0x150>)
 80057e2:	f7ff fdb3 	bl	800534c <LL_ADC_GetMultimode>
 80057e6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7ff fe79 	bl	80054e4 <LL_ADC_REG_IsConversionOngoing>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f040 808e 	bne.w	8005916 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005800:	2b01      	cmp	r3, #1
 8005802:	d101      	bne.n	8005808 <HAL_ADC_Start_DMA+0x34>
 8005804:	2302      	movs	r3, #2
 8005806:	e089      	b.n	800591c <HAL_ADC_Start_DMA+0x148>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d005      	beq.n	8005822 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	2b05      	cmp	r3, #5
 800581a:	d002      	beq.n	8005822 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2b09      	cmp	r3, #9
 8005820:	d172      	bne.n	8005908 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f000 fec8 	bl	80065b8 <ADC_Enable>
 8005828:	4603      	mov	r3, r0
 800582a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800582c:	7dfb      	ldrb	r3, [r7, #23]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d165      	bne.n	80058fe <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005836:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800583a:	f023 0301 	bic.w	r3, r3, #1
 800583e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a37      	ldr	r2, [pc, #220]	; (8005928 <HAL_ADC_Start_DMA+0x154>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d002      	beq.n	8005856 <HAL_ADC_Start_DMA+0x82>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	e000      	b.n	8005858 <HAL_ADC_Start_DMA+0x84>
 8005856:	4b35      	ldr	r3, [pc, #212]	; (800592c <HAL_ADC_Start_DMA+0x158>)
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	6812      	ldr	r2, [r2, #0]
 800585c:	4293      	cmp	r3, r2
 800585e:	d002      	beq.n	8005866 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d105      	bne.n	8005872 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800586a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005876:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d006      	beq.n	800588c <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005882:	f023 0206 	bic.w	r2, r3, #6
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	65da      	str	r2, [r3, #92]	; 0x5c
 800588a:	e002      	b.n	8005892 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005896:	4a26      	ldr	r2, [pc, #152]	; (8005930 <HAL_ADC_Start_DMA+0x15c>)
 8005898:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800589e:	4a25      	ldr	r2, [pc, #148]	; (8005934 <HAL_ADC_Start_DMA+0x160>)
 80058a0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058a6:	4a24      	ldr	r2, [pc, #144]	; (8005938 <HAL_ADC_Start_DMA+0x164>)
 80058a8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	221c      	movs	r2, #28
 80058b0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685a      	ldr	r2, [r3, #4]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f042 0210 	orr.w	r2, r2, #16
 80058c8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f042 0201 	orr.w	r2, r2, #1
 80058d8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3340      	adds	r3, #64	; 0x40
 80058e4:	4619      	mov	r1, r3
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f002 f931 	bl	8007b50 <HAL_DMA_Start_IT>
 80058ee:	4603      	mov	r3, r0
 80058f0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff fde0 	bl	80054bc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80058fc:	e00d      	b.n	800591a <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      if (tmp_hal_status == HAL_OK)
 8005906:	e008      	b.n	800591a <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8005914:	e001      	b.n	800591a <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005916:	2302      	movs	r3, #2
 8005918:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800591a:	7dfb      	ldrb	r3, [r7, #23]
}
 800591c:	4618      	mov	r0, r3
 800591e:	3718      	adds	r7, #24
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	50040300 	.word	0x50040300
 8005928:	50040100 	.word	0x50040100
 800592c:	50040000 	.word	0x50040000
 8005930:	08006783 	.word	0x08006783
 8005934:	0800685b 	.word	0x0800685b
 8005938:	08006877 	.word	0x08006877

0800593c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08a      	sub	sp, #40	; 0x28
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005944:	2300      	movs	r3, #0
 8005946:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005958:	4882      	ldr	r0, [pc, #520]	; (8005b64 <HAL_ADC_IRQHandler+0x228>)
 800595a:	f7ff fcf7 	bl	800534c <LL_ADC_GetMultimode>
 800595e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b00      	cmp	r3, #0
 8005968:	d017      	beq.n	800599a <HAL_ADC_IRQHandler+0x5e>
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d012      	beq.n	800599a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005978:	f003 0310 	and.w	r3, r3, #16
 800597c:	2b00      	cmp	r3, #0
 800597e:	d105      	bne.n	800598c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005984:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f001 f867 	bl	8006a60 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	2202      	movs	r2, #2
 8005998:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	f003 0304 	and.w	r3, r3, #4
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d004      	beq.n	80059ae <HAL_ADC_IRQHandler+0x72>
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10a      	bne.n	80059c4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 8083 	beq.w	8005ac0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	f003 0308 	and.w	r3, r3, #8
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d07d      	beq.n	8005ac0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c8:	f003 0310 	and.w	r3, r3, #16
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d105      	bne.n	80059dc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4618      	mov	r0, r3
 80059e2:	f7ff fc11 	bl	8005208 <LL_ADC_REG_IsTriggerSourceSWStart>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d062      	beq.n	8005ab2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a5d      	ldr	r2, [pc, #372]	; (8005b68 <HAL_ADC_IRQHandler+0x22c>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d002      	beq.n	80059fc <HAL_ADC_IRQHandler+0xc0>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	e000      	b.n	80059fe <HAL_ADC_IRQHandler+0xc2>
 80059fc:	4b5b      	ldr	r3, [pc, #364]	; (8005b6c <HAL_ADC_IRQHandler+0x230>)
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	6812      	ldr	r2, [r2, #0]
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d008      	beq.n	8005a18 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d005      	beq.n	8005a18 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	2b05      	cmp	r3, #5
 8005a10:	d002      	beq.n	8005a18 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	2b09      	cmp	r3, #9
 8005a16:	d104      	bne.n	8005a22 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	623b      	str	r3, [r7, #32]
 8005a20:	e00c      	b.n	8005a3c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a50      	ldr	r2, [pc, #320]	; (8005b68 <HAL_ADC_IRQHandler+0x22c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d002      	beq.n	8005a32 <HAL_ADC_IRQHandler+0xf6>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	e000      	b.n	8005a34 <HAL_ADC_IRQHandler+0xf8>
 8005a32:	4b4e      	ldr	r3, [pc, #312]	; (8005b6c <HAL_ADC_IRQHandler+0x230>)
 8005a34:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d135      	bne.n	8005ab2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0308 	and.w	r3, r3, #8
 8005a50:	2b08      	cmp	r3, #8
 8005a52:	d12e      	bne.n	8005ab2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff fd43 	bl	80054e4 <LL_ADC_REG_IsConversionOngoing>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d11a      	bne.n	8005a9a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685a      	ldr	r2, [r3, #4]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 020c 	bic.w	r2, r2, #12
 8005a72:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	659a      	str	r2, [r3, #88]	; 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d112      	bne.n	8005ab2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a90:	f043 0201 	orr.w	r2, r3, #1
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	659a      	str	r2, [r3, #88]	; 0x58
 8005a98:	e00b      	b.n	8005ab2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a9e:	f043 0210 	orr.w	r2, r3, #16
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aaa:	f043 0201 	orr.w	r2, r3, #1
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f95c 	bl	8005d70 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	220c      	movs	r2, #12
 8005abe:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	f003 0320 	and.w	r3, r3, #32
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d004      	beq.n	8005ad4 <HAL_ADC_IRQHandler+0x198>
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	f003 0320 	and.w	r3, r3, #32
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d10b      	bne.n	8005aec <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	f000 809f 	beq.w	8005c1e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f000 8099 	beq.w	8005c1e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005af0:	f003 0310 	and.w	r3, r3, #16
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d105      	bne.n	8005b04 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005afc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7ff fbbc 	bl	8005286 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005b0e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7ff fb77 	bl	8005208 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005b1a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a11      	ldr	r2, [pc, #68]	; (8005b68 <HAL_ADC_IRQHandler+0x22c>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d002      	beq.n	8005b2c <HAL_ADC_IRQHandler+0x1f0>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	e000      	b.n	8005b2e <HAL_ADC_IRQHandler+0x1f2>
 8005b2c:	4b0f      	ldr	r3, [pc, #60]	; (8005b6c <HAL_ADC_IRQHandler+0x230>)
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	6812      	ldr	r2, [r2, #0]
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d008      	beq.n	8005b48 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d005      	beq.n	8005b48 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	2b06      	cmp	r3, #6
 8005b40:	d002      	beq.n	8005b48 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2b07      	cmp	r3, #7
 8005b46:	d104      	bne.n	8005b52 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	623b      	str	r3, [r7, #32]
 8005b50:	e013      	b.n	8005b7a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a04      	ldr	r2, [pc, #16]	; (8005b68 <HAL_ADC_IRQHandler+0x22c>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d009      	beq.n	8005b70 <HAL_ADC_IRQHandler+0x234>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	e007      	b.n	8005b72 <HAL_ADC_IRQHandler+0x236>
 8005b62:	bf00      	nop
 8005b64:	50040300 	.word	0x50040300
 8005b68:	50040100 	.word	0x50040100
 8005b6c:	50040000 	.word	0x50040000
 8005b70:	4b7d      	ldr	r3, [pc, #500]	; (8005d68 <HAL_ADC_IRQHandler+0x42c>)
 8005b72:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d047      	beq.n	8005c10 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d007      	beq.n	8005b9a <HAL_ADC_IRQHandler+0x25e>
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d03f      	beq.n	8005c10 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005b90:	6a3b      	ldr	r3, [r7, #32]
 8005b92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d13a      	bne.n	8005c10 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba4:	2b40      	cmp	r3, #64	; 0x40
 8005ba6:	d133      	bne.n	8005c10 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d12e      	bne.n	8005c10 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7ff fca7 	bl	800550a <LL_ADC_INJ_IsConversionOngoing>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d11a      	bne.n	8005bf8 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	685a      	ldr	r2, [r3, #4]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005bd0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	659a      	str	r2, [r3, #88]	; 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d112      	bne.n	8005c10 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bee:	f043 0201 	orr.w	r2, r3, #1
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	659a      	str	r2, [r3, #88]	; 0x58
 8005bf6:	e00b      	b.n	8005c10 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bfc:	f043 0210 	orr.w	r2, r3, #16
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	659a      	str	r2, [r3, #88]	; 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c08:	f043 0201 	orr.w	r2, r3, #1
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	65da      	str	r2, [r3, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 fefd 	bl	8006a10 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2260      	movs	r2, #96	; 0x60
 8005c1c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d011      	beq.n	8005c4c <HAL_ADC_IRQHandler+0x310>
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00c      	beq.n	8005c4c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c36:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f8aa 	bl	8005d98 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2280      	movs	r2, #128	; 0x80
 8005c4a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d012      	beq.n	8005c7c <HAL_ADC_IRQHandler+0x340>
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00d      	beq.n	8005c7c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c64:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 fee3 	bl	8006a38 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c7a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d012      	beq.n	8005cac <HAL_ADC_IRQHandler+0x370>
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00d      	beq.n	8005cac <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f000 fed5 	bl	8006a4c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005caa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	f003 0310 	and.w	r3, r3, #16
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d036      	beq.n	8005d24 <HAL_ADC_IRQHandler+0x3e8>
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	f003 0310 	and.w	r3, r3, #16
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d031      	beq.n	8005d24 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d102      	bne.n	8005cce <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	627b      	str	r3, [r7, #36]	; 0x24
 8005ccc:	e014      	b.n	8005cf8 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d008      	beq.n	8005ce6 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005cd4:	4825      	ldr	r0, [pc, #148]	; (8005d6c <HAL_ADC_IRQHandler+0x430>)
 8005cd6:	f7ff fb47 	bl	8005368 <LL_ADC_GetMultiDMATransfer>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00b      	beq.n	8005cf8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ce4:	e008      	b.n	8005cf8 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d001      	beq.n	8005cf8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d10e      	bne.n	8005d1c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d02:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d0e:	f043 0202 	orr.w	r2, r3, #2
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f848 	bl	8005dac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2210      	movs	r2, #16
 8005d22:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d018      	beq.n	8005d60 <HAL_ADC_IRQHandler+0x424>
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d013      	beq.n	8005d60 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d3c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d48:	f043 0208 	orr.w	r2, r3, #8
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d58:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 fe62 	bl	8006a24 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005d60:	bf00      	nop
 8005d62:	3728      	adds	r7, #40	; 0x28
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	50040000 	.word	0x50040000
 8005d6c:	50040300 	.word	0x50040300

08005d70 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b0b6      	sub	sp, #216	; 0xd8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d101      	bne.n	8005de2 <HAL_ADC_ConfigChannel+0x22>
 8005dde:	2302      	movs	r3, #2
 8005de0:	e3d5      	b.n	800658e <HAL_ADC_ConfigChannel+0x7ce>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7ff fb78 	bl	80054e4 <LL_ADC_REG_IsConversionOngoing>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f040 83ba 	bne.w	8006570 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	2b05      	cmp	r3, #5
 8005e02:	d824      	bhi.n	8005e4e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	3b02      	subs	r3, #2
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d81b      	bhi.n	8005e46 <HAL_ADC_ConfigChannel+0x86>
 8005e0e:	a201      	add	r2, pc, #4	; (adr r2, 8005e14 <HAL_ADC_ConfigChannel+0x54>)
 8005e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e14:	08005e25 	.word	0x08005e25
 8005e18:	08005e2d 	.word	0x08005e2d
 8005e1c:	08005e35 	.word	0x08005e35
 8005e20:	08005e3d 	.word	0x08005e3d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	220c      	movs	r2, #12
 8005e28:	605a      	str	r2, [r3, #4]
          break;
 8005e2a:	e011      	b.n	8005e50 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	2212      	movs	r2, #18
 8005e30:	605a      	str	r2, [r3, #4]
          break;
 8005e32:	e00d      	b.n	8005e50 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2218      	movs	r2, #24
 8005e38:	605a      	str	r2, [r3, #4]
          break;
 8005e3a:	e009      	b.n	8005e50 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e42:	605a      	str	r2, [r3, #4]
          break;
 8005e44:	e004      	b.n	8005e50 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	2206      	movs	r2, #6
 8005e4a:	605a      	str	r2, [r3, #4]
          break;
 8005e4c:	e000      	b.n	8005e50 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8005e4e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6818      	ldr	r0, [r3, #0]
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	6859      	ldr	r1, [r3, #4]
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	f7ff f9e6 	bl	800522e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7ff fb3c 	bl	80054e4 <LL_ADC_REG_IsConversionOngoing>
 8005e6c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7ff fb48 	bl	800550a <LL_ADC_INJ_IsConversionOngoing>
 8005e7a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e7e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f040 81c1 	bne.w	800620a <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f040 81bc 	bne.w	800620a <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e9a:	d10f      	bne.n	8005ebc <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	f7ff fa00 	bl	80052ac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7ff f994 	bl	80051e2 <LL_ADC_SetSamplingTimeCommonConfig>
 8005eba:	e00e      	b.n	8005eda <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6818      	ldr	r0, [r3, #0]
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	6819      	ldr	r1, [r3, #0]
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	461a      	mov	r2, r3
 8005eca:	f7ff f9ef 	bl	80052ac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f7ff f984 	bl	80051e2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	695a      	ldr	r2, [r3, #20]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	08db      	lsrs	r3, r3, #3
 8005ee6:	f003 0303 	and.w	r3, r3, #3
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	691b      	ldr	r3, [r3, #16]
 8005ef8:	2b04      	cmp	r3, #4
 8005efa:	d00a      	beq.n	8005f12 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	6919      	ldr	r1, [r3, #16]
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005f0c:	f7ff f914 	bl	8005138 <LL_ADC_SetOffset>
 8005f10:	e17b      	b.n	800620a <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2100      	movs	r1, #0
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f7ff f931 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d10a      	bne.n	8005f3e <HAL_ADC_ConfigChannel+0x17e>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7ff f926 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8005f34:	4603      	mov	r3, r0
 8005f36:	0e9b      	lsrs	r3, r3, #26
 8005f38:	f003 021f 	and.w	r2, r3, #31
 8005f3c:	e01e      	b.n	8005f7c <HAL_ADC_ConfigChannel+0x1bc>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2100      	movs	r1, #0
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7ff f91b 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f50:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005f54:	fa93 f3a3 	rbit	r3, r3
 8005f58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005f5c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005f60:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005f64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8005f6c:	2320      	movs	r3, #32
 8005f6e:	e004      	b.n	8005f7a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8005f70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005f74:	fab3 f383 	clz	r3, r3
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d105      	bne.n	8005f94 <HAL_ADC_ConfigChannel+0x1d4>
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	0e9b      	lsrs	r3, r3, #26
 8005f8e:	f003 031f 	and.w	r3, r3, #31
 8005f92:	e018      	b.n	8005fc6 <HAL_ADC_ConfigChannel+0x206>
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005fa0:	fa93 f3a3 	rbit	r3, r3
 8005fa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005fa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005fac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005fb0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8005fb8:	2320      	movs	r3, #32
 8005fba:	e004      	b.n	8005fc6 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8005fbc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005fc0:	fab3 f383 	clz	r3, r3
 8005fc4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d106      	bne.n	8005fd8 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff f8ea 	bl	80051ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2101      	movs	r1, #1
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7ff f8ce 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10a      	bne.n	8006004 <HAL_ADC_ConfigChannel+0x244>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2101      	movs	r1, #1
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7ff f8c3 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	0e9b      	lsrs	r3, r3, #26
 8005ffe:	f003 021f 	and.w	r2, r3, #31
 8006002:	e01e      	b.n	8006042 <HAL_ADC_ConfigChannel+0x282>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2101      	movs	r1, #1
 800600a:	4618      	mov	r0, r3
 800600c:	f7ff f8b8 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8006010:	4603      	mov	r3, r0
 8006012:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006016:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800601a:	fa93 f3a3 	rbit	r3, r3
 800601e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8006022:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006026:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800602a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800602e:	2b00      	cmp	r3, #0
 8006030:	d101      	bne.n	8006036 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8006032:	2320      	movs	r3, #32
 8006034:	e004      	b.n	8006040 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8006036:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800603a:	fab3 f383 	clz	r3, r3
 800603e:	b2db      	uxtb	r3, r3
 8006040:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800604a:	2b00      	cmp	r3, #0
 800604c:	d105      	bne.n	800605a <HAL_ADC_ConfigChannel+0x29a>
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	0e9b      	lsrs	r3, r3, #26
 8006054:	f003 031f 	and.w	r3, r3, #31
 8006058:	e018      	b.n	800608c <HAL_ADC_ConfigChannel+0x2cc>
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006062:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006066:	fa93 f3a3 	rbit	r3, r3
 800606a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800606e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006072:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006076:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800607e:	2320      	movs	r3, #32
 8006080:	e004      	b.n	800608c <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8006082:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006086:	fab3 f383 	clz	r3, r3
 800608a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800608c:	429a      	cmp	r2, r3
 800608e:	d106      	bne.n	800609e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2200      	movs	r2, #0
 8006096:	2101      	movs	r1, #1
 8006098:	4618      	mov	r0, r3
 800609a:	f7ff f887 	bl	80051ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2102      	movs	r1, #2
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7ff f86b 	bl	8005180 <LL_ADC_GetOffsetChannel>
 80060aa:	4603      	mov	r3, r0
 80060ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d10a      	bne.n	80060ca <HAL_ADC_ConfigChannel+0x30a>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2102      	movs	r1, #2
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7ff f860 	bl	8005180 <LL_ADC_GetOffsetChannel>
 80060c0:	4603      	mov	r3, r0
 80060c2:	0e9b      	lsrs	r3, r3, #26
 80060c4:	f003 021f 	and.w	r2, r3, #31
 80060c8:	e01e      	b.n	8006108 <HAL_ADC_ConfigChannel+0x348>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2102      	movs	r1, #2
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7ff f855 	bl	8005180 <LL_ADC_GetOffsetChannel>
 80060d6:	4603      	mov	r3, r0
 80060d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80060e0:	fa93 f3a3 	rbit	r3, r3
 80060e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80060e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80060ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80060f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d101      	bne.n	80060fc <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80060f8:	2320      	movs	r3, #32
 80060fa:	e004      	b.n	8006106 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80060fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006100:	fab3 f383 	clz	r3, r3
 8006104:	b2db      	uxtb	r3, r3
 8006106:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006110:	2b00      	cmp	r3, #0
 8006112:	d105      	bne.n	8006120 <HAL_ADC_ConfigChannel+0x360>
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	0e9b      	lsrs	r3, r3, #26
 800611a:	f003 031f 	and.w	r3, r3, #31
 800611e:	e016      	b.n	800614e <HAL_ADC_ConfigChannel+0x38e>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006128:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800612c:	fa93 f3a3 	rbit	r3, r3
 8006130:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006132:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006134:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006138:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800613c:	2b00      	cmp	r3, #0
 800613e:	d101      	bne.n	8006144 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8006140:	2320      	movs	r3, #32
 8006142:	e004      	b.n	800614e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8006144:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006148:	fab3 f383 	clz	r3, r3
 800614c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800614e:	429a      	cmp	r2, r3
 8006150:	d106      	bne.n	8006160 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2200      	movs	r2, #0
 8006158:	2102      	movs	r1, #2
 800615a:	4618      	mov	r0, r3
 800615c:	f7ff f826 	bl	80051ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2103      	movs	r1, #3
 8006166:	4618      	mov	r0, r3
 8006168:	f7ff f80a 	bl	8005180 <LL_ADC_GetOffsetChannel>
 800616c:	4603      	mov	r3, r0
 800616e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006172:	2b00      	cmp	r3, #0
 8006174:	d10a      	bne.n	800618c <HAL_ADC_ConfigChannel+0x3cc>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2103      	movs	r1, #3
 800617c:	4618      	mov	r0, r3
 800617e:	f7fe ffff 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8006182:	4603      	mov	r3, r0
 8006184:	0e9b      	lsrs	r3, r3, #26
 8006186:	f003 021f 	and.w	r2, r3, #31
 800618a:	e017      	b.n	80061bc <HAL_ADC_ConfigChannel+0x3fc>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2103      	movs	r1, #3
 8006192:	4618      	mov	r0, r3
 8006194:	f7fe fff4 	bl	8005180 <LL_ADC_GetOffsetChannel>
 8006198:	4603      	mov	r3, r0
 800619a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800619c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800619e:	fa93 f3a3 	rbit	r3, r3
 80061a2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80061a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061a6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80061a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80061ae:	2320      	movs	r3, #32
 80061b0:	e003      	b.n	80061ba <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80061b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061b4:	fab3 f383 	clz	r3, r3
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d105      	bne.n	80061d4 <HAL_ADC_ConfigChannel+0x414>
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	0e9b      	lsrs	r3, r3, #26
 80061ce:	f003 031f 	and.w	r3, r3, #31
 80061d2:	e011      	b.n	80061f8 <HAL_ADC_ConfigChannel+0x438>
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061dc:	fa93 f3a3 	rbit	r3, r3
 80061e0:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80061e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80061e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80061ec:	2320      	movs	r3, #32
 80061ee:	e003      	b.n	80061f8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80061f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061f2:	fab3 f383 	clz	r3, r3
 80061f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d106      	bne.n	800620a <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2200      	movs	r2, #0
 8006202:	2103      	movs	r1, #3
 8006204:	4618      	mov	r0, r3
 8006206:	f7fe ffd1 	bl	80051ac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4618      	mov	r0, r3
 8006210:	f7ff f92e 	bl	8005470 <LL_ADC_IsEnabled>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	f040 8140 	bne.w	800649c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6818      	ldr	r0, [r3, #0]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	6819      	ldr	r1, [r3, #0]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	461a      	mov	r2, r3
 800622a:	f7ff f86b 	bl	8005304 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	4a8f      	ldr	r2, [pc, #572]	; (8006470 <HAL_ADC_ConfigChannel+0x6b0>)
 8006234:	4293      	cmp	r3, r2
 8006236:	f040 8131 	bne.w	800649c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10b      	bne.n	8006262 <HAL_ADC_ConfigChannel+0x4a2>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	0e9b      	lsrs	r3, r3, #26
 8006250:	3301      	adds	r3, #1
 8006252:	f003 031f 	and.w	r3, r3, #31
 8006256:	2b09      	cmp	r3, #9
 8006258:	bf94      	ite	ls
 800625a:	2301      	movls	r3, #1
 800625c:	2300      	movhi	r3, #0
 800625e:	b2db      	uxtb	r3, r3
 8006260:	e019      	b.n	8006296 <HAL_ADC_ConfigChannel+0x4d6>
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006268:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800626a:	fa93 f3a3 	rbit	r3, r3
 800626e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006270:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006272:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006274:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800627a:	2320      	movs	r3, #32
 800627c:	e003      	b.n	8006286 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800627e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006280:	fab3 f383 	clz	r3, r3
 8006284:	b2db      	uxtb	r3, r3
 8006286:	3301      	adds	r3, #1
 8006288:	f003 031f 	and.w	r3, r3, #31
 800628c:	2b09      	cmp	r3, #9
 800628e:	bf94      	ite	ls
 8006290:	2301      	movls	r3, #1
 8006292:	2300      	movhi	r3, #0
 8006294:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006296:	2b00      	cmp	r3, #0
 8006298:	d079      	beq.n	800638e <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d107      	bne.n	80062b6 <HAL_ADC_ConfigChannel+0x4f6>
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	0e9b      	lsrs	r3, r3, #26
 80062ac:	3301      	adds	r3, #1
 80062ae:	069b      	lsls	r3, r3, #26
 80062b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80062b4:	e015      	b.n	80062e2 <HAL_ADC_ConfigChannel+0x522>
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062be:	fa93 f3a3 	rbit	r3, r3
 80062c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80062c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062c6:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80062c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d101      	bne.n	80062d2 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80062ce:	2320      	movs	r3, #32
 80062d0:	e003      	b.n	80062da <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80062d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062d4:	fab3 f383 	clz	r3, r3
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	3301      	adds	r3, #1
 80062dc:	069b      	lsls	r3, r3, #26
 80062de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d109      	bne.n	8006302 <HAL_ADC_ConfigChannel+0x542>
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	0e9b      	lsrs	r3, r3, #26
 80062f4:	3301      	adds	r3, #1
 80062f6:	f003 031f 	and.w	r3, r3, #31
 80062fa:	2101      	movs	r1, #1
 80062fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006300:	e017      	b.n	8006332 <HAL_ADC_ConfigChannel+0x572>
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800630a:	fa93 f3a3 	rbit	r3, r3
 800630e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006310:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006312:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006314:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800631a:	2320      	movs	r3, #32
 800631c:	e003      	b.n	8006326 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800631e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006320:	fab3 f383 	clz	r3, r3
 8006324:	b2db      	uxtb	r3, r3
 8006326:	3301      	adds	r3, #1
 8006328:	f003 031f 	and.w	r3, r3, #31
 800632c:	2101      	movs	r1, #1
 800632e:	fa01 f303 	lsl.w	r3, r1, r3
 8006332:	ea42 0103 	orr.w	r1, r2, r3
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10a      	bne.n	8006358 <HAL_ADC_ConfigChannel+0x598>
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	0e9b      	lsrs	r3, r3, #26
 8006348:	3301      	adds	r3, #1
 800634a:	f003 021f 	and.w	r2, r3, #31
 800634e:	4613      	mov	r3, r2
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	4413      	add	r3, r2
 8006354:	051b      	lsls	r3, r3, #20
 8006356:	e018      	b.n	800638a <HAL_ADC_ConfigChannel+0x5ca>
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800635e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006360:	fa93 f3a3 	rbit	r3, r3
 8006364:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006368:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800636a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800636c:	2b00      	cmp	r3, #0
 800636e:	d101      	bne.n	8006374 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8006370:	2320      	movs	r3, #32
 8006372:	e003      	b.n	800637c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8006374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006376:	fab3 f383 	clz	r3, r3
 800637a:	b2db      	uxtb	r3, r3
 800637c:	3301      	adds	r3, #1
 800637e:	f003 021f 	and.w	r2, r3, #31
 8006382:	4613      	mov	r3, r2
 8006384:	005b      	lsls	r3, r3, #1
 8006386:	4413      	add	r3, r2
 8006388:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800638a:	430b      	orrs	r3, r1
 800638c:	e081      	b.n	8006492 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006396:	2b00      	cmp	r3, #0
 8006398:	d107      	bne.n	80063aa <HAL_ADC_ConfigChannel+0x5ea>
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	0e9b      	lsrs	r3, r3, #26
 80063a0:	3301      	adds	r3, #1
 80063a2:	069b      	lsls	r3, r3, #26
 80063a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063a8:	e015      	b.n	80063d6 <HAL_ADC_ConfigChannel+0x616>
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b2:	fa93 f3a3 	rbit	r3, r3
 80063b6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80063b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ba:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80063bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80063c2:	2320      	movs	r3, #32
 80063c4:	e003      	b.n	80063ce <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80063c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c8:	fab3 f383 	clz	r3, r3
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	3301      	adds	r3, #1
 80063d0:	069b      	lsls	r3, r3, #26
 80063d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d109      	bne.n	80063f6 <HAL_ADC_ConfigChannel+0x636>
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	0e9b      	lsrs	r3, r3, #26
 80063e8:	3301      	adds	r3, #1
 80063ea:	f003 031f 	and.w	r3, r3, #31
 80063ee:	2101      	movs	r1, #1
 80063f0:	fa01 f303 	lsl.w	r3, r1, r3
 80063f4:	e017      	b.n	8006426 <HAL_ADC_ConfigChannel+0x666>
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	fa93 f3a3 	rbit	r3, r3
 8006402:	61fb      	str	r3, [r7, #28]
  return result;
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800640e:	2320      	movs	r3, #32
 8006410:	e003      	b.n	800641a <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8006412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006414:	fab3 f383 	clz	r3, r3
 8006418:	b2db      	uxtb	r3, r3
 800641a:	3301      	adds	r3, #1
 800641c:	f003 031f 	and.w	r3, r3, #31
 8006420:	2101      	movs	r1, #1
 8006422:	fa01 f303 	lsl.w	r3, r1, r3
 8006426:	ea42 0103 	orr.w	r1, r2, r3
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10d      	bne.n	8006452 <HAL_ADC_ConfigChannel+0x692>
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	0e9b      	lsrs	r3, r3, #26
 800643c:	3301      	adds	r3, #1
 800643e:	f003 021f 	and.w	r2, r3, #31
 8006442:	4613      	mov	r3, r2
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	4413      	add	r3, r2
 8006448:	3b1e      	subs	r3, #30
 800644a:	051b      	lsls	r3, r3, #20
 800644c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006450:	e01e      	b.n	8006490 <HAL_ADC_ConfigChannel+0x6d0>
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	fa93 f3a3 	rbit	r3, r3
 800645e:	613b      	str	r3, [r7, #16]
  return result;
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d104      	bne.n	8006474 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800646a:	2320      	movs	r3, #32
 800646c:	e006      	b.n	800647c <HAL_ADC_ConfigChannel+0x6bc>
 800646e:	bf00      	nop
 8006470:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	fab3 f383 	clz	r3, r3
 800647a:	b2db      	uxtb	r3, r3
 800647c:	3301      	adds	r3, #1
 800647e:	f003 021f 	and.w	r2, r3, #31
 8006482:	4613      	mov	r3, r2
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	4413      	add	r3, r2
 8006488:	3b1e      	subs	r3, #30
 800648a:	051b      	lsls	r3, r3, #20
 800648c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006490:	430b      	orrs	r3, r1
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	6892      	ldr	r2, [r2, #8]
 8006496:	4619      	mov	r1, r3
 8006498:	f7fe ff08 	bl	80052ac <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	4b3d      	ldr	r3, [pc, #244]	; (8006598 <HAL_ADC_ConfigChannel+0x7d8>)
 80064a2:	4013      	ands	r3, r2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d06c      	beq.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064a8:	483c      	ldr	r0, [pc, #240]	; (800659c <HAL_ADC_ConfigChannel+0x7dc>)
 80064aa:	f7fe fe37 	bl	800511c <LL_ADC_GetCommonPathInternalCh>
 80064ae:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a3a      	ldr	r2, [pc, #232]	; (80065a0 <HAL_ADC_ConfigChannel+0x7e0>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d127      	bne.n	800650c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80064bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d121      	bne.n	800650c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a35      	ldr	r2, [pc, #212]	; (80065a4 <HAL_ADC_ConfigChannel+0x7e4>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d157      	bne.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064d6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80064da:	4619      	mov	r1, r3
 80064dc:	482f      	ldr	r0, [pc, #188]	; (800659c <HAL_ADC_ConfigChannel+0x7dc>)
 80064de:	f7fe fe0a 	bl	80050f6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80064e2:	4b31      	ldr	r3, [pc, #196]	; (80065a8 <HAL_ADC_ConfigChannel+0x7e8>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	099b      	lsrs	r3, r3, #6
 80064e8:	4a30      	ldr	r2, [pc, #192]	; (80065ac <HAL_ADC_ConfigChannel+0x7ec>)
 80064ea:	fba2 2303 	umull	r2, r3, r2, r3
 80064ee:	099b      	lsrs	r3, r3, #6
 80064f0:	1c5a      	adds	r2, r3, #1
 80064f2:	4613      	mov	r3, r2
 80064f4:	005b      	lsls	r3, r3, #1
 80064f6:	4413      	add	r3, r2
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80064fc:	e002      	b.n	8006504 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3b01      	subs	r3, #1
 8006502:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1f9      	bne.n	80064fe <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800650a:	e03a      	b.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a27      	ldr	r2, [pc, #156]	; (80065b0 <HAL_ADC_ConfigChannel+0x7f0>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d113      	bne.n	800653e <HAL_ADC_ConfigChannel+0x77e>
 8006516:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800651a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10d      	bne.n	800653e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a1f      	ldr	r2, [pc, #124]	; (80065a4 <HAL_ADC_ConfigChannel+0x7e4>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d12a      	bne.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800652c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006530:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006534:	4619      	mov	r1, r3
 8006536:	4819      	ldr	r0, [pc, #100]	; (800659c <HAL_ADC_ConfigChannel+0x7dc>)
 8006538:	f7fe fddd 	bl	80050f6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800653c:	e021      	b.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a1c      	ldr	r2, [pc, #112]	; (80065b4 <HAL_ADC_ConfigChannel+0x7f4>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d11c      	bne.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006548:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800654c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d116      	bne.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a12      	ldr	r2, [pc, #72]	; (80065a4 <HAL_ADC_ConfigChannel+0x7e4>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d111      	bne.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800655e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006562:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006566:	4619      	mov	r1, r3
 8006568:	480c      	ldr	r0, [pc, #48]	; (800659c <HAL_ADC_ConfigChannel+0x7dc>)
 800656a:	f7fe fdc4 	bl	80050f6 <LL_ADC_SetCommonPathInternalCh>
 800656e:	e008      	b.n	8006582 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006574:	f043 0220 	orr.w	r2, r3, #32
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800658a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800658e:	4618      	mov	r0, r3
 8006590:	37d8      	adds	r7, #216	; 0xd8
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	80080000 	.word	0x80080000
 800659c:	50040300 	.word	0x50040300
 80065a0:	c7520000 	.word	0xc7520000
 80065a4:	50040000 	.word	0x50040000
 80065a8:	20000208 	.word	0x20000208
 80065ac:	053e2d63 	.word	0x053e2d63
 80065b0:	cb840000 	.word	0xcb840000
 80065b4:	80000001 	.word	0x80000001

080065b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80065c0:	2300      	movs	r3, #0
 80065c2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7fe ff51 	bl	8005470 <LL_ADC_IsEnabled>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d169      	bne.n	80066a8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689a      	ldr	r2, [r3, #8]
 80065da:	4b36      	ldr	r3, [pc, #216]	; (80066b4 <ADC_Enable+0xfc>)
 80065dc:	4013      	ands	r3, r2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00d      	beq.n	80065fe <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065e6:	f043 0210 	orr.w	r2, r3, #16
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065f2:	f043 0201 	orr.w	r2, r3, #1
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e055      	b.n	80066aa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4618      	mov	r0, r3
 8006604:	f7fe ff0c 	bl	8005420 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006608:	482b      	ldr	r0, [pc, #172]	; (80066b8 <ADC_Enable+0x100>)
 800660a:	f7fe fd87 	bl	800511c <LL_ADC_GetCommonPathInternalCh>
 800660e:	4603      	mov	r3, r0
 8006610:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006614:	2b00      	cmp	r3, #0
 8006616:	d013      	beq.n	8006640 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006618:	4b28      	ldr	r3, [pc, #160]	; (80066bc <ADC_Enable+0x104>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	099b      	lsrs	r3, r3, #6
 800661e:	4a28      	ldr	r2, [pc, #160]	; (80066c0 <ADC_Enable+0x108>)
 8006620:	fba2 2303 	umull	r2, r3, r2, r3
 8006624:	099b      	lsrs	r3, r3, #6
 8006626:	1c5a      	adds	r2, r3, #1
 8006628:	4613      	mov	r3, r2
 800662a:	005b      	lsls	r3, r3, #1
 800662c:	4413      	add	r3, r2
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8006632:	e002      	b.n	800663a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	3b01      	subs	r3, #1
 8006638:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1f9      	bne.n	8006634 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006640:	f7fe fd16 	bl	8005070 <HAL_GetTick>
 8006644:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006646:	e028      	b.n	800669a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4618      	mov	r0, r3
 800664e:	f7fe ff0f 	bl	8005470 <LL_ADC_IsEnabled>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d104      	bne.n	8006662 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4618      	mov	r0, r3
 800665e:	f7fe fedf 	bl	8005420 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006662:	f7fe fd05 	bl	8005070 <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	2b02      	cmp	r3, #2
 800666e:	d914      	bls.n	800669a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b01      	cmp	r3, #1
 800667c:	d00d      	beq.n	800669a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006682:	f043 0210 	orr.w	r2, r3, #16
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800668e:	f043 0201 	orr.w	r2, r3, #1
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e007      	b.n	80066aa <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d1cf      	bne.n	8006648 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	8000003f 	.word	0x8000003f
 80066b8:	50040300 	.word	0x50040300
 80066bc:	20000208 	.word	0x20000208
 80066c0:	053e2d63 	.word	0x053e2d63

080066c4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7fe fee0 	bl	8005496 <LL_ADC_IsDisableOngoing>
 80066d6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fe fec7 	bl	8005470 <LL_ADC_IsEnabled>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d047      	beq.n	8006778 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d144      	bne.n	8006778 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f003 030d 	and.w	r3, r3, #13
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d10c      	bne.n	8006716 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4618      	mov	r0, r3
 8006702:	f7fe fea1 	bl	8005448 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2203      	movs	r2, #3
 800670c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800670e:	f7fe fcaf 	bl	8005070 <HAL_GetTick>
 8006712:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006714:	e029      	b.n	800676a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800671a:	f043 0210 	orr.w	r2, r3, #16
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006726:	f043 0201 	orr.w	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e023      	b.n	800677a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006732:	f7fe fc9d 	bl	8005070 <HAL_GetTick>
 8006736:	4602      	mov	r2, r0
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	2b02      	cmp	r3, #2
 800673e:	d914      	bls.n	800676a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00d      	beq.n	800676a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006752:	f043 0210 	orr.w	r2, r3, #16
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800675e:	f043 0201 	orr.w	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e007      	b.n	800677a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1dc      	bne.n	8006732 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3710      	adds	r7, #16
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b084      	sub	sp, #16
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006794:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006798:	2b00      	cmp	r3, #0
 800679a:	d14b      	bne.n	8006834 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0308 	and.w	r3, r3, #8
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d021      	beq.n	80067fa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7fe fd24 	bl	8005208 <LL_ADC_REG_IsTriggerSourceSWStart>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d032      	beq.n	800682c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d12b      	bne.n	800682c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d11f      	bne.n	800682c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f0:	f043 0201 	orr.w	r2, r3, #1
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	659a      	str	r2, [r3, #88]	; 0x58
 80067f8:	e018      	b.n	800682c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	f003 0302 	and.w	r3, r3, #2
 8006804:	2b00      	cmp	r3, #0
 8006806:	d111      	bne.n	800682c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800680c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006818:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800681c:	2b00      	cmp	r3, #0
 800681e:	d105      	bne.n	800682c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006824:	f043 0201 	orr.w	r2, r3, #1
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800682c:	68f8      	ldr	r0, [r7, #12]
 800682e:	f7ff fa9f 	bl	8005d70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006832:	e00e      	b.n	8006852 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006838:	f003 0310 	and.w	r3, r3, #16
 800683c:	2b00      	cmp	r3, #0
 800683e:	d003      	beq.n	8006848 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f7ff fab3 	bl	8005dac <HAL_ADC_ErrorCallback>
}
 8006846:	e004      	b.n	8006852 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800684c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	4798      	blx	r3
}
 8006852:	bf00      	nop
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}

0800685a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800685a:	b580      	push	{r7, lr}
 800685c:	b084      	sub	sp, #16
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006866:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f7ff fa8b 	bl	8005d84 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800686e:	bf00      	nop
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	b084      	sub	sp, #16
 800687a:	af00      	add	r7, sp, #0
 800687c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006882:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006888:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006894:	f043 0204 	orr.w	r2, r3, #4
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800689c:	68f8      	ldr	r0, [r7, #12]
 800689e:	f7ff fa85 	bl	8005dac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068a2:	bf00      	nop
 80068a4:	3710      	adds	r7, #16
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <LL_ADC_IsEnabled>:
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d101      	bne.n	80068c2 <LL_ADC_IsEnabled+0x18>
 80068be:	2301      	movs	r3, #1
 80068c0:	e000      	b.n	80068c4 <LL_ADC_IsEnabled+0x1a>
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	370c      	adds	r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <LL_ADC_StartCalibration>:
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80068e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80068e6:	683a      	ldr	r2, [r7, #0]
 80068e8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80068ec:	4313      	orrs	r3, r2
 80068ee:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	609a      	str	r2, [r3, #8]
}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <LL_ADC_IsCalibrationOnGoing>:
{
 8006902:	b480      	push	{r7}
 8006904:	b083      	sub	sp, #12
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006912:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006916:	d101      	bne.n	800691c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006918:	2301      	movs	r3, #1
 800691a:	e000      	b.n	800691e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <LL_ADC_REG_IsConversionOngoing>:
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	f003 0304 	and.w	r3, r3, #4
 800693a:	2b04      	cmp	r3, #4
 800693c:	d101      	bne.n	8006942 <LL_ADC_REG_IsConversionOngoing+0x18>
 800693e:	2301      	movs	r3, #1
 8006940:	e000      	b.n	8006944 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr

08006950 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800695a:	2300      	movs	r3, #0
 800695c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006964:	2b01      	cmp	r3, #1
 8006966:	d101      	bne.n	800696c <HAL_ADCEx_Calibration_Start+0x1c>
 8006968:	2302      	movs	r3, #2
 800696a:	e04d      	b.n	8006a08 <HAL_ADCEx_Calibration_Start+0xb8>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f7ff fea5 	bl	80066c4 <ADC_Disable>
 800697a:	4603      	mov	r3, r0
 800697c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800697e:	7bfb      	ldrb	r3, [r7, #15]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d136      	bne.n	80069f2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006988:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800698c:	f023 0302 	bic.w	r3, r3, #2
 8006990:	f043 0202 	orr.w	r2, r3, #2
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6839      	ldr	r1, [r7, #0]
 800699e:	4618      	mov	r0, r3
 80069a0:	f7ff ff96 	bl	80068d0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80069a4:	e014      	b.n	80069d0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	3301      	adds	r3, #1
 80069aa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80069b2:	d30d      	bcc.n	80069d0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069b8:	f023 0312 	bic.w	r3, r3, #18
 80069bc:	f043 0210 	orr.w	r2, r3, #16
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e01b      	b.n	8006a08 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7ff ff94 	bl	8006902 <LL_ADC_IsCalibrationOnGoing>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1e2      	bne.n	80069a6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e4:	f023 0303 	bic.w	r3, r3, #3
 80069e8:	f043 0201 	orr.w	r2, r3, #1
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	659a      	str	r2, [r3, #88]	; 0x58
 80069f0:	e005      	b.n	80069fe <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069f6:	f043 0210 	orr.w	r2, r3, #16
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006a74:	b590      	push	{r4, r7, lr}
 8006a76:	b0a1      	sub	sp, #132	; 0x84
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d101      	bne.n	8006a92 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006a8e:	2302      	movs	r3, #2
 8006a90:	e089      	b.n	8006ba6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a42      	ldr	r2, [pc, #264]	; (8006bb0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d102      	bne.n	8006ab2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006aac:	4b41      	ldr	r3, [pc, #260]	; (8006bb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006aae:	60fb      	str	r3, [r7, #12]
 8006ab0:	e001      	b.n	8006ab6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d10b      	bne.n	8006ad4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ac0:	f043 0220 	orr.w	r2, r3, #32
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e068      	b.n	8006ba6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7ff ff27 	bl	800692a <LL_ADC_REG_IsConversionOngoing>
 8006adc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff ff21 	bl	800692a <LL_ADC_REG_IsConversionOngoing>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d14a      	bne.n	8006b84 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006aee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d147      	bne.n	8006b84 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006af4:	4b30      	ldr	r3, [pc, #192]	; (8006bb8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8006af6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d027      	beq.n	8006b50 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006b00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	6859      	ldr	r1, [r3, #4]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b12:	035b      	lsls	r3, r3, #13
 8006b14:	430b      	orrs	r3, r1
 8006b16:	431a      	orrs	r2, r3
 8006b18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b1a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b1c:	4824      	ldr	r0, [pc, #144]	; (8006bb0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006b1e:	f7ff fec4 	bl	80068aa <LL_ADC_IsEnabled>
 8006b22:	4604      	mov	r4, r0
 8006b24:	4823      	ldr	r0, [pc, #140]	; (8006bb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006b26:	f7ff fec0 	bl	80068aa <LL_ADC_IsEnabled>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	4323      	orrs	r3, r4
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d132      	bne.n	8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006b32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006b3a:	f023 030f 	bic.w	r3, r3, #15
 8006b3e:	683a      	ldr	r2, [r7, #0]
 8006b40:	6811      	ldr	r1, [r2, #0]
 8006b42:	683a      	ldr	r2, [r7, #0]
 8006b44:	6892      	ldr	r2, [r2, #8]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b4c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b4e:	e023      	b.n	8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006b50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b5a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b5c:	4814      	ldr	r0, [pc, #80]	; (8006bb0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006b5e:	f7ff fea4 	bl	80068aa <LL_ADC_IsEnabled>
 8006b62:	4604      	mov	r4, r0
 8006b64:	4813      	ldr	r0, [pc, #76]	; (8006bb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006b66:	f7ff fea0 	bl	80068aa <LL_ADC_IsEnabled>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	4323      	orrs	r3, r4
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d112      	bne.n	8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006b72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006b7a:	f023 030f 	bic.w	r3, r3, #15
 8006b7e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006b80:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b82:	e009      	b.n	8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b88:	f043 0220 	orr.w	r2, r3, #32
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006b96:	e000      	b.n	8006b9a <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b98:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006ba2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3784      	adds	r7, #132	; 0x84
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd90      	pop	{r4, r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	50040000 	.word	0x50040000
 8006bb4:	50040100 	.word	0x50040100
 8006bb8:	50040300 	.word	0x50040300

08006bbc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e0ed      	b.n	8006daa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d102      	bne.n	8006be0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7fd ff26 	bl	8004a2c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f042 0201 	orr.w	r2, r2, #1
 8006bee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006bf0:	f7fe fa3e 	bl	8005070 <HAL_GetTick>
 8006bf4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006bf6:	e012      	b.n	8006c1e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006bf8:	f7fe fa3a 	bl	8005070 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	2b0a      	cmp	r3, #10
 8006c04:	d90b      	bls.n	8006c1e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2205      	movs	r2, #5
 8006c16:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e0c5      	b.n	8006daa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f003 0301 	and.w	r3, r3, #1
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d0e5      	beq.n	8006bf8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f022 0202 	bic.w	r2, r2, #2
 8006c3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c3c:	f7fe fa18 	bl	8005070 <HAL_GetTick>
 8006c40:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006c42:	e012      	b.n	8006c6a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006c44:	f7fe fa14 	bl	8005070 <HAL_GetTick>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	1ad3      	subs	r3, r2, r3
 8006c4e:	2b0a      	cmp	r3, #10
 8006c50:	d90b      	bls.n	8006c6a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c56:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2205      	movs	r2, #5
 8006c62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e09f      	b.n	8006daa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1e5      	bne.n	8006c44 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	7e1b      	ldrb	r3, [r3, #24]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d108      	bne.n	8006c92 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c8e:	601a      	str	r2, [r3, #0]
 8006c90:	e007      	b.n	8006ca2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ca0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	7e5b      	ldrb	r3, [r3, #25]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d108      	bne.n	8006cbc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cb8:	601a      	str	r2, [r3, #0]
 8006cba:	e007      	b.n	8006ccc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	7e9b      	ldrb	r3, [r3, #26]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d108      	bne.n	8006ce6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f042 0220 	orr.w	r2, r2, #32
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	e007      	b.n	8006cf6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 0220 	bic.w	r2, r2, #32
 8006cf4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	7edb      	ldrb	r3, [r3, #27]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d108      	bne.n	8006d10 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0210 	bic.w	r2, r2, #16
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	e007      	b.n	8006d20 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f042 0210 	orr.w	r2, r2, #16
 8006d1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	7f1b      	ldrb	r3, [r3, #28]
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d108      	bne.n	8006d3a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f042 0208 	orr.w	r2, r2, #8
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	e007      	b.n	8006d4a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f022 0208 	bic.w	r2, r2, #8
 8006d48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	7f5b      	ldrb	r3, [r3, #29]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d108      	bne.n	8006d64 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f042 0204 	orr.w	r2, r2, #4
 8006d60:	601a      	str	r2, [r3, #0]
 8006d62:	e007      	b.n	8006d74 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 0204 	bic.w	r2, r2, #4
 8006d72:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	431a      	orrs	r2, r3
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	431a      	orrs	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	ea42 0103 	orr.w	r1, r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	1e5a      	subs	r2, r3, #1
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	430a      	orrs	r2, r1
 8006d98:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3710      	adds	r7, #16
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8006db2:	b480      	push	{r7}
 8006db4:	b087      	sub	sp, #28
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
 8006dba:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006dc8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006dca:	7cfb      	ldrb	r3, [r7, #19]
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d003      	beq.n	8006dd8 <HAL_CAN_ConfigFilter+0x26>
 8006dd0:	7cfb      	ldrb	r3, [r7, #19]
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	f040 80aa 	bne.w	8006f2c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006dde:	f043 0201 	orr.w	r2, r3, #1
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	f003 031f 	and.w	r3, r3, #31
 8006df0:	2201      	movs	r2, #1
 8006df2:	fa02 f303 	lsl.w	r3, r2, r3
 8006df6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	43db      	mvns	r3, r3
 8006e02:	401a      	ands	r2, r3
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	69db      	ldr	r3, [r3, #28]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d123      	bne.n	8006e5a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	43db      	mvns	r3, r3
 8006e1c:	401a      	ands	r2, r3
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e30:	683a      	ldr	r2, [r7, #0]
 8006e32:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006e34:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	3248      	adds	r2, #72	; 0x48
 8006e3a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e4e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e50:	6979      	ldr	r1, [r7, #20]
 8006e52:	3348      	adds	r3, #72	; 0x48
 8006e54:	00db      	lsls	r3, r3, #3
 8006e56:	440b      	add	r3, r1
 8006e58:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	69db      	ldr	r3, [r3, #28]
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d122      	bne.n	8006ea8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e7e:	683a      	ldr	r2, [r7, #0]
 8006e80:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006e82:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	3248      	adds	r2, #72	; 0x48
 8006e88:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e9c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e9e:	6979      	ldr	r1, [r7, #20]
 8006ea0:	3348      	adds	r3, #72	; 0x48
 8006ea2:	00db      	lsls	r3, r3, #3
 8006ea4:	440b      	add	r3, r1
 8006ea6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d109      	bne.n	8006ec4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	43db      	mvns	r3, r3
 8006eba:	401a      	ands	r2, r3
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006ec2:	e007      	b.n	8006ed4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	431a      	orrs	r2, r3
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d109      	bne.n	8006ef0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	43db      	mvns	r3, r3
 8006ee6:	401a      	ands	r2, r3
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006eee:	e007      	b.n	8006f00 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	431a      	orrs	r2, r3
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d107      	bne.n	8006f18 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	431a      	orrs	r2, r3
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f1e:	f023 0201 	bic.w	r2, r3, #1
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e006      	b.n	8006f3a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f30:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
  }
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	371c      	adds	r7, #28
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b084      	sub	sp, #16
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d12e      	bne.n	8006fb8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2202      	movs	r2, #2
 8006f5e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f022 0201 	bic.w	r2, r2, #1
 8006f70:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f72:	f7fe f87d 	bl	8005070 <HAL_GetTick>
 8006f76:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006f78:	e012      	b.n	8006fa0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006f7a:	f7fe f879 	bl	8005070 <HAL_GetTick>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	2b0a      	cmp	r3, #10
 8006f86:	d90b      	bls.n	8006fa0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f8c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2205      	movs	r2, #5
 8006f98:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e012      	b.n	8006fc6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1e5      	bne.n	8006f7a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	e006      	b.n	8006fc6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
  }
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006fce:	b480      	push	{r7}
 8006fd0:	b089      	sub	sp, #36	; 0x24
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	60f8      	str	r0, [r7, #12]
 8006fd6:	60b9      	str	r1, [r7, #8]
 8006fd8:	607a      	str	r2, [r7, #4]
 8006fda:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006fe2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006fec:	7ffb      	ldrb	r3, [r7, #31]
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d003      	beq.n	8006ffa <HAL_CAN_AddTxMessage+0x2c>
 8006ff2:	7ffb      	ldrb	r3, [r7, #31]
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	f040 80ad 	bne.w	8007154 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007000:	2b00      	cmp	r3, #0
 8007002:	d10a      	bne.n	800701a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007004:	69bb      	ldr	r3, [r7, #24]
 8007006:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800700a:	2b00      	cmp	r3, #0
 800700c:	d105      	bne.n	800701a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007014:	2b00      	cmp	r3, #0
 8007016:	f000 8095 	beq.w	8007144 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	0e1b      	lsrs	r3, r3, #24
 800701e:	f003 0303 	and.w	r3, r3, #3
 8007022:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007024:	2201      	movs	r2, #1
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	409a      	lsls	r2, r3
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d10d      	bne.n	8007052 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007040:	68f9      	ldr	r1, [r7, #12]
 8007042:	6809      	ldr	r1, [r1, #0]
 8007044:	431a      	orrs	r2, r3
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	3318      	adds	r3, #24
 800704a:	011b      	lsls	r3, r3, #4
 800704c:	440b      	add	r3, r1
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	e00f      	b.n	8007072 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800705c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007062:	68f9      	ldr	r1, [r7, #12]
 8007064:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8007066:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	3318      	adds	r3, #24
 800706c:	011b      	lsls	r3, r3, #4
 800706e:	440b      	add	r3, r1
 8007070:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6819      	ldr	r1, [r3, #0]
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	691a      	ldr	r2, [r3, #16]
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	3318      	adds	r3, #24
 800707e:	011b      	lsls	r3, r3, #4
 8007080:	440b      	add	r3, r1
 8007082:	3304      	adds	r3, #4
 8007084:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	7d1b      	ldrb	r3, [r3, #20]
 800708a:	2b01      	cmp	r3, #1
 800708c:	d111      	bne.n	80070b2 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	3318      	adds	r3, #24
 8007096:	011b      	lsls	r3, r3, #4
 8007098:	4413      	add	r3, r2
 800709a:	3304      	adds	r3, #4
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	6811      	ldr	r1, [r2, #0]
 80070a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	3318      	adds	r3, #24
 80070aa:	011b      	lsls	r3, r3, #4
 80070ac:	440b      	add	r3, r1
 80070ae:	3304      	adds	r3, #4
 80070b0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	3307      	adds	r3, #7
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	061a      	lsls	r2, r3, #24
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	3306      	adds	r3, #6
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	041b      	lsls	r3, r3, #16
 80070c2:	431a      	orrs	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	3305      	adds	r3, #5
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	021b      	lsls	r3, r3, #8
 80070cc:	4313      	orrs	r3, r2
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	3204      	adds	r2, #4
 80070d2:	7812      	ldrb	r2, [r2, #0]
 80070d4:	4610      	mov	r0, r2
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	6811      	ldr	r1, [r2, #0]
 80070da:	ea43 0200 	orr.w	r2, r3, r0
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	011b      	lsls	r3, r3, #4
 80070e2:	440b      	add	r3, r1
 80070e4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80070e8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	3303      	adds	r3, #3
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	061a      	lsls	r2, r3, #24
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	3302      	adds	r3, #2
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	041b      	lsls	r3, r3, #16
 80070fa:	431a      	orrs	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	3301      	adds	r3, #1
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	021b      	lsls	r3, r3, #8
 8007104:	4313      	orrs	r3, r2
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	7812      	ldrb	r2, [r2, #0]
 800710a:	4610      	mov	r0, r2
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	6811      	ldr	r1, [r2, #0]
 8007110:	ea43 0200 	orr.w	r2, r3, r0
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	440b      	add	r3, r1
 800711a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800711e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	3318      	adds	r3, #24
 8007128:	011b      	lsls	r3, r3, #4
 800712a:	4413      	add	r3, r2
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	6811      	ldr	r1, [r2, #0]
 8007132:	f043 0201 	orr.w	r2, r3, #1
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	3318      	adds	r3, #24
 800713a:	011b      	lsls	r3, r3, #4
 800713c:	440b      	add	r3, r1
 800713e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007140:	2300      	movs	r3, #0
 8007142:	e00e      	b.n	8007162 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007148:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e006      	b.n	8007162 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007158:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
  }
}
 8007162:	4618      	mov	r0, r3
 8007164:	3724      	adds	r7, #36	; 0x24
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr

0800716e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800716e:	b480      	push	{r7}
 8007170:	b087      	sub	sp, #28
 8007172:	af00      	add	r7, sp, #0
 8007174:	60f8      	str	r0, [r7, #12]
 8007176:	60b9      	str	r1, [r7, #8]
 8007178:	607a      	str	r2, [r7, #4]
 800717a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007182:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007184:	7dfb      	ldrb	r3, [r7, #23]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d003      	beq.n	8007192 <HAL_CAN_GetRxMessage+0x24>
 800718a:	7dfb      	ldrb	r3, [r7, #23]
 800718c:	2b02      	cmp	r3, #2
 800718e:	f040 80f3 	bne.w	8007378 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d10e      	bne.n	80071b6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d116      	bne.n	80071d4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071aa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e0e7      	b.n	8007386 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	f003 0303 	and.w	r3, r3, #3
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d107      	bne.n	80071d4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e0d8      	b.n	8007386 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	331b      	adds	r3, #27
 80071dc:	011b      	lsls	r3, r3, #4
 80071de:	4413      	add	r3, r2
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0204 	and.w	r2, r3, #4
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10c      	bne.n	800720c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	331b      	adds	r3, #27
 80071fa:	011b      	lsls	r3, r3, #4
 80071fc:	4413      	add	r3, r2
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	0d5b      	lsrs	r3, r3, #21
 8007202:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	601a      	str	r2, [r3, #0]
 800720a:	e00b      	b.n	8007224 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	331b      	adds	r3, #27
 8007214:	011b      	lsls	r3, r3, #4
 8007216:	4413      	add	r3, r2
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	08db      	lsrs	r3, r3, #3
 800721c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	331b      	adds	r3, #27
 800722c:	011b      	lsls	r3, r3, #4
 800722e:	4413      	add	r3, r2
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 0202 	and.w	r2, r3, #2
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	331b      	adds	r3, #27
 8007242:	011b      	lsls	r3, r3, #4
 8007244:	4413      	add	r3, r2
 8007246:	3304      	adds	r3, #4
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 020f 	and.w	r2, r3, #15
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	331b      	adds	r3, #27
 800725a:	011b      	lsls	r3, r3, #4
 800725c:	4413      	add	r3, r2
 800725e:	3304      	adds	r3, #4
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	0a1b      	lsrs	r3, r3, #8
 8007264:	b2da      	uxtb	r2, r3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	331b      	adds	r3, #27
 8007272:	011b      	lsls	r3, r3, #4
 8007274:	4413      	add	r3, r2
 8007276:	3304      	adds	r3, #4
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	0c1b      	lsrs	r3, r3, #16
 800727c:	b29a      	uxth	r2, r3
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	011b      	lsls	r3, r3, #4
 800728a:	4413      	add	r3, r2
 800728c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	b2da      	uxtb	r2, r3
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	011b      	lsls	r3, r3, #4
 80072a0:	4413      	add	r3, r2
 80072a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	0a1a      	lsrs	r2, r3, #8
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	3301      	adds	r3, #1
 80072ae:	b2d2      	uxtb	r2, r2
 80072b0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	011b      	lsls	r3, r3, #4
 80072ba:	4413      	add	r3, r2
 80072bc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	0c1a      	lsrs	r2, r3, #16
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	3302      	adds	r3, #2
 80072c8:	b2d2      	uxtb	r2, r2
 80072ca:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	011b      	lsls	r3, r3, #4
 80072d4:	4413      	add	r3, r2
 80072d6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	0e1a      	lsrs	r2, r3, #24
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	3303      	adds	r3, #3
 80072e2:	b2d2      	uxtb	r2, r2
 80072e4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	011b      	lsls	r3, r3, #4
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	3304      	adds	r3, #4
 80072fa:	b2d2      	uxtb	r2, r2
 80072fc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	011b      	lsls	r3, r3, #4
 8007306:	4413      	add	r3, r2
 8007308:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	0a1a      	lsrs	r2, r3, #8
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	3305      	adds	r3, #5
 8007314:	b2d2      	uxtb	r2, r2
 8007316:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	011b      	lsls	r3, r3, #4
 8007320:	4413      	add	r3, r2
 8007322:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	0c1a      	lsrs	r2, r3, #16
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	3306      	adds	r3, #6
 800732e:	b2d2      	uxtb	r2, r2
 8007330:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	011b      	lsls	r3, r3, #4
 800733a:	4413      	add	r3, r2
 800733c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	0e1a      	lsrs	r2, r3, #24
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	3307      	adds	r3, #7
 8007348:	b2d2      	uxtb	r2, r2
 800734a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d108      	bne.n	8007364 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68da      	ldr	r2, [r3, #12]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f042 0220 	orr.w	r2, r2, #32
 8007360:	60da      	str	r2, [r3, #12]
 8007362:	e007      	b.n	8007374 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	691a      	ldr	r2, [r3, #16]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f042 0220 	orr.w	r2, r2, #32
 8007372:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007374:	2300      	movs	r3, #0
 8007376:	e006      	b.n	8007386 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
  }
}
 8007386:	4618      	mov	r0, r3
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8007392:	b480      	push	{r7}
 8007394:	b085      	sub	sp, #20
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
 800739a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073a2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d002      	beq.n	80073b0 <HAL_CAN_ActivateNotification+0x1e>
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d109      	bne.n	80073c4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6959      	ldr	r1, [r3, #20]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	683a      	ldr	r2, [r7, #0]
 80073bc:	430a      	orrs	r2, r1
 80073be:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80073c0:	2300      	movs	r3, #0
 80073c2:	e006      	b.n	80073d2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
  }
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3714      	adds	r7, #20
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80073de:	b580      	push	{r7, lr}
 80073e0:	b08a      	sub	sp, #40	; 0x28
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80073e6:	2300      	movs	r3, #0
 80073e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800741a:	6a3b      	ldr	r3, [r7, #32]
 800741c:	f003 0301 	and.w	r3, r3, #1
 8007420:	2b00      	cmp	r3, #0
 8007422:	d07c      	beq.n	800751e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b00      	cmp	r3, #0
 800742c:	d023      	beq.n	8007476 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2201      	movs	r2, #1
 8007434:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	f003 0302 	and.w	r3, r3, #2
 800743c:	2b00      	cmp	r3, #0
 800743e:	d003      	beq.n	8007448 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 f983 	bl	800774c <HAL_CAN_TxMailbox0CompleteCallback>
 8007446:	e016      	b.n	8007476 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007448:	69bb      	ldr	r3, [r7, #24]
 800744a:	f003 0304 	and.w	r3, r3, #4
 800744e:	2b00      	cmp	r3, #0
 8007450:	d004      	beq.n	800745c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007454:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007458:	627b      	str	r3, [r7, #36]	; 0x24
 800745a:	e00c      	b.n	8007476 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800745c:	69bb      	ldr	r3, [r7, #24]
 800745e:	f003 0308 	and.w	r3, r3, #8
 8007462:	2b00      	cmp	r3, #0
 8007464:	d004      	beq.n	8007470 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8007466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007468:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800746c:	627b      	str	r3, [r7, #36]	; 0x24
 800746e:	e002      	b.n	8007476 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f000 f989 	bl	8007788 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800747c:	2b00      	cmp	r3, #0
 800747e:	d024      	beq.n	80074ca <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007488:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007490:	2b00      	cmp	r3, #0
 8007492:	d003      	beq.n	800749c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 f963 	bl	8007760 <HAL_CAN_TxMailbox1CompleteCallback>
 800749a:	e016      	b.n	80074ca <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d004      	beq.n	80074b0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80074a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80074ac:	627b      	str	r3, [r7, #36]	; 0x24
 80074ae:	e00c      	b.n	80074ca <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d004      	beq.n	80074c4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80074c0:	627b      	str	r3, [r7, #36]	; 0x24
 80074c2:	e002      	b.n	80074ca <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f969 	bl	800779c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80074ca:	69bb      	ldr	r3, [r7, #24]
 80074cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d024      	beq.n	800751e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80074dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d003      	beq.n	80074f0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 f943 	bl	8007774 <HAL_CAN_TxMailbox2CompleteCallback>
 80074ee:	e016      	b.n	800751e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d004      	beq.n	8007504 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80074fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007500:	627b      	str	r3, [r7, #36]	; 0x24
 8007502:	e00c      	b.n	800751e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d004      	beq.n	8007518 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800750e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007514:	627b      	str	r3, [r7, #36]	; 0x24
 8007516:	e002      	b.n	800751e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f949 	bl	80077b0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	f003 0308 	and.w	r3, r3, #8
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00c      	beq.n	8007542 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	f003 0310 	and.w	r3, r3, #16
 800752e:	2b00      	cmp	r3, #0
 8007530:	d007      	beq.n	8007542 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007534:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007538:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2210      	movs	r2, #16
 8007540:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	f003 0304 	and.w	r3, r3, #4
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00b      	beq.n	8007564 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	f003 0308 	and.w	r3, r3, #8
 8007552:	2b00      	cmp	r3, #0
 8007554:	d006      	beq.n	8007564 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2208      	movs	r2, #8
 800755c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f930 	bl	80077c4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d009      	beq.n	8007582 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f003 0303 	and.w	r3, r3, #3
 8007578:	2b00      	cmp	r3, #0
 800757a:	d002      	beq.n	8007582 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f7f9 fe55 	bl	800122c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00c      	beq.n	80075a6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	f003 0310 	and.w	r3, r3, #16
 8007592:	2b00      	cmp	r3, #0
 8007594:	d007      	beq.n	80075a6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007598:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800759c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2210      	movs	r2, #16
 80075a4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80075a6:	6a3b      	ldr	r3, [r7, #32]
 80075a8:	f003 0320 	and.w	r3, r3, #32
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00b      	beq.n	80075c8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	f003 0308 	and.w	r3, r3, #8
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d006      	beq.n	80075c8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	2208      	movs	r2, #8
 80075c0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f912 	bl	80077ec <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80075c8:	6a3b      	ldr	r3, [r7, #32]
 80075ca:	f003 0310 	and.w	r3, r3, #16
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d009      	beq.n	80075e6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	f003 0303 	and.w	r3, r3, #3
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d002      	beq.n	80075e6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 f8f9 	bl	80077d8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80075e6:	6a3b      	ldr	r3, [r7, #32]
 80075e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00b      	beq.n	8007608 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80075f0:	69fb      	ldr	r3, [r7, #28]
 80075f2:	f003 0310 	and.w	r3, r3, #16
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d006      	beq.n	8007608 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2210      	movs	r2, #16
 8007600:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f8fc 	bl	8007800 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007608:	6a3b      	ldr	r3, [r7, #32]
 800760a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00b      	beq.n	800762a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	f003 0308 	and.w	r3, r3, #8
 8007618:	2b00      	cmp	r3, #0
 800761a:	d006      	beq.n	800762a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2208      	movs	r2, #8
 8007622:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 f8f5 	bl	8007814 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d07b      	beq.n	800772c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	f003 0304 	and.w	r3, r3, #4
 800763a:	2b00      	cmp	r3, #0
 800763c:	d072      	beq.n	8007724 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800763e:	6a3b      	ldr	r3, [r7, #32]
 8007640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007644:	2b00      	cmp	r3, #0
 8007646:	d008      	beq.n	800765a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800764e:	2b00      	cmp	r3, #0
 8007650:	d003      	beq.n	800765a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007654:	f043 0301 	orr.w	r3, r3, #1
 8007658:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800765a:	6a3b      	ldr	r3, [r7, #32]
 800765c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007660:	2b00      	cmp	r3, #0
 8007662:	d008      	beq.n	8007676 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800766a:	2b00      	cmp	r3, #0
 800766c:	d003      	beq.n	8007676 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007670:	f043 0302 	orr.w	r3, r3, #2
 8007674:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007676:	6a3b      	ldr	r3, [r7, #32]
 8007678:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800767c:	2b00      	cmp	r3, #0
 800767e:	d008      	beq.n	8007692 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007686:	2b00      	cmp	r3, #0
 8007688:	d003      	beq.n	8007692 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800768a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768c:	f043 0304 	orr.w	r3, r3, #4
 8007690:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007692:	6a3b      	ldr	r3, [r7, #32]
 8007694:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007698:	2b00      	cmp	r3, #0
 800769a:	d043      	beq.n	8007724 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d03e      	beq.n	8007724 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80076ac:	2b60      	cmp	r3, #96	; 0x60
 80076ae:	d02b      	beq.n	8007708 <HAL_CAN_IRQHandler+0x32a>
 80076b0:	2b60      	cmp	r3, #96	; 0x60
 80076b2:	d82e      	bhi.n	8007712 <HAL_CAN_IRQHandler+0x334>
 80076b4:	2b50      	cmp	r3, #80	; 0x50
 80076b6:	d022      	beq.n	80076fe <HAL_CAN_IRQHandler+0x320>
 80076b8:	2b50      	cmp	r3, #80	; 0x50
 80076ba:	d82a      	bhi.n	8007712 <HAL_CAN_IRQHandler+0x334>
 80076bc:	2b40      	cmp	r3, #64	; 0x40
 80076be:	d019      	beq.n	80076f4 <HAL_CAN_IRQHandler+0x316>
 80076c0:	2b40      	cmp	r3, #64	; 0x40
 80076c2:	d826      	bhi.n	8007712 <HAL_CAN_IRQHandler+0x334>
 80076c4:	2b30      	cmp	r3, #48	; 0x30
 80076c6:	d010      	beq.n	80076ea <HAL_CAN_IRQHandler+0x30c>
 80076c8:	2b30      	cmp	r3, #48	; 0x30
 80076ca:	d822      	bhi.n	8007712 <HAL_CAN_IRQHandler+0x334>
 80076cc:	2b10      	cmp	r3, #16
 80076ce:	d002      	beq.n	80076d6 <HAL_CAN_IRQHandler+0x2f8>
 80076d0:	2b20      	cmp	r3, #32
 80076d2:	d005      	beq.n	80076e0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80076d4:	e01d      	b.n	8007712 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	f043 0308 	orr.w	r3, r3, #8
 80076dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80076de:	e019      	b.n	8007714 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80076e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e2:	f043 0310 	orr.w	r3, r3, #16
 80076e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80076e8:	e014      	b.n	8007714 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80076ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ec:	f043 0320 	orr.w	r3, r3, #32
 80076f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80076f2:	e00f      	b.n	8007714 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80076f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80076fc:	e00a      	b.n	8007714 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80076fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007704:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007706:	e005      	b.n	8007714 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800770e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007710:	e000      	b.n	8007714 <HAL_CAN_IRQHandler+0x336>
            break;
 8007712:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	699a      	ldr	r2, [r3, #24]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007722:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2204      	movs	r2, #4
 800772a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	2b00      	cmp	r3, #0
 8007730:	d008      	beq.n	8007744 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	431a      	orrs	r2, r3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f872 	bl	8007828 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007744:	bf00      	nop
 8007746:	3728      	adds	r7, #40	; 0x28
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8007754:	bf00      	nop
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800777c:	bf00      	nop
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800781c:	bf00      	nop
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007830:	bf00      	nop
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f003 0307 	and.w	r3, r3, #7
 800784a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800784c:	4b0c      	ldr	r3, [pc, #48]	; (8007880 <__NVIC_SetPriorityGrouping+0x44>)
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007858:	4013      	ands	r3, r2
 800785a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800786c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800786e:	4a04      	ldr	r2, [pc, #16]	; (8007880 <__NVIC_SetPriorityGrouping+0x44>)
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	60d3      	str	r3, [r2, #12]
}
 8007874:	bf00      	nop
 8007876:	3714      	adds	r7, #20
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr
 8007880:	e000ed00 	.word	0xe000ed00

08007884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007884:	b480      	push	{r7}
 8007886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007888:	4b04      	ldr	r3, [pc, #16]	; (800789c <__NVIC_GetPriorityGrouping+0x18>)
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	0a1b      	lsrs	r3, r3, #8
 800788e:	f003 0307 	and.w	r3, r3, #7
}
 8007892:	4618      	mov	r0, r3
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr
 800789c:	e000ed00 	.word	0xe000ed00

080078a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	4603      	mov	r3, r0
 80078a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	db0b      	blt.n	80078ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80078b2:	79fb      	ldrb	r3, [r7, #7]
 80078b4:	f003 021f 	and.w	r2, r3, #31
 80078b8:	4907      	ldr	r1, [pc, #28]	; (80078d8 <__NVIC_EnableIRQ+0x38>)
 80078ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078be:	095b      	lsrs	r3, r3, #5
 80078c0:	2001      	movs	r0, #1
 80078c2:	fa00 f202 	lsl.w	r2, r0, r2
 80078c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80078ca:	bf00      	nop
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr
 80078d6:	bf00      	nop
 80078d8:	e000e100 	.word	0xe000e100

080078dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80078dc:	b480      	push	{r7}
 80078de:	b083      	sub	sp, #12
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	4603      	mov	r3, r0
 80078e4:	6039      	str	r1, [r7, #0]
 80078e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	db0a      	blt.n	8007906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	b2da      	uxtb	r2, r3
 80078f4:	490c      	ldr	r1, [pc, #48]	; (8007928 <__NVIC_SetPriority+0x4c>)
 80078f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078fa:	0112      	lsls	r2, r2, #4
 80078fc:	b2d2      	uxtb	r2, r2
 80078fe:	440b      	add	r3, r1
 8007900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007904:	e00a      	b.n	800791c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	b2da      	uxtb	r2, r3
 800790a:	4908      	ldr	r1, [pc, #32]	; (800792c <__NVIC_SetPriority+0x50>)
 800790c:	79fb      	ldrb	r3, [r7, #7]
 800790e:	f003 030f 	and.w	r3, r3, #15
 8007912:	3b04      	subs	r3, #4
 8007914:	0112      	lsls	r2, r2, #4
 8007916:	b2d2      	uxtb	r2, r2
 8007918:	440b      	add	r3, r1
 800791a:	761a      	strb	r2, [r3, #24]
}
 800791c:	bf00      	nop
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr
 8007928:	e000e100 	.word	0xe000e100
 800792c:	e000ed00 	.word	0xe000ed00

08007930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007930:	b480      	push	{r7}
 8007932:	b089      	sub	sp, #36	; 0x24
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f003 0307 	and.w	r3, r3, #7
 8007942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007944:	69fb      	ldr	r3, [r7, #28]
 8007946:	f1c3 0307 	rsb	r3, r3, #7
 800794a:	2b04      	cmp	r3, #4
 800794c:	bf28      	it	cs
 800794e:	2304      	movcs	r3, #4
 8007950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	3304      	adds	r3, #4
 8007956:	2b06      	cmp	r3, #6
 8007958:	d902      	bls.n	8007960 <NVIC_EncodePriority+0x30>
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	3b03      	subs	r3, #3
 800795e:	e000      	b.n	8007962 <NVIC_EncodePriority+0x32>
 8007960:	2300      	movs	r3, #0
 8007962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007964:	f04f 32ff 	mov.w	r2, #4294967295
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	fa02 f303 	lsl.w	r3, r2, r3
 800796e:	43da      	mvns	r2, r3
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	401a      	ands	r2, r3
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007978:	f04f 31ff 	mov.w	r1, #4294967295
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	fa01 f303 	lsl.w	r3, r1, r3
 8007982:	43d9      	mvns	r1, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007988:	4313      	orrs	r3, r2
         );
}
 800798a:	4618      	mov	r0, r3
 800798c:	3724      	adds	r7, #36	; 0x24
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b082      	sub	sp, #8
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f7ff ff4c 	bl	800783c <__NVIC_SetPriorityGrouping>
}
 80079a4:	bf00      	nop
 80079a6:	3708      	adds	r7, #8
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	4603      	mov	r3, r0
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]
 80079b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80079ba:	2300      	movs	r3, #0
 80079bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80079be:	f7ff ff61 	bl	8007884 <__NVIC_GetPriorityGrouping>
 80079c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	68b9      	ldr	r1, [r7, #8]
 80079c8:	6978      	ldr	r0, [r7, #20]
 80079ca:	f7ff ffb1 	bl	8007930 <NVIC_EncodePriority>
 80079ce:	4602      	mov	r2, r0
 80079d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079d4:	4611      	mov	r1, r2
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7ff ff80 	bl	80078dc <__NVIC_SetPriority>
}
 80079dc:	bf00      	nop
 80079de:	3718      	adds	r7, #24
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	4603      	mov	r3, r0
 80079ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80079ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7ff ff54 	bl	80078a0 <__NVIC_EnableIRQ>
}
 80079f8:	bf00      	nop
 80079fa:	3708      	adds	r7, #8
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d101      	bne.n	8007a12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e08d      	b.n	8007b2e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	461a      	mov	r2, r3
 8007a18:	4b47      	ldr	r3, [pc, #284]	; (8007b38 <HAL_DMA_Init+0x138>)
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d80f      	bhi.n	8007a3e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	461a      	mov	r2, r3
 8007a24:	4b45      	ldr	r3, [pc, #276]	; (8007b3c <HAL_DMA_Init+0x13c>)
 8007a26:	4413      	add	r3, r2
 8007a28:	4a45      	ldr	r2, [pc, #276]	; (8007b40 <HAL_DMA_Init+0x140>)
 8007a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a2e:	091b      	lsrs	r3, r3, #4
 8007a30:	009a      	lsls	r2, r3, #2
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a42      	ldr	r2, [pc, #264]	; (8007b44 <HAL_DMA_Init+0x144>)
 8007a3a:	641a      	str	r2, [r3, #64]	; 0x40
 8007a3c:	e00e      	b.n	8007a5c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	461a      	mov	r2, r3
 8007a44:	4b40      	ldr	r3, [pc, #256]	; (8007b48 <HAL_DMA_Init+0x148>)
 8007a46:	4413      	add	r3, r2
 8007a48:	4a3d      	ldr	r2, [pc, #244]	; (8007b40 <HAL_DMA_Init+0x140>)
 8007a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a4e:	091b      	lsrs	r3, r3, #4
 8007a50:	009a      	lsls	r2, r3, #2
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a3c      	ldr	r2, [pc, #240]	; (8007b4c <HAL_DMA_Init+0x14c>)
 8007a5a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007a72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a76:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007a80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	691b      	ldr	r3, [r3, #16]
 8007a86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	699b      	ldr	r3, [r3, #24]
 8007a92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 f9b6 	bl	8007e20 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007abc:	d102      	bne.n	8007ac4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685a      	ldr	r2, [r3, #4]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007acc:	b2d2      	uxtb	r2, r2
 8007ace:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007ad8:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d010      	beq.n	8007b04 <HAL_DMA_Init+0x104>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	2b04      	cmp	r3, #4
 8007ae8:	d80c      	bhi.n	8007b04 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 f9d6 	bl	8007e9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007af4:	2200      	movs	r2, #0
 8007af6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007b00:	605a      	str	r2, [r3, #4]
 8007b02:	e008      	b.n	8007b16 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3710      	adds	r7, #16
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	40020407 	.word	0x40020407
 8007b3c:	bffdfff8 	.word	0xbffdfff8
 8007b40:	cccccccd 	.word	0xcccccccd
 8007b44:	40020000 	.word	0x40020000
 8007b48:	bffdfbf8 	.word	0xbffdfbf8
 8007b4c:	40020400 	.word	0x40020400

08007b50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	607a      	str	r2, [r7, #4]
 8007b5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d101      	bne.n	8007b70 <HAL_DMA_Start_IT+0x20>
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	e066      	b.n	8007c3e <HAL_DMA_Start_IT+0xee>
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d155      	bne.n	8007c30 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2202      	movs	r2, #2
 8007b88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f022 0201 	bic.w	r2, r2, #1
 8007ba0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	68b9      	ldr	r1, [r7, #8]
 8007ba8:	68f8      	ldr	r0, [r7, #12]
 8007baa:	f000 f8fb 	bl	8007da4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d008      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f042 020e 	orr.w	r2, r2, #14
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	e00f      	b.n	8007be8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0204 	bic.w	r2, r2, #4
 8007bd6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f042 020a 	orr.w	r2, r2, #10
 8007be6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d007      	beq.n	8007c06 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c04:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d007      	beq.n	8007c1e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c1c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f042 0201 	orr.w	r2, r2, #1
 8007c2c:	601a      	str	r2, [r3, #0]
 8007c2e:	e005      	b.n	8007c3c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007c38:	2302      	movs	r3, #2
 8007c3a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3718      	adds	r7, #24
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007c46:	b580      	push	{r7, lr}
 8007c48:	b084      	sub	sp, #16
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c62:	f003 031c 	and.w	r3, r3, #28
 8007c66:	2204      	movs	r2, #4
 8007c68:	409a      	lsls	r2, r3
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d026      	beq.n	8007cc0 <HAL_DMA_IRQHandler+0x7a>
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	f003 0304 	and.w	r3, r3, #4
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d021      	beq.n	8007cc0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f003 0320 	and.w	r3, r3, #32
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d107      	bne.n	8007c9a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f022 0204 	bic.w	r2, r2, #4
 8007c98:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c9e:	f003 021c 	and.w	r2, r3, #28
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca6:	2104      	movs	r1, #4
 8007ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8007cac:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d071      	beq.n	8007d9a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007cbe:	e06c      	b.n	8007d9a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cc4:	f003 031c 	and.w	r3, r3, #28
 8007cc8:	2202      	movs	r2, #2
 8007cca:	409a      	lsls	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	4013      	ands	r3, r2
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d02e      	beq.n	8007d32 <HAL_DMA_IRQHandler+0xec>
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f003 0302 	and.w	r3, r3, #2
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d029      	beq.n	8007d32 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0320 	and.w	r3, r3, #32
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10b      	bne.n	8007d04 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f022 020a 	bic.w	r2, r2, #10
 8007cfa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d08:	f003 021c 	and.w	r2, r3, #28
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d10:	2102      	movs	r1, #2
 8007d12:	fa01 f202 	lsl.w	r2, r1, r2
 8007d16:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d038      	beq.n	8007d9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007d30:	e033      	b.n	8007d9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d36:	f003 031c 	and.w	r3, r3, #28
 8007d3a:	2208      	movs	r2, #8
 8007d3c:	409a      	lsls	r2, r3
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	4013      	ands	r3, r2
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d02a      	beq.n	8007d9c <HAL_DMA_IRQHandler+0x156>
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	f003 0308 	and.w	r3, r3, #8
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d025      	beq.n	8007d9c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f022 020e 	bic.w	r2, r2, #14
 8007d5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d64:	f003 021c 	and.w	r2, r3, #28
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6c:	2101      	movs	r1, #1
 8007d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8007d72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d004      	beq.n	8007d9c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007d9a:	bf00      	nop
 8007d9c:	bf00      	nop
}
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b085      	sub	sp, #20
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	60f8      	str	r0, [r7, #12]
 8007dac:	60b9      	str	r1, [r7, #8]
 8007dae:	607a      	str	r2, [r7, #4]
 8007db0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007dba:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d004      	beq.n	8007dce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dc8:	68fa      	ldr	r2, [r7, #12]
 8007dca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007dcc:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dd2:	f003 021c 	and.w	r2, r3, #28
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dda:	2101      	movs	r1, #1
 8007ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8007de0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	2b10      	cmp	r3, #16
 8007df0:	d108      	bne.n	8007e04 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007e02:	e007      	b.n	8007e14 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	60da      	str	r2, [r3, #12]
}
 8007e14:	bf00      	nop
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	4b17      	ldr	r3, [pc, #92]	; (8007e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d80a      	bhi.n	8007e4a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e38:	089b      	lsrs	r3, r3, #2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e40:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	6493      	str	r3, [r2, #72]	; 0x48
 8007e48:	e007      	b.n	8007e5a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e4e:	089b      	lsrs	r3, r3, #2
 8007e50:	009a      	lsls	r2, r3, #2
 8007e52:	4b0f      	ldr	r3, [pc, #60]	; (8007e90 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007e54:	4413      	add	r3, r2
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	3b08      	subs	r3, #8
 8007e62:	4a0c      	ldr	r2, [pc, #48]	; (8007e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007e64:	fba2 2303 	umull	r2, r3, r2, r3
 8007e68:	091b      	lsrs	r3, r3, #4
 8007e6a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a0a      	ldr	r2, [pc, #40]	; (8007e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007e70:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f003 031f 	and.w	r3, r3, #31
 8007e78:	2201      	movs	r2, #1
 8007e7a:	409a      	lsls	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007e80:	bf00      	nop
 8007e82:	3714      	adds	r7, #20
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr
 8007e8c:	40020407 	.word	0x40020407
 8007e90:	4002081c 	.word	0x4002081c
 8007e94:	cccccccd 	.word	0xcccccccd
 8007e98:	40020880 	.word	0x40020880

08007e9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	4b0b      	ldr	r3, [pc, #44]	; (8007edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007eb0:	4413      	add	r3, r2
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a08      	ldr	r2, [pc, #32]	; (8007ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007ebe:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	f003 0303 	and.w	r3, r3, #3
 8007ec8:	2201      	movs	r2, #1
 8007eca:	409a      	lsls	r2, r3
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007ed0:	bf00      	nop
 8007ed2:	3714      	adds	r7, #20
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr
 8007edc:	1000823f 	.word	0x1000823f
 8007ee0:	40020940 	.word	0x40020940

08007ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ef2:	e166      	b.n	80081c2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	2101      	movs	r1, #1
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	fa01 f303 	lsl.w	r3, r1, r3
 8007f00:	4013      	ands	r3, r2
 8007f02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f000 8158 	beq.w	80081bc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	f003 0303 	and.w	r3, r3, #3
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d005      	beq.n	8007f24 <HAL_GPIO_Init+0x40>
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	f003 0303 	and.w	r3, r3, #3
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d130      	bne.n	8007f86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	005b      	lsls	r3, r3, #1
 8007f2e:	2203      	movs	r2, #3
 8007f30:	fa02 f303 	lsl.w	r3, r2, r3
 8007f34:	43db      	mvns	r3, r3
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	4013      	ands	r3, r2
 8007f3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	68da      	ldr	r2, [r3, #12]
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	005b      	lsls	r3, r3, #1
 8007f44:	fa02 f303 	lsl.w	r3, r2, r3
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f62:	43db      	mvns	r3, r3
 8007f64:	693a      	ldr	r2, [r7, #16]
 8007f66:	4013      	ands	r3, r2
 8007f68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	091b      	lsrs	r3, r3, #4
 8007f70:	f003 0201 	and.w	r2, r3, #1
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	693a      	ldr	r2, [r7, #16]
 8007f84:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	f003 0303 	and.w	r3, r3, #3
 8007f8e:	2b03      	cmp	r3, #3
 8007f90:	d017      	beq.n	8007fc2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	005b      	lsls	r3, r3, #1
 8007f9c:	2203      	movs	r2, #3
 8007f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa2:	43db      	mvns	r3, r3
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	689a      	ldr	r2, [r3, #8]
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	005b      	lsls	r3, r3, #1
 8007fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	693a      	ldr	r2, [r7, #16]
 8007fc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	f003 0303 	and.w	r3, r3, #3
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d123      	bne.n	8008016 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	08da      	lsrs	r2, r3, #3
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	3208      	adds	r2, #8
 8007fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	f003 0307 	and.w	r3, r3, #7
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	220f      	movs	r2, #15
 8007fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fea:	43db      	mvns	r3, r3
 8007fec:	693a      	ldr	r2, [r7, #16]
 8007fee:	4013      	ands	r3, r2
 8007ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	691a      	ldr	r2, [r3, #16]
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f003 0307 	and.w	r3, r3, #7
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	4313      	orrs	r3, r2
 8008006:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	08da      	lsrs	r2, r3, #3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	3208      	adds	r2, #8
 8008010:	6939      	ldr	r1, [r7, #16]
 8008012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	005b      	lsls	r3, r3, #1
 8008020:	2203      	movs	r2, #3
 8008022:	fa02 f303 	lsl.w	r3, r2, r3
 8008026:	43db      	mvns	r3, r3
 8008028:	693a      	ldr	r2, [r7, #16]
 800802a:	4013      	ands	r3, r2
 800802c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f003 0203 	and.w	r2, r3, #3
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	005b      	lsls	r3, r3, #1
 800803a:	fa02 f303 	lsl.w	r3, r2, r3
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	4313      	orrs	r3, r2
 8008042:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	693a      	ldr	r2, [r7, #16]
 8008048:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 80b2 	beq.w	80081bc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008058:	4b61      	ldr	r3, [pc, #388]	; (80081e0 <HAL_GPIO_Init+0x2fc>)
 800805a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800805c:	4a60      	ldr	r2, [pc, #384]	; (80081e0 <HAL_GPIO_Init+0x2fc>)
 800805e:	f043 0301 	orr.w	r3, r3, #1
 8008062:	6613      	str	r3, [r2, #96]	; 0x60
 8008064:	4b5e      	ldr	r3, [pc, #376]	; (80081e0 <HAL_GPIO_Init+0x2fc>)
 8008066:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	60bb      	str	r3, [r7, #8]
 800806e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008070:	4a5c      	ldr	r2, [pc, #368]	; (80081e4 <HAL_GPIO_Init+0x300>)
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	089b      	lsrs	r3, r3, #2
 8008076:	3302      	adds	r3, #2
 8008078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800807c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	f003 0303 	and.w	r3, r3, #3
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	220f      	movs	r2, #15
 8008088:	fa02 f303 	lsl.w	r3, r2, r3
 800808c:	43db      	mvns	r3, r3
 800808e:	693a      	ldr	r2, [r7, #16]
 8008090:	4013      	ands	r3, r2
 8008092:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800809a:	d02b      	beq.n	80080f4 <HAL_GPIO_Init+0x210>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4a52      	ldr	r2, [pc, #328]	; (80081e8 <HAL_GPIO_Init+0x304>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d025      	beq.n	80080f0 <HAL_GPIO_Init+0x20c>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	4a51      	ldr	r2, [pc, #324]	; (80081ec <HAL_GPIO_Init+0x308>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d01f      	beq.n	80080ec <HAL_GPIO_Init+0x208>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	4a50      	ldr	r2, [pc, #320]	; (80081f0 <HAL_GPIO_Init+0x30c>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d019      	beq.n	80080e8 <HAL_GPIO_Init+0x204>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	4a4f      	ldr	r2, [pc, #316]	; (80081f4 <HAL_GPIO_Init+0x310>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d013      	beq.n	80080e4 <HAL_GPIO_Init+0x200>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a4e      	ldr	r2, [pc, #312]	; (80081f8 <HAL_GPIO_Init+0x314>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d00d      	beq.n	80080e0 <HAL_GPIO_Init+0x1fc>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	4a4d      	ldr	r2, [pc, #308]	; (80081fc <HAL_GPIO_Init+0x318>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d007      	beq.n	80080dc <HAL_GPIO_Init+0x1f8>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	4a4c      	ldr	r2, [pc, #304]	; (8008200 <HAL_GPIO_Init+0x31c>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d101      	bne.n	80080d8 <HAL_GPIO_Init+0x1f4>
 80080d4:	2307      	movs	r3, #7
 80080d6:	e00e      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080d8:	2308      	movs	r3, #8
 80080da:	e00c      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080dc:	2306      	movs	r3, #6
 80080de:	e00a      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080e0:	2305      	movs	r3, #5
 80080e2:	e008      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080e4:	2304      	movs	r3, #4
 80080e6:	e006      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080e8:	2303      	movs	r3, #3
 80080ea:	e004      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080ec:	2302      	movs	r3, #2
 80080ee:	e002      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080f0:	2301      	movs	r3, #1
 80080f2:	e000      	b.n	80080f6 <HAL_GPIO_Init+0x212>
 80080f4:	2300      	movs	r3, #0
 80080f6:	697a      	ldr	r2, [r7, #20]
 80080f8:	f002 0203 	and.w	r2, r2, #3
 80080fc:	0092      	lsls	r2, r2, #2
 80080fe:	4093      	lsls	r3, r2
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	4313      	orrs	r3, r2
 8008104:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008106:	4937      	ldr	r1, [pc, #220]	; (80081e4 <HAL_GPIO_Init+0x300>)
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	089b      	lsrs	r3, r3, #2
 800810c:	3302      	adds	r3, #2
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008114:	4b3b      	ldr	r3, [pc, #236]	; (8008204 <HAL_GPIO_Init+0x320>)
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	43db      	mvns	r3, r3
 800811e:	693a      	ldr	r2, [r7, #16]
 8008120:	4013      	ands	r3, r2
 8008122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d003      	beq.n	8008138 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	4313      	orrs	r3, r2
 8008136:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008138:	4a32      	ldr	r2, [pc, #200]	; (8008204 <HAL_GPIO_Init+0x320>)
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800813e:	4b31      	ldr	r3, [pc, #196]	; (8008204 <HAL_GPIO_Init+0x320>)
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	43db      	mvns	r3, r3
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	4013      	ands	r3, r2
 800814c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008156:	2b00      	cmp	r3, #0
 8008158:	d003      	beq.n	8008162 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	4313      	orrs	r3, r2
 8008160:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008162:	4a28      	ldr	r2, [pc, #160]	; (8008204 <HAL_GPIO_Init+0x320>)
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008168:	4b26      	ldr	r3, [pc, #152]	; (8008204 <HAL_GPIO_Init+0x320>)
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	43db      	mvns	r3, r3
 8008172:	693a      	ldr	r2, [r7, #16]
 8008174:	4013      	ands	r3, r2
 8008176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d003      	beq.n	800818c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	4313      	orrs	r3, r2
 800818a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800818c:	4a1d      	ldr	r2, [pc, #116]	; (8008204 <HAL_GPIO_Init+0x320>)
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008192:	4b1c      	ldr	r3, [pc, #112]	; (8008204 <HAL_GPIO_Init+0x320>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	43db      	mvns	r3, r3
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	4013      	ands	r3, r2
 80081a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d003      	beq.n	80081b6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80081b6:	4a13      	ldr	r2, [pc, #76]	; (8008204 <HAL_GPIO_Init+0x320>)
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	3301      	adds	r3, #1
 80081c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	fa22 f303 	lsr.w	r3, r2, r3
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f47f ae91 	bne.w	8007ef4 <HAL_GPIO_Init+0x10>
  }
}
 80081d2:	bf00      	nop
 80081d4:	bf00      	nop
 80081d6:	371c      	adds	r7, #28
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	40021000 	.word	0x40021000
 80081e4:	40010000 	.word	0x40010000
 80081e8:	48000400 	.word	0x48000400
 80081ec:	48000800 	.word	0x48000800
 80081f0:	48000c00 	.word	0x48000c00
 80081f4:	48001000 	.word	0x48001000
 80081f8:	48001400 	.word	0x48001400
 80081fc:	48001800 	.word	0x48001800
 8008200:	48001c00 	.word	0x48001c00
 8008204:	40010400 	.word	0x40010400

08008208 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008208:	b480      	push	{r7}
 800820a:	b085      	sub	sp, #20
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	460b      	mov	r3, r1
 8008212:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	691a      	ldr	r2, [r3, #16]
 8008218:	887b      	ldrh	r3, [r7, #2]
 800821a:	4013      	ands	r3, r2
 800821c:	2b00      	cmp	r3, #0
 800821e:	d002      	beq.n	8008226 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008220:	2301      	movs	r3, #1
 8008222:	73fb      	strb	r3, [r7, #15]
 8008224:	e001      	b.n	800822a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008226:	2300      	movs	r3, #0
 8008228:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800822a:	7bfb      	ldrb	r3, [r7, #15]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3714      	adds	r7, #20
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	460b      	mov	r3, r1
 8008242:	807b      	strh	r3, [r7, #2]
 8008244:	4613      	mov	r3, r2
 8008246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008248:	787b      	ldrb	r3, [r7, #1]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d003      	beq.n	8008256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800824e:	887a      	ldrh	r2, [r7, #2]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008254:	e002      	b.n	800825c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008256:	887a      	ldrh	r2, [r7, #2]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800825c:	bf00      	nop
 800825e:	370c      	adds	r7, #12
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800826a:	b08f      	sub	sp, #60	; 0x3c
 800826c:	af0a      	add	r7, sp, #40	; 0x28
 800826e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d101      	bne.n	800827a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e116      	b.n	80084a8 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8008286:	b2db      	uxtb	r3, r3
 8008288:	2b00      	cmp	r3, #0
 800828a:	d106      	bne.n	800829a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f00a fd39 	bl	8012d0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2203      	movs	r2, #3
 800829e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d102      	bne.n	80082b4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f004 fe34 	bl	800cf26 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	603b      	str	r3, [r7, #0]
 80082c4:	687e      	ldr	r6, [r7, #4]
 80082c6:	466d      	mov	r5, sp
 80082c8:	f106 0410 	add.w	r4, r6, #16
 80082cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80082ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80082d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80082d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80082d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80082d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80082dc:	1d33      	adds	r3, r6, #4
 80082de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80082e0:	6838      	ldr	r0, [r7, #0]
 80082e2:	f004 fd47 	bl	800cd74 <USB_CoreInit>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d005      	beq.n	80082f8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2202      	movs	r2, #2
 80082f0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	e0d7      	b.n	80084a8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2100      	movs	r1, #0
 80082fe:	4618      	mov	r0, r3
 8008300:	f004 fe22 	bl	800cf48 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008304:	2300      	movs	r3, #0
 8008306:	73fb      	strb	r3, [r7, #15]
 8008308:	e04a      	b.n	80083a0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800830a:	7bfa      	ldrb	r2, [r7, #15]
 800830c:	6879      	ldr	r1, [r7, #4]
 800830e:	4613      	mov	r3, r2
 8008310:	00db      	lsls	r3, r3, #3
 8008312:	4413      	add	r3, r2
 8008314:	009b      	lsls	r3, r3, #2
 8008316:	440b      	add	r3, r1
 8008318:	333d      	adds	r3, #61	; 0x3d
 800831a:	2201      	movs	r2, #1
 800831c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800831e:	7bfa      	ldrb	r2, [r7, #15]
 8008320:	6879      	ldr	r1, [r7, #4]
 8008322:	4613      	mov	r3, r2
 8008324:	00db      	lsls	r3, r3, #3
 8008326:	4413      	add	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	440b      	add	r3, r1
 800832c:	333c      	adds	r3, #60	; 0x3c
 800832e:	7bfa      	ldrb	r2, [r7, #15]
 8008330:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008332:	7bfa      	ldrb	r2, [r7, #15]
 8008334:	7bfb      	ldrb	r3, [r7, #15]
 8008336:	b298      	uxth	r0, r3
 8008338:	6879      	ldr	r1, [r7, #4]
 800833a:	4613      	mov	r3, r2
 800833c:	00db      	lsls	r3, r3, #3
 800833e:	4413      	add	r3, r2
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	440b      	add	r3, r1
 8008344:	3344      	adds	r3, #68	; 0x44
 8008346:	4602      	mov	r2, r0
 8008348:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800834a:	7bfa      	ldrb	r2, [r7, #15]
 800834c:	6879      	ldr	r1, [r7, #4]
 800834e:	4613      	mov	r3, r2
 8008350:	00db      	lsls	r3, r3, #3
 8008352:	4413      	add	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	440b      	add	r3, r1
 8008358:	3340      	adds	r3, #64	; 0x40
 800835a:	2200      	movs	r2, #0
 800835c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800835e:	7bfa      	ldrb	r2, [r7, #15]
 8008360:	6879      	ldr	r1, [r7, #4]
 8008362:	4613      	mov	r3, r2
 8008364:	00db      	lsls	r3, r3, #3
 8008366:	4413      	add	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	440b      	add	r3, r1
 800836c:	3348      	adds	r3, #72	; 0x48
 800836e:	2200      	movs	r2, #0
 8008370:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008372:	7bfa      	ldrb	r2, [r7, #15]
 8008374:	6879      	ldr	r1, [r7, #4]
 8008376:	4613      	mov	r3, r2
 8008378:	00db      	lsls	r3, r3, #3
 800837a:	4413      	add	r3, r2
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	440b      	add	r3, r1
 8008380:	334c      	adds	r3, #76	; 0x4c
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008386:	7bfa      	ldrb	r2, [r7, #15]
 8008388:	6879      	ldr	r1, [r7, #4]
 800838a:	4613      	mov	r3, r2
 800838c:	00db      	lsls	r3, r3, #3
 800838e:	4413      	add	r3, r2
 8008390:	009b      	lsls	r3, r3, #2
 8008392:	440b      	add	r3, r1
 8008394:	3354      	adds	r3, #84	; 0x54
 8008396:	2200      	movs	r2, #0
 8008398:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800839a:	7bfb      	ldrb	r3, [r7, #15]
 800839c:	3301      	adds	r3, #1
 800839e:	73fb      	strb	r3, [r7, #15]
 80083a0:	7bfa      	ldrb	r2, [r7, #15]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d3af      	bcc.n	800830a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083aa:	2300      	movs	r3, #0
 80083ac:	73fb      	strb	r3, [r7, #15]
 80083ae:	e044      	b.n	800843a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80083b0:	7bfa      	ldrb	r2, [r7, #15]
 80083b2:	6879      	ldr	r1, [r7, #4]
 80083b4:	4613      	mov	r3, r2
 80083b6:	00db      	lsls	r3, r3, #3
 80083b8:	4413      	add	r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	440b      	add	r3, r1
 80083be:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80083c2:	2200      	movs	r2, #0
 80083c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80083c6:	7bfa      	ldrb	r2, [r7, #15]
 80083c8:	6879      	ldr	r1, [r7, #4]
 80083ca:	4613      	mov	r3, r2
 80083cc:	00db      	lsls	r3, r3, #3
 80083ce:	4413      	add	r3, r2
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	440b      	add	r3, r1
 80083d4:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80083d8:	7bfa      	ldrb	r2, [r7, #15]
 80083da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80083dc:	7bfa      	ldrb	r2, [r7, #15]
 80083de:	6879      	ldr	r1, [r7, #4]
 80083e0:	4613      	mov	r3, r2
 80083e2:	00db      	lsls	r3, r3, #3
 80083e4:	4413      	add	r3, r2
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	440b      	add	r3, r1
 80083ea:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80083ee:	2200      	movs	r2, #0
 80083f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80083f2:	7bfa      	ldrb	r2, [r7, #15]
 80083f4:	6879      	ldr	r1, [r7, #4]
 80083f6:	4613      	mov	r3, r2
 80083f8:	00db      	lsls	r3, r3, #3
 80083fa:	4413      	add	r3, r2
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	440b      	add	r3, r1
 8008400:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008404:	2200      	movs	r2, #0
 8008406:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008408:	7bfa      	ldrb	r2, [r7, #15]
 800840a:	6879      	ldr	r1, [r7, #4]
 800840c:	4613      	mov	r3, r2
 800840e:	00db      	lsls	r3, r3, #3
 8008410:	4413      	add	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	440b      	add	r3, r1
 8008416:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800841a:	2200      	movs	r2, #0
 800841c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800841e:	7bfa      	ldrb	r2, [r7, #15]
 8008420:	6879      	ldr	r1, [r7, #4]
 8008422:	4613      	mov	r3, r2
 8008424:	00db      	lsls	r3, r3, #3
 8008426:	4413      	add	r3, r2
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	440b      	add	r3, r1
 800842c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008430:	2200      	movs	r2, #0
 8008432:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008434:	7bfb      	ldrb	r3, [r7, #15]
 8008436:	3301      	adds	r3, #1
 8008438:	73fb      	strb	r3, [r7, #15]
 800843a:	7bfa      	ldrb	r2, [r7, #15]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	429a      	cmp	r2, r3
 8008442:	d3b5      	bcc.n	80083b0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	603b      	str	r3, [r7, #0]
 800844a:	687e      	ldr	r6, [r7, #4]
 800844c:	466d      	mov	r5, sp
 800844e:	f106 0410 	add.w	r4, r6, #16
 8008452:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008454:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008456:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008458:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800845a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800845e:	e885 0003 	stmia.w	r5, {r0, r1}
 8008462:	1d33      	adds	r3, r6, #4
 8008464:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008466:	6838      	ldr	r0, [r7, #0]
 8008468:	f004 fdba 	bl	800cfe0 <USB_DevInit>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d005      	beq.n	800847e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2202      	movs	r2, #2
 8008476:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	e014      	b.n	80084a8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008492:	2b01      	cmp	r3, #1
 8008494:	d102      	bne.n	800849c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f001 f882 	bl	80095a0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4618      	mov	r0, r3
 80084a2:	f005 fe42 	bl	800e12a <USB_DevDisconnect>

  return HAL_OK;
 80084a6:	2300      	movs	r3, #0
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3714      	adds	r7, #20
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080084b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d101      	bne.n	80084cc <HAL_PCD_Start+0x1c>
 80084c8:	2302      	movs	r3, #2
 80084ca:	e01c      	b.n	8008506 <HAL_PCD_Start+0x56>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d105      	bne.n	80084e8 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4618      	mov	r0, r3
 80084ee:	f004 fd09 	bl	800cf04 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4618      	mov	r0, r3
 80084f8:	f005 fdf6 	bl	800e0e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}

0800850e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800850e:	b590      	push	{r4, r7, lr}
 8008510:	b08d      	sub	sp, #52	; 0x34
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800851c:	6a3b      	ldr	r3, [r7, #32]
 800851e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4618      	mov	r0, r3
 8008526:	f005 feb4 	bl	800e292 <USB_GetMode>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	f040 847e 	bne.w	8008e2e <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4618      	mov	r0, r3
 8008538:	f005 fe18 	bl	800e16c <USB_ReadInterrupts>
 800853c:	4603      	mov	r3, r0
 800853e:	2b00      	cmp	r3, #0
 8008540:	f000 8474 	beq.w	8008e2c <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	0a1b      	lsrs	r3, r3, #8
 800854e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4618      	mov	r0, r3
 800855e:	f005 fe05 	bl	800e16c <USB_ReadInterrupts>
 8008562:	4603      	mov	r3, r0
 8008564:	f003 0302 	and.w	r3, r3, #2
 8008568:	2b02      	cmp	r3, #2
 800856a:	d107      	bne.n	800857c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	695a      	ldr	r2, [r3, #20]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f002 0202 	and.w	r2, r2, #2
 800857a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4618      	mov	r0, r3
 8008582:	f005 fdf3 	bl	800e16c <USB_ReadInterrupts>
 8008586:	4603      	mov	r3, r0
 8008588:	f003 0310 	and.w	r3, r3, #16
 800858c:	2b10      	cmp	r3, #16
 800858e:	d161      	bne.n	8008654 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	699a      	ldr	r2, [r3, #24]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f022 0210 	bic.w	r2, r2, #16
 800859e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80085a0:	6a3b      	ldr	r3, [r7, #32]
 80085a2:	6a1b      	ldr	r3, [r3, #32]
 80085a4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	f003 020f 	and.w	r2, r3, #15
 80085ac:	4613      	mov	r3, r2
 80085ae:	00db      	lsls	r3, r3, #3
 80085b0:	4413      	add	r3, r2
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	4413      	add	r3, r2
 80085bc:	3304      	adds	r3, #4
 80085be:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80085c0:	69bb      	ldr	r3, [r7, #24]
 80085c2:	0c5b      	lsrs	r3, r3, #17
 80085c4:	f003 030f 	and.w	r3, r3, #15
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d124      	bne.n	8008616 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80085d2:	4013      	ands	r3, r2
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d035      	beq.n	8008644 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80085dc:	69bb      	ldr	r3, [r7, #24]
 80085de:	091b      	lsrs	r3, r3, #4
 80085e0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80085e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	461a      	mov	r2, r3
 80085ea:	6a38      	ldr	r0, [r7, #32]
 80085ec:	f005 fc2a 	bl	800de44 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	691a      	ldr	r2, [r3, #16]
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	091b      	lsrs	r3, r3, #4
 80085f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085fc:	441a      	add	r2, r3
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	6a1a      	ldr	r2, [r3, #32]
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	091b      	lsrs	r3, r3, #4
 800860a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800860e:	441a      	add	r2, r3
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	621a      	str	r2, [r3, #32]
 8008614:	e016      	b.n	8008644 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	0c5b      	lsrs	r3, r3, #17
 800861a:	f003 030f 	and.w	r3, r3, #15
 800861e:	2b06      	cmp	r3, #6
 8008620:	d110      	bne.n	8008644 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008628:	2208      	movs	r2, #8
 800862a:	4619      	mov	r1, r3
 800862c:	6a38      	ldr	r0, [r7, #32]
 800862e:	f005 fc09 	bl	800de44 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	6a1a      	ldr	r2, [r3, #32]
 8008636:	69bb      	ldr	r3, [r7, #24]
 8008638:	091b      	lsrs	r3, r3, #4
 800863a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800863e:	441a      	add	r2, r3
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	699a      	ldr	r2, [r3, #24]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f042 0210 	orr.w	r2, r2, #16
 8008652:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4618      	mov	r0, r3
 800865a:	f005 fd87 	bl	800e16c <USB_ReadInterrupts>
 800865e:	4603      	mov	r3, r0
 8008660:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008664:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008668:	f040 80a7 	bne.w	80087ba <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800866c:	2300      	movs	r3, #0
 800866e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4618      	mov	r0, r3
 8008676:	f005 fd8c 	bl	800e192 <USB_ReadDevAllOutEpInterrupt>
 800867a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800867c:	e099      	b.n	80087b2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800867e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008680:	f003 0301 	and.w	r3, r3, #1
 8008684:	2b00      	cmp	r3, #0
 8008686:	f000 808e 	beq.w	80087a6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008690:	b2d2      	uxtb	r2, r2
 8008692:	4611      	mov	r1, r2
 8008694:	4618      	mov	r0, r3
 8008696:	f005 fdb0 	bl	800e1fa <USB_ReadDevOutEPInterrupt>
 800869a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	f003 0301 	and.w	r3, r3, #1
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d00c      	beq.n	80086c0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80086a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a8:	015a      	lsls	r2, r3, #5
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	4413      	add	r3, r2
 80086ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086b2:	461a      	mov	r2, r3
 80086b4:	2301      	movs	r3, #1
 80086b6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80086b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 fe96 	bl	80093ec <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	f003 0308 	and.w	r3, r3, #8
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00c      	beq.n	80086e4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80086ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086cc:	015a      	lsls	r2, r3, #5
 80086ce:	69fb      	ldr	r3, [r7, #28]
 80086d0:	4413      	add	r3, r2
 80086d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086d6:	461a      	mov	r2, r3
 80086d8:	2308      	movs	r3, #8
 80086da:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80086dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f000 fed2 	bl	8009488 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	f003 0310 	and.w	r3, r3, #16
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d008      	beq.n	8008700 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80086ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f0:	015a      	lsls	r2, r3, #5
 80086f2:	69fb      	ldr	r3, [r7, #28]
 80086f4:	4413      	add	r3, r2
 80086f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086fa:	461a      	mov	r2, r3
 80086fc:	2310      	movs	r3, #16
 80086fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	f003 0302 	and.w	r3, r3, #2
 8008706:	2b00      	cmp	r3, #0
 8008708:	d030      	beq.n	800876c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800870a:	6a3b      	ldr	r3, [r7, #32]
 800870c:	695b      	ldr	r3, [r3, #20]
 800870e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008712:	2b80      	cmp	r3, #128	; 0x80
 8008714:	d109      	bne.n	800872a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	69fa      	ldr	r2, [r7, #28]
 8008720:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008724:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008728:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800872a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800872c:	4613      	mov	r3, r2
 800872e:	00db      	lsls	r3, r3, #3
 8008730:	4413      	add	r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	4413      	add	r3, r2
 800873c:	3304      	adds	r3, #4
 800873e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	78db      	ldrb	r3, [r3, #3]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d108      	bne.n	800875a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	2200      	movs	r2, #0
 800874c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800874e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008750:	b2db      	uxtb	r3, r3
 8008752:	4619      	mov	r1, r3
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f00a fc1d 	bl	8012f94 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800875a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800875c:	015a      	lsls	r2, r3, #5
 800875e:	69fb      	ldr	r3, [r7, #28]
 8008760:	4413      	add	r3, r2
 8008762:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008766:	461a      	mov	r2, r3
 8008768:	2302      	movs	r3, #2
 800876a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	f003 0320 	and.w	r3, r3, #32
 8008772:	2b00      	cmp	r3, #0
 8008774:	d008      	beq.n	8008788 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008778:	015a      	lsls	r2, r3, #5
 800877a:	69fb      	ldr	r3, [r7, #28]
 800877c:	4413      	add	r3, r2
 800877e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008782:	461a      	mov	r2, r3
 8008784:	2320      	movs	r3, #32
 8008786:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800878e:	2b00      	cmp	r3, #0
 8008790:	d009      	beq.n	80087a6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008794:	015a      	lsls	r2, r3, #5
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	4413      	add	r3, r2
 800879a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800879e:	461a      	mov	r2, r3
 80087a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80087a4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80087a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a8:	3301      	adds	r3, #1
 80087aa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80087ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ae:	085b      	lsrs	r3, r3, #1
 80087b0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80087b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f47f af62 	bne.w	800867e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4618      	mov	r0, r3
 80087c0:	f005 fcd4 	bl	800e16c <USB_ReadInterrupts>
 80087c4:	4603      	mov	r3, r0
 80087c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087ca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80087ce:	f040 80a4 	bne.w	800891a <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4618      	mov	r0, r3
 80087d8:	f005 fcf5 	bl	800e1c6 <USB_ReadDevAllInEpInterrupt>
 80087dc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80087de:	2300      	movs	r3, #0
 80087e0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80087e2:	e096      	b.n	8008912 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80087e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e6:	f003 0301 	and.w	r3, r3, #1
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f000 808b 	beq.w	8008906 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087f6:	b2d2      	uxtb	r2, r2
 80087f8:	4611      	mov	r1, r2
 80087fa:	4618      	mov	r0, r3
 80087fc:	f005 fd1b 	bl	800e236 <USB_ReadDevInEPInterrupt>
 8008800:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	f003 0301 	and.w	r3, r3, #1
 8008808:	2b00      	cmp	r3, #0
 800880a:	d020      	beq.n	800884e <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800880c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880e:	f003 030f 	and.w	r3, r3, #15
 8008812:	2201      	movs	r2, #1
 8008814:	fa02 f303 	lsl.w	r3, r2, r3
 8008818:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800881a:	69fb      	ldr	r3, [r7, #28]
 800881c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008820:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	43db      	mvns	r3, r3
 8008826:	69f9      	ldr	r1, [r7, #28]
 8008828:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800882c:	4013      	ands	r3, r2
 800882e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008832:	015a      	lsls	r2, r3, #5
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	4413      	add	r3, r2
 8008838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800883c:	461a      	mov	r2, r3
 800883e:	2301      	movs	r3, #1
 8008840:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008844:	b2db      	uxtb	r3, r3
 8008846:	4619      	mov	r1, r3
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f00a fb0e 	bl	8012e6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	f003 0308 	and.w	r3, r3, #8
 8008854:	2b00      	cmp	r3, #0
 8008856:	d008      	beq.n	800886a <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	4413      	add	r3, r2
 8008860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008864:	461a      	mov	r2, r3
 8008866:	2308      	movs	r3, #8
 8008868:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	f003 0310 	and.w	r3, r3, #16
 8008870:	2b00      	cmp	r3, #0
 8008872:	d008      	beq.n	8008886 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008876:	015a      	lsls	r2, r3, #5
 8008878:	69fb      	ldr	r3, [r7, #28]
 800887a:	4413      	add	r3, r2
 800887c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008880:	461a      	mov	r2, r3
 8008882:	2310      	movs	r3, #16
 8008884:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800888c:	2b00      	cmp	r3, #0
 800888e:	d008      	beq.n	80088a2 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008892:	015a      	lsls	r2, r3, #5
 8008894:	69fb      	ldr	r3, [r7, #28]
 8008896:	4413      	add	r3, r2
 8008898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800889c:	461a      	mov	r2, r3
 800889e:	2340      	movs	r3, #64	; 0x40
 80088a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	f003 0302 	and.w	r3, r3, #2
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d023      	beq.n	80088f4 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80088ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088ae:	6a38      	ldr	r0, [r7, #32]
 80088b0:	f004 fce2 	bl	800d278 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80088b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088b6:	4613      	mov	r3, r2
 80088b8:	00db      	lsls	r3, r3, #3
 80088ba:	4413      	add	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	3338      	adds	r3, #56	; 0x38
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	4413      	add	r3, r2
 80088c4:	3304      	adds	r3, #4
 80088c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	78db      	ldrb	r3, [r3, #3]
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d108      	bne.n	80088e2 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	2200      	movs	r2, #0
 80088d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80088d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	4619      	mov	r1, r3
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f00a fb6b 	bl	8012fb8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80088e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e4:	015a      	lsls	r2, r3, #5
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	4413      	add	r3, r2
 80088ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ee:	461a      	mov	r2, r3
 80088f0:	2302      	movs	r3, #2
 80088f2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d003      	beq.n	8008906 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80088fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 fcea 	bl	80092da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008908:	3301      	adds	r3, #1
 800890a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800890c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800890e:	085b      	lsrs	r3, r3, #1
 8008910:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008914:	2b00      	cmp	r3, #0
 8008916:	f47f af65 	bne.w	80087e4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4618      	mov	r0, r3
 8008920:	f005 fc24 	bl	800e16c <USB_ReadInterrupts>
 8008924:	4603      	mov	r3, r0
 8008926:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800892a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800892e:	d122      	bne.n	8008976 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	69fa      	ldr	r2, [r7, #28]
 800893a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800893e:	f023 0301 	bic.w	r3, r3, #1
 8008942:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800894a:	2b01      	cmp	r3, #1
 800894c:	d108      	bne.n	8008960 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008956:	2100      	movs	r1, #0
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f00a fd9d 	bl	8013498 <HAL_PCDEx_LPM_Callback>
 800895e:	e002      	b.n	8008966 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f00a faef 	bl	8012f44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	695a      	ldr	r2, [r3, #20]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008974:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4618      	mov	r0, r3
 800897c:	f005 fbf6 	bl	800e16c <USB_ReadInterrupts>
 8008980:	4603      	mov	r3, r0
 8008982:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008986:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800898a:	d112      	bne.n	80089b2 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	f003 0301 	and.w	r3, r3, #1
 8008998:	2b01      	cmp	r3, #1
 800899a:	d102      	bne.n	80089a2 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f00a faab 	bl	8012ef8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	695a      	ldr	r2, [r3, #20]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80089b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4618      	mov	r0, r3
 80089b8:	f005 fbd8 	bl	800e16c <USB_ReadInterrupts>
 80089bc:	4603      	mov	r3, r0
 80089be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80089c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089c6:	d121      	bne.n	8008a0c <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	695a      	ldr	r2, [r3, #20]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80089d6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d111      	bne.n	8008a06 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2201      	movs	r2, #1
 80089e6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089f0:	089b      	lsrs	r3, r3, #2
 80089f2:	f003 020f 	and.w	r2, r3, #15
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80089fc:	2101      	movs	r1, #1
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f00a fd4a 	bl	8013498 <HAL_PCDEx_LPM_Callback>
 8008a04:	e002      	b.n	8008a0c <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f00a fa76 	bl	8012ef8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4618      	mov	r0, r3
 8008a12:	f005 fbab 	bl	800e16c <USB_ReadInterrupts>
 8008a16:	4603      	mov	r3, r0
 8008a18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a20:	f040 80b5 	bne.w	8008b8e <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	69fa      	ldr	r2, [r7, #28]
 8008a2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a32:	f023 0301 	bic.w	r3, r3, #1
 8008a36:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2110      	movs	r1, #16
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f004 fc1a 	bl	800d278 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a44:	2300      	movs	r3, #0
 8008a46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a48:	e046      	b.n	8008ad8 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a56:	461a      	mov	r2, r3
 8008a58:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a5c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a60:	015a      	lsls	r2, r3, #5
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	4413      	add	r3, r2
 8008a66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a6e:	0151      	lsls	r1, r2, #5
 8008a70:	69fa      	ldr	r2, [r7, #28]
 8008a72:	440a      	add	r2, r1
 8008a74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a78:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a7c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a80:	015a      	lsls	r2, r3, #5
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	4413      	add	r3, r2
 8008a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a90:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a94:	015a      	lsls	r2, r3, #5
 8008a96:	69fb      	ldr	r3, [r7, #28]
 8008a98:	4413      	add	r3, r2
 8008a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008aa2:	0151      	lsls	r1, r2, #5
 8008aa4:	69fa      	ldr	r2, [r7, #28]
 8008aa6:	440a      	add	r2, r1
 8008aa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008aac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ab0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab4:	015a      	lsls	r2, r3, #5
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ac2:	0151      	lsls	r1, r2, #5
 8008ac4:	69fa      	ldr	r2, [r7, #28]
 8008ac6:	440a      	add	r2, r1
 8008ac8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008acc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008ad0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d3b3      	bcc.n	8008a4a <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ae8:	69db      	ldr	r3, [r3, #28]
 8008aea:	69fa      	ldr	r2, [r7, #28]
 8008aec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008af0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008af4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d016      	beq.n	8008b2c <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b08:	69fa      	ldr	r2, [r7, #28]
 8008b0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b0e:	f043 030b 	orr.w	r3, r3, #11
 8008b12:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b1e:	69fa      	ldr	r2, [r7, #28]
 8008b20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b24:	f043 030b 	orr.w	r3, r3, #11
 8008b28:	6453      	str	r3, [r2, #68]	; 0x44
 8008b2a:	e015      	b.n	8008b58 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b32:	695b      	ldr	r3, [r3, #20]
 8008b34:	69fa      	ldr	r2, [r7, #28]
 8008b36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b3a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008b3e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008b42:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4a:	691b      	ldr	r3, [r3, #16]
 8008b4c:	69fa      	ldr	r2, [r7, #28]
 8008b4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b52:	f043 030b 	orr.w	r3, r3, #11
 8008b56:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	69fa      	ldr	r2, [r7, #28]
 8008b62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b66:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008b6a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008b76:	4619      	mov	r1, r3
 8008b78:	4610      	mov	r0, r2
 8008b7a:	f005 fbbb 	bl	800e2f4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	695a      	ldr	r2, [r3, #20]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008b8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4618      	mov	r0, r3
 8008b94:	f005 faea 	bl	800e16c <USB_ReadInterrupts>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ba2:	d124      	bne.n	8008bee <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f005 fb80 	bl	800e2ae <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f004 fbdd 	bl	800d372 <USB_GetDevSpeed>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	461a      	mov	r2, r3
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681c      	ldr	r4, [r3, #0]
 8008bc4:	f001 fc92 	bl	800a4ec <HAL_RCC_GetHCLKFreq>
 8008bc8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f004 f8fa 	bl	800cdcc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f00a f96e 	bl	8012eba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	695a      	ldr	r2, [r3, #20]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008bec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f005 faba 	bl	800e16c <USB_ReadInterrupts>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	f003 0308 	and.w	r3, r3, #8
 8008bfe:	2b08      	cmp	r3, #8
 8008c00:	d10a      	bne.n	8008c18 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f00a f94b 	bl	8012e9e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	695a      	ldr	r2, [r3, #20]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f002 0208 	and.w	r2, r2, #8
 8008c16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f005 faa5 	bl	800e16c <USB_ReadInterrupts>
 8008c22:	4603      	mov	r3, r0
 8008c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c28:	2b80      	cmp	r3, #128	; 0x80
 8008c2a:	d122      	bne.n	8008c72 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008c2c:	6a3b      	ldr	r3, [r7, #32]
 8008c2e:	699b      	ldr	r3, [r3, #24]
 8008c30:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c34:	6a3b      	ldr	r3, [r7, #32]
 8008c36:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008c38:	2301      	movs	r3, #1
 8008c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c3c:	e014      	b.n	8008c68 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008c3e:	6879      	ldr	r1, [r7, #4]
 8008c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c42:	4613      	mov	r3, r2
 8008c44:	00db      	lsls	r3, r3, #3
 8008c46:	4413      	add	r3, r2
 8008c48:	009b      	lsls	r3, r3, #2
 8008c4a:	440b      	add	r3, r1
 8008c4c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d105      	bne.n	8008c62 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fb0b 	bl	8009278 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c64:	3301      	adds	r3, #1
 8008c66:	627b      	str	r3, [r7, #36]	; 0x24
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d3e5      	bcc.n	8008c3e <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4618      	mov	r0, r3
 8008c78:	f005 fa78 	bl	800e16c <USB_ReadInterrupts>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c86:	d13b      	bne.n	8008d00 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008c88:	2301      	movs	r3, #1
 8008c8a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c8c:	e02b      	b.n	8008ce6 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c90:	015a      	lsls	r2, r3, #5
 8008c92:	69fb      	ldr	r3, [r7, #28]
 8008c94:	4413      	add	r3, r2
 8008c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008c9e:	6879      	ldr	r1, [r7, #4]
 8008ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	00db      	lsls	r3, r3, #3
 8008ca6:	4413      	add	r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	440b      	add	r3, r1
 8008cac:	3340      	adds	r3, #64	; 0x40
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d115      	bne.n	8008ce0 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008cb4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	da12      	bge.n	8008ce0 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008cba:	6879      	ldr	r1, [r7, #4]
 8008cbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	00db      	lsls	r3, r3, #3
 8008cc2:	4413      	add	r3, r2
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	440b      	add	r3, r1
 8008cc8:	333f      	adds	r3, #63	; 0x3f
 8008cca:	2201      	movs	r2, #1
 8008ccc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008cd6:	b2db      	uxtb	r3, r3
 8008cd8:	4619      	mov	r1, r3
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 facc 	bl	8009278 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d3ce      	bcc.n	8008c8e <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	695a      	ldr	r2, [r3, #20]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008cfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4618      	mov	r0, r3
 8008d06:	f005 fa31 	bl	800e16c <USB_ReadInterrupts>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d14:	d155      	bne.n	8008dc2 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d16:	2301      	movs	r3, #1
 8008d18:	627b      	str	r3, [r7, #36]	; 0x24
 8008d1a:	e045      	b.n	8008da8 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1e:	015a      	lsls	r2, r3, #5
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	4413      	add	r3, r2
 8008d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d2c:	6879      	ldr	r1, [r7, #4]
 8008d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d30:	4613      	mov	r3, r2
 8008d32:	00db      	lsls	r3, r3, #3
 8008d34:	4413      	add	r3, r2
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	440b      	add	r3, r1
 8008d3a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d12e      	bne.n	8008da2 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008d44:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	da2b      	bge.n	8008da2 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008d56:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d121      	bne.n	8008da2 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008d5e:	6879      	ldr	r1, [r7, #4]
 8008d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d62:	4613      	mov	r3, r2
 8008d64:	00db      	lsls	r3, r3, #3
 8008d66:	4413      	add	r3, r2
 8008d68:	009b      	lsls	r3, r3, #2
 8008d6a:	440b      	add	r3, r1
 8008d6c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008d70:	2201      	movs	r2, #1
 8008d72:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008d74:	6a3b      	ldr	r3, [r7, #32]
 8008d76:	699b      	ldr	r3, [r3, #24]
 8008d78:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008d7c:	6a3b      	ldr	r3, [r7, #32]
 8008d7e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008d80:	6a3b      	ldr	r3, [r7, #32]
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10a      	bne.n	8008da2 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	69fa      	ldr	r2, [r7, #28]
 8008d96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d9e:	6053      	str	r3, [r2, #4]
            break;
 8008da0:	e007      	b.n	8008db2 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da4:	3301      	adds	r3, #1
 8008da6:	627b      	str	r3, [r7, #36]	; 0x24
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d3b4      	bcc.n	8008d1c <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	695a      	ldr	r2, [r3, #20]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008dc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f005 f9d0 	bl	800e16c <USB_ReadInterrupts>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dd6:	d10a      	bne.n	8008dee <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f00a f8ff 	bl	8012fdc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	695a      	ldr	r2, [r3, #20]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008dec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4618      	mov	r0, r3
 8008df4:	f005 f9ba 	bl	800e16c <USB_ReadInterrupts>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	f003 0304 	and.w	r3, r3, #4
 8008dfe:	2b04      	cmp	r3, #4
 8008e00:	d115      	bne.n	8008e2e <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	f003 0304 	and.w	r3, r3, #4
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d002      	beq.n	8008e1a <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f00a f8ef 	bl	8012ff8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	6859      	ldr	r1, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	69ba      	ldr	r2, [r7, #24]
 8008e26:	430a      	orrs	r2, r1
 8008e28:	605a      	str	r2, [r3, #4]
 8008e2a:	e000      	b.n	8008e2e <HAL_PCD_IRQHandler+0x920>
      return;
 8008e2c:	bf00      	nop
    }
  }
}
 8008e2e:	3734      	adds	r7, #52	; 0x34
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd90      	pop	{r4, r7, pc}

08008e34 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b082      	sub	sp, #8
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d101      	bne.n	8008e4e <HAL_PCD_SetAddress+0x1a>
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	e013      	b.n	8008e76 <HAL_PCD_SetAddress+0x42>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2201      	movs	r2, #1
 8008e52:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	78fa      	ldrb	r2, [r7, #3]
 8008e5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	78fa      	ldrb	r2, [r7, #3]
 8008e64:	4611      	mov	r1, r2
 8008e66:	4618      	mov	r0, r3
 8008e68:	f005 f918 	bl	800e09c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3708      	adds	r7, #8
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b084      	sub	sp, #16
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
 8008e86:	4608      	mov	r0, r1
 8008e88:	4611      	mov	r1, r2
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	70fb      	strb	r3, [r7, #3]
 8008e90:	460b      	mov	r3, r1
 8008e92:	803b      	strh	r3, [r7, #0]
 8008e94:	4613      	mov	r3, r2
 8008e96:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008e9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	da0f      	bge.n	8008ec4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ea4:	78fb      	ldrb	r3, [r7, #3]
 8008ea6:	f003 020f 	and.w	r2, r3, #15
 8008eaa:	4613      	mov	r3, r2
 8008eac:	00db      	lsls	r3, r3, #3
 8008eae:	4413      	add	r3, r2
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	3338      	adds	r3, #56	; 0x38
 8008eb4:	687a      	ldr	r2, [r7, #4]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	3304      	adds	r3, #4
 8008eba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	705a      	strb	r2, [r3, #1]
 8008ec2:	e00f      	b.n	8008ee4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008ec4:	78fb      	ldrb	r3, [r7, #3]
 8008ec6:	f003 020f 	and.w	r2, r3, #15
 8008eca:	4613      	mov	r3, r2
 8008ecc:	00db      	lsls	r3, r3, #3
 8008ece:	4413      	add	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	4413      	add	r3, r2
 8008eda:	3304      	adds	r3, #4
 8008edc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008ee4:	78fb      	ldrb	r3, [r7, #3]
 8008ee6:	f003 030f 	and.w	r3, r3, #15
 8008eea:	b2da      	uxtb	r2, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008ef0:	883a      	ldrh	r2, [r7, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	78ba      	ldrb	r2, [r7, #2]
 8008efa:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	785b      	ldrb	r3, [r3, #1]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d004      	beq.n	8008f0e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f0e:	78bb      	ldrb	r3, [r7, #2]
 8008f10:	2b02      	cmp	r3, #2
 8008f12:	d102      	bne.n	8008f1a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2200      	movs	r2, #0
 8008f18:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d101      	bne.n	8008f28 <HAL_PCD_EP_Open+0xaa>
 8008f24:	2302      	movs	r3, #2
 8008f26:	e00e      	b.n	8008f46 <HAL_PCD_EP_Open+0xc8>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	68f9      	ldr	r1, [r7, #12]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f004 fa3a 	bl	800d3b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008f44:	7afb      	ldrb	r3, [r7, #11]
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3710      	adds	r7, #16
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b084      	sub	sp, #16
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
 8008f56:	460b      	mov	r3, r1
 8008f58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	da0f      	bge.n	8008f82 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f62:	78fb      	ldrb	r3, [r7, #3]
 8008f64:	f003 020f 	and.w	r2, r3, #15
 8008f68:	4613      	mov	r3, r2
 8008f6a:	00db      	lsls	r3, r3, #3
 8008f6c:	4413      	add	r3, r2
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	3338      	adds	r3, #56	; 0x38
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	4413      	add	r3, r2
 8008f76:	3304      	adds	r3, #4
 8008f78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	705a      	strb	r2, [r3, #1]
 8008f80:	e00f      	b.n	8008fa2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f82:	78fb      	ldrb	r3, [r7, #3]
 8008f84:	f003 020f 	and.w	r2, r3, #15
 8008f88:	4613      	mov	r3, r2
 8008f8a:	00db      	lsls	r3, r3, #3
 8008f8c:	4413      	add	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	4413      	add	r3, r2
 8008f98:	3304      	adds	r3, #4
 8008f9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008fa2:	78fb      	ldrb	r3, [r7, #3]
 8008fa4:	f003 030f 	and.w	r3, r3, #15
 8008fa8:	b2da      	uxtb	r2, r3
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d101      	bne.n	8008fbc <HAL_PCD_EP_Close+0x6e>
 8008fb8:	2302      	movs	r3, #2
 8008fba:	e00e      	b.n	8008fda <HAL_PCD_EP_Close+0x8c>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68f9      	ldr	r1, [r7, #12]
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f004 fa78 	bl	800d4c0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b086      	sub	sp, #24
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	60f8      	str	r0, [r7, #12]
 8008fea:	607a      	str	r2, [r7, #4]
 8008fec:	603b      	str	r3, [r7, #0]
 8008fee:	460b      	mov	r3, r1
 8008ff0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008ff2:	7afb      	ldrb	r3, [r7, #11]
 8008ff4:	f003 020f 	and.w	r2, r3, #15
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	00db      	lsls	r3, r3, #3
 8008ffc:	4413      	add	r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009004:	68fa      	ldr	r2, [r7, #12]
 8009006:	4413      	add	r3, r2
 8009008:	3304      	adds	r3, #4
 800900a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	683a      	ldr	r2, [r7, #0]
 8009016:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	2200      	movs	r2, #0
 800901c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	2200      	movs	r2, #0
 8009022:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009024:	7afb      	ldrb	r3, [r7, #11]
 8009026:	f003 030f 	and.w	r3, r3, #15
 800902a:	b2da      	uxtb	r2, r3
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009030:	7afb      	ldrb	r3, [r7, #11]
 8009032:	f003 030f 	and.w	r3, r3, #15
 8009036:	2b00      	cmp	r3, #0
 8009038:	d106      	bne.n	8009048 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	6979      	ldr	r1, [r7, #20]
 8009040:	4618      	mov	r0, r3
 8009042:	f004 fcf9 	bl	800da38 <USB_EP0StartXfer>
 8009046:	e005      	b.n	8009054 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	6979      	ldr	r1, [r7, #20]
 800904e:	4618      	mov	r0, r3
 8009050:	f004 fb12 	bl	800d678 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3718      	adds	r7, #24
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800905e:	b480      	push	{r7}
 8009060:	b083      	sub	sp, #12
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
 8009066:	460b      	mov	r3, r1
 8009068:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800906a:	78fb      	ldrb	r3, [r7, #3]
 800906c:	f003 020f 	and.w	r2, r3, #15
 8009070:	6879      	ldr	r1, [r7, #4]
 8009072:	4613      	mov	r3, r2
 8009074:	00db      	lsls	r3, r3, #3
 8009076:	4413      	add	r3, r2
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	440b      	add	r3, r1
 800907c:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8009080:	681b      	ldr	r3, [r3, #0]
}
 8009082:	4618      	mov	r0, r3
 8009084:	370c      	adds	r7, #12
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr

0800908e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800908e:	b580      	push	{r7, lr}
 8009090:	b086      	sub	sp, #24
 8009092:	af00      	add	r7, sp, #0
 8009094:	60f8      	str	r0, [r7, #12]
 8009096:	607a      	str	r2, [r7, #4]
 8009098:	603b      	str	r3, [r7, #0]
 800909a:	460b      	mov	r3, r1
 800909c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800909e:	7afb      	ldrb	r3, [r7, #11]
 80090a0:	f003 020f 	and.w	r2, r3, #15
 80090a4:	4613      	mov	r3, r2
 80090a6:	00db      	lsls	r3, r3, #3
 80090a8:	4413      	add	r3, r2
 80090aa:	009b      	lsls	r3, r3, #2
 80090ac:	3338      	adds	r3, #56	; 0x38
 80090ae:	68fa      	ldr	r2, [r7, #12]
 80090b0:	4413      	add	r3, r2
 80090b2:	3304      	adds	r3, #4
 80090b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	683a      	ldr	r2, [r7, #0]
 80090c0:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	2200      	movs	r2, #0
 80090c6:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	2201      	movs	r2, #1
 80090cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80090ce:	7afb      	ldrb	r3, [r7, #11]
 80090d0:	f003 030f 	and.w	r3, r3, #15
 80090d4:	b2da      	uxtb	r2, r3
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80090da:	7afb      	ldrb	r3, [r7, #11]
 80090dc:	f003 030f 	and.w	r3, r3, #15
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d106      	bne.n	80090f2 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	6979      	ldr	r1, [r7, #20]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f004 fca4 	bl	800da38 <USB_EP0StartXfer>
 80090f0:	e005      	b.n	80090fe <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	6979      	ldr	r1, [r7, #20]
 80090f8:	4618      	mov	r0, r3
 80090fa:	f004 fabd 	bl	800d678 <USB_EPStartXfer>
  }

  return HAL_OK;
 80090fe:	2300      	movs	r3, #0
}
 8009100:	4618      	mov	r0, r3
 8009102:	3718      	adds	r7, #24
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	460b      	mov	r3, r1
 8009112:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009114:	78fb      	ldrb	r3, [r7, #3]
 8009116:	f003 020f 	and.w	r2, r3, #15
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	429a      	cmp	r2, r3
 8009120:	d901      	bls.n	8009126 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e04e      	b.n	80091c4 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009126:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800912a:	2b00      	cmp	r3, #0
 800912c:	da0f      	bge.n	800914e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	f003 020f 	and.w	r2, r3, #15
 8009134:	4613      	mov	r3, r2
 8009136:	00db      	lsls	r3, r3, #3
 8009138:	4413      	add	r3, r2
 800913a:	009b      	lsls	r3, r3, #2
 800913c:	3338      	adds	r3, #56	; 0x38
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	4413      	add	r3, r2
 8009142:	3304      	adds	r3, #4
 8009144:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2201      	movs	r2, #1
 800914a:	705a      	strb	r2, [r3, #1]
 800914c:	e00d      	b.n	800916a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800914e:	78fa      	ldrb	r2, [r7, #3]
 8009150:	4613      	mov	r3, r2
 8009152:	00db      	lsls	r3, r3, #3
 8009154:	4413      	add	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	4413      	add	r3, r2
 8009160:	3304      	adds	r3, #4
 8009162:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2200      	movs	r2, #0
 8009168:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2201      	movs	r2, #1
 800916e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009170:	78fb      	ldrb	r3, [r7, #3]
 8009172:	f003 030f 	and.w	r3, r3, #15
 8009176:	b2da      	uxtb	r2, r3
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009182:	2b01      	cmp	r3, #1
 8009184:	d101      	bne.n	800918a <HAL_PCD_EP_SetStall+0x82>
 8009186:	2302      	movs	r3, #2
 8009188:	e01c      	b.n	80091c4 <HAL_PCD_EP_SetStall+0xbc>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2201      	movs	r2, #1
 800918e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68f9      	ldr	r1, [r7, #12]
 8009198:	4618      	mov	r0, r3
 800919a:	f004 feab 	bl	800def4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800919e:	78fb      	ldrb	r3, [r7, #3]
 80091a0:	f003 030f 	and.w	r3, r3, #15
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d108      	bne.n	80091ba <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80091b2:	4619      	mov	r1, r3
 80091b4:	4610      	mov	r0, r2
 80091b6:	f005 f89d 	bl	800e2f4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80091c2:	2300      	movs	r3, #0
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	460b      	mov	r3, r1
 80091d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80091d8:	78fb      	ldrb	r3, [r7, #3]
 80091da:	f003 020f 	and.w	r2, r3, #15
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d901      	bls.n	80091ea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80091e6:	2301      	movs	r3, #1
 80091e8:	e042      	b.n	8009270 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80091ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	da0f      	bge.n	8009212 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80091f2:	78fb      	ldrb	r3, [r7, #3]
 80091f4:	f003 020f 	and.w	r2, r3, #15
 80091f8:	4613      	mov	r3, r2
 80091fa:	00db      	lsls	r3, r3, #3
 80091fc:	4413      	add	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	3338      	adds	r3, #56	; 0x38
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	4413      	add	r3, r2
 8009206:	3304      	adds	r3, #4
 8009208:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2201      	movs	r2, #1
 800920e:	705a      	strb	r2, [r3, #1]
 8009210:	e00f      	b.n	8009232 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009212:	78fb      	ldrb	r3, [r7, #3]
 8009214:	f003 020f 	and.w	r2, r3, #15
 8009218:	4613      	mov	r3, r2
 800921a:	00db      	lsls	r3, r3, #3
 800921c:	4413      	add	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	4413      	add	r3, r2
 8009228:	3304      	adds	r3, #4
 800922a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2200      	movs	r2, #0
 8009230:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009238:	78fb      	ldrb	r3, [r7, #3]
 800923a:	f003 030f 	and.w	r3, r3, #15
 800923e:	b2da      	uxtb	r2, r3
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800924a:	2b01      	cmp	r3, #1
 800924c:	d101      	bne.n	8009252 <HAL_PCD_EP_ClrStall+0x86>
 800924e:	2302      	movs	r3, #2
 8009250:	e00e      	b.n	8009270 <HAL_PCD_EP_ClrStall+0xa4>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2201      	movs	r2, #1
 8009256:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	68f9      	ldr	r1, [r7, #12]
 8009260:	4618      	mov	r0, r3
 8009262:	f004 feb5 	bl	800dfd0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3710      	adds	r7, #16
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	460b      	mov	r3, r1
 8009282:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009284:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009288:	2b00      	cmp	r3, #0
 800928a:	da0c      	bge.n	80092a6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800928c:	78fb      	ldrb	r3, [r7, #3]
 800928e:	f003 020f 	and.w	r2, r3, #15
 8009292:	4613      	mov	r3, r2
 8009294:	00db      	lsls	r3, r3, #3
 8009296:	4413      	add	r3, r2
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	3338      	adds	r3, #56	; 0x38
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	4413      	add	r3, r2
 80092a0:	3304      	adds	r3, #4
 80092a2:	60fb      	str	r3, [r7, #12]
 80092a4:	e00c      	b.n	80092c0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80092a6:	78fb      	ldrb	r3, [r7, #3]
 80092a8:	f003 020f 	and.w	r2, r3, #15
 80092ac:	4613      	mov	r3, r2
 80092ae:	00db      	lsls	r3, r3, #3
 80092b0:	4413      	add	r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	4413      	add	r3, r2
 80092bc:	3304      	adds	r3, #4
 80092be:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	68f9      	ldr	r1, [r7, #12]
 80092c6:	4618      	mov	r0, r3
 80092c8:	f004 fcd8 	bl	800dc7c <USB_EPStopXfer>
 80092cc:	4603      	mov	r3, r0
 80092ce:	72fb      	strb	r3, [r7, #11]

  return ret;
 80092d0:	7afb      	ldrb	r3, [r7, #11]
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3710      	adds	r7, #16
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b088      	sub	sp, #32
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
 80092e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80092ee:	683a      	ldr	r2, [r7, #0]
 80092f0:	4613      	mov	r3, r2
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	4413      	add	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	3338      	adds	r3, #56	; 0x38
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	4413      	add	r3, r2
 80092fe:	3304      	adds	r3, #4
 8009300:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6a1a      	ldr	r2, [r3, #32]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	699b      	ldr	r3, [r3, #24]
 800930a:	429a      	cmp	r2, r3
 800930c:	d901      	bls.n	8009312 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e067      	b.n	80093e2 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	699a      	ldr	r2, [r3, #24]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	6a1b      	ldr	r3, [r3, #32]
 800931a:	1ad3      	subs	r3, r2, r3
 800931c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	69fa      	ldr	r2, [r7, #28]
 8009324:	429a      	cmp	r2, r3
 8009326:	d902      	bls.n	800932e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800932e:	69fb      	ldr	r3, [r7, #28]
 8009330:	3303      	adds	r3, #3
 8009332:	089b      	lsrs	r3, r3, #2
 8009334:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009336:	e026      	b.n	8009386 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	699a      	ldr	r2, [r3, #24]
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6a1b      	ldr	r3, [r3, #32]
 8009340:	1ad3      	subs	r3, r2, r3
 8009342:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	69fa      	ldr	r2, [r7, #28]
 800934a:	429a      	cmp	r2, r3
 800934c:	d902      	bls.n	8009354 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	68db      	ldr	r3, [r3, #12]
 8009352:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009354:	69fb      	ldr	r3, [r7, #28]
 8009356:	3303      	adds	r3, #3
 8009358:	089b      	lsrs	r3, r3, #2
 800935a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6919      	ldr	r1, [r3, #16]
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	b2da      	uxtb	r2, r3
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	b29b      	uxth	r3, r3
 8009368:	6978      	ldr	r0, [r7, #20]
 800936a:	f004 fd31 	bl	800ddd0 <USB_WritePacket>

    ep->xfer_buff  += len;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	691a      	ldr	r2, [r3, #16]
 8009372:	69fb      	ldr	r3, [r7, #28]
 8009374:	441a      	add	r2, r3
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6a1a      	ldr	r2, [r3, #32]
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	441a      	add	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	015a      	lsls	r2, r3, #5
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	4413      	add	r3, r2
 800938e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009392:	699b      	ldr	r3, [r3, #24]
 8009394:	b29b      	uxth	r3, r3
 8009396:	69ba      	ldr	r2, [r7, #24]
 8009398:	429a      	cmp	r2, r3
 800939a:	d809      	bhi.n	80093b0 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	6a1a      	ldr	r2, [r3, #32]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d203      	bcs.n	80093b0 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d1c3      	bne.n	8009338 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	699a      	ldr	r2, [r3, #24]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6a1b      	ldr	r3, [r3, #32]
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d811      	bhi.n	80093e0 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	f003 030f 	and.w	r3, r3, #15
 80093c2:	2201      	movs	r2, #1
 80093c4:	fa02 f303 	lsl.w	r3, r2, r3
 80093c8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	43db      	mvns	r3, r3
 80093d6:	6939      	ldr	r1, [r7, #16]
 80093d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093dc:	4013      	ands	r3, r2
 80093de:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80093e0:	2300      	movs	r3, #0
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3720      	adds	r7, #32
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
	...

080093ec <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	333c      	adds	r3, #60	; 0x3c
 8009404:	3304      	adds	r3, #4
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	015a      	lsls	r2, r3, #5
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	4413      	add	r3, r2
 8009412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	4a19      	ldr	r2, [pc, #100]	; (8009484 <PCD_EP_OutXfrComplete_int+0x98>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d124      	bne.n	800946c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009428:	2b00      	cmp	r3, #0
 800942a:	d00a      	beq.n	8009442 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	4413      	add	r3, r2
 8009434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009438:	461a      	mov	r2, r3
 800943a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800943e:	6093      	str	r3, [r2, #8]
 8009440:	e01a      	b.n	8009478 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	f003 0320 	and.w	r3, r3, #32
 8009448:	2b00      	cmp	r3, #0
 800944a:	d008      	beq.n	800945e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	015a      	lsls	r2, r3, #5
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	4413      	add	r3, r2
 8009454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009458:	461a      	mov	r2, r3
 800945a:	2320      	movs	r3, #32
 800945c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	b2db      	uxtb	r3, r3
 8009462:	4619      	mov	r1, r3
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f009 fce5 	bl	8012e34 <HAL_PCD_DataOutStageCallback>
 800946a:	e005      	b.n	8009478 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	b2db      	uxtb	r3, r3
 8009470:	4619      	mov	r1, r3
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f009 fcde 	bl	8012e34 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009478:	2300      	movs	r3, #0
}
 800947a:	4618      	mov	r0, r3
 800947c:	3718      	adds	r7, #24
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
 8009482:	bf00      	nop
 8009484:	4f54310a 	.word	0x4f54310a

08009488 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b086      	sub	sp, #24
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	333c      	adds	r3, #60	; 0x3c
 80094a0:	3304      	adds	r3, #4
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	015a      	lsls	r2, r3, #5
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	4413      	add	r3, r2
 80094ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	4a0c      	ldr	r2, [pc, #48]	; (80094ec <PCD_EP_OutSetupPacket_int+0x64>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d90e      	bls.n	80094dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d009      	beq.n	80094dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	015a      	lsls	r2, r3, #5
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	4413      	add	r3, r2
 80094d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094d4:	461a      	mov	r2, r3
 80094d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f009 fc97 	bl	8012e10 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80094e2:	2300      	movs	r3, #0
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3718      	adds	r7, #24
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	4f54300a 	.word	0x4f54300a

080094f0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	460b      	mov	r3, r1
 80094fa:	70fb      	strb	r3, [r7, #3]
 80094fc:	4613      	mov	r3, r2
 80094fe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009506:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009508:	78fb      	ldrb	r3, [r7, #3]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d107      	bne.n	800951e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800950e:	883b      	ldrh	r3, [r7, #0]
 8009510:	0419      	lsls	r1, r3, #16
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	68ba      	ldr	r2, [r7, #8]
 8009518:	430a      	orrs	r2, r1
 800951a:	629a      	str	r2, [r3, #40]	; 0x28
 800951c:	e028      	b.n	8009570 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009524:	0c1b      	lsrs	r3, r3, #16
 8009526:	68ba      	ldr	r2, [r7, #8]
 8009528:	4413      	add	r3, r2
 800952a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800952c:	2300      	movs	r3, #0
 800952e:	73fb      	strb	r3, [r7, #15]
 8009530:	e00d      	b.n	800954e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	7bfb      	ldrb	r3, [r7, #15]
 8009538:	3340      	adds	r3, #64	; 0x40
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	4413      	add	r3, r2
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	0c1b      	lsrs	r3, r3, #16
 8009542:	68ba      	ldr	r2, [r7, #8]
 8009544:	4413      	add	r3, r2
 8009546:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009548:	7bfb      	ldrb	r3, [r7, #15]
 800954a:	3301      	adds	r3, #1
 800954c:	73fb      	strb	r3, [r7, #15]
 800954e:	7bfa      	ldrb	r2, [r7, #15]
 8009550:	78fb      	ldrb	r3, [r7, #3]
 8009552:	3b01      	subs	r3, #1
 8009554:	429a      	cmp	r2, r3
 8009556:	d3ec      	bcc.n	8009532 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009558:	883b      	ldrh	r3, [r7, #0]
 800955a:	0418      	lsls	r0, r3, #16
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6819      	ldr	r1, [r3, #0]
 8009560:	78fb      	ldrb	r3, [r7, #3]
 8009562:	3b01      	subs	r3, #1
 8009564:	68ba      	ldr	r2, [r7, #8]
 8009566:	4302      	orrs	r2, r0
 8009568:	3340      	adds	r3, #64	; 0x40
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	440b      	add	r3, r1
 800956e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009570:	2300      	movs	r3, #0
}
 8009572:	4618      	mov	r0, r3
 8009574:	3714      	adds	r7, #20
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr

0800957e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800957e:	b480      	push	{r7}
 8009580:	b083      	sub	sp, #12
 8009582:	af00      	add	r7, sp, #0
 8009584:	6078      	str	r0, [r7, #4]
 8009586:	460b      	mov	r3, r1
 8009588:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	887a      	ldrh	r2, [r7, #2]
 8009590:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009592:	2300      	movs	r3, #0
}
 8009594:	4618      	mov	r0, r3
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b085      	sub	sp, #20
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	699b      	ldr	r3, [r3, #24]
 80095c2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095d2:	f043 0303 	orr.w	r3, r3, #3
 80095d6:	68fa      	ldr	r2, [r7, #12]
 80095d8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80095da:	2300      	movs	r3, #0
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3714      	adds	r7, #20
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr

080095e8 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b082      	sub	sp, #8
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
 80095f0:	460b      	mov	r3, r1
 80095f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095fa:	d104      	bne.n	8009606 <HAL_PWR_EnterSTOPMode+0x1e>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 80095fc:	78fb      	ldrb	r3, [r7, #3]
 80095fe:	4618      	mov	r0, r3
 8009600:	f000 f908 	bl	8009814 <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
  }
}
 8009604:	e003      	b.n	800960e <HAL_PWR_EnterSTOPMode+0x26>
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 8009606:	78fb      	ldrb	r3, [r7, #3]
 8009608:	4618      	mov	r0, r3
 800960a:	f000 f8d9 	bl	80097c0 <HAL_PWREx_EnterSTOP0Mode>
}
 800960e:	bf00      	nop
 8009610:	3708      	adds	r7, #8
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}
	...

08009618 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009618:	b480      	push	{r7}
 800961a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800961c:	4b0d      	ldr	r3, [pc, #52]	; (8009654 <HAL_PWREx_GetVoltageRange+0x3c>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009628:	d102      	bne.n	8009630 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800962a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800962e:	e00b      	b.n	8009648 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8009630:	4b08      	ldr	r3, [pc, #32]	; (8009654 <HAL_PWREx_GetVoltageRange+0x3c>)
 8009632:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800963a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800963e:	d102      	bne.n	8009646 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8009640:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009644:	e000      	b.n	8009648 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8009646:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8009648:	4618      	mov	r0, r3
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr
 8009652:	bf00      	nop
 8009654:	40007000 	.word	0x40007000

08009658 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009658:	b480      	push	{r7}
 800965a:	b085      	sub	sp, #20
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d141      	bne.n	80096ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009666:	4b4b      	ldr	r3, [pc, #300]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800966e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009672:	d131      	bne.n	80096d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009674:	4b47      	ldr	r3, [pc, #284]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009676:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800967a:	4a46      	ldr	r2, [pc, #280]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800967c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009680:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009684:	4b43      	ldr	r3, [pc, #268]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800968c:	4a41      	ldr	r2, [pc, #260]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800968e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009692:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8009694:	4b40      	ldr	r3, [pc, #256]	; (8009798 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	2232      	movs	r2, #50	; 0x32
 800969a:	fb02 f303 	mul.w	r3, r2, r3
 800969e:	4a3f      	ldr	r2, [pc, #252]	; (800979c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80096a0:	fba2 2303 	umull	r2, r3, r2, r3
 80096a4:	0c9b      	lsrs	r3, r3, #18
 80096a6:	3301      	adds	r3, #1
 80096a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096aa:	e002      	b.n	80096b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	3b01      	subs	r3, #1
 80096b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096b2:	4b38      	ldr	r3, [pc, #224]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096b4:	695b      	ldr	r3, [r3, #20]
 80096b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096be:	d102      	bne.n	80096c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d1f2      	bne.n	80096ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80096c6:	4b33      	ldr	r3, [pc, #204]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096c8:	695b      	ldr	r3, [r3, #20]
 80096ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096d2:	d158      	bne.n	8009786 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80096d4:	2303      	movs	r3, #3
 80096d6:	e057      	b.n	8009788 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80096d8:	4b2e      	ldr	r3, [pc, #184]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096de:	4a2d      	ldr	r2, [pc, #180]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80096e8:	e04d      	b.n	8009786 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096f0:	d141      	bne.n	8009776 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80096f2:	4b28      	ldr	r3, [pc, #160]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80096fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096fe:	d131      	bne.n	8009764 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009700:	4b24      	ldr	r3, [pc, #144]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009706:	4a23      	ldr	r2, [pc, #140]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009708:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800970c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009710:	4b20      	ldr	r3, [pc, #128]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009718:	4a1e      	ldr	r2, [pc, #120]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800971a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800971e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8009720:	4b1d      	ldr	r3, [pc, #116]	; (8009798 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2232      	movs	r2, #50	; 0x32
 8009726:	fb02 f303 	mul.w	r3, r2, r3
 800972a:	4a1c      	ldr	r2, [pc, #112]	; (800979c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800972c:	fba2 2303 	umull	r2, r3, r2, r3
 8009730:	0c9b      	lsrs	r3, r3, #18
 8009732:	3301      	adds	r3, #1
 8009734:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009736:	e002      	b.n	800973e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	3b01      	subs	r3, #1
 800973c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800973e:	4b15      	ldr	r3, [pc, #84]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009740:	695b      	ldr	r3, [r3, #20]
 8009742:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800974a:	d102      	bne.n	8009752 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1f2      	bne.n	8009738 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009752:	4b10      	ldr	r3, [pc, #64]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009754:	695b      	ldr	r3, [r3, #20]
 8009756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800975a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800975e:	d112      	bne.n	8009786 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009760:	2303      	movs	r3, #3
 8009762:	e011      	b.n	8009788 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009764:	4b0b      	ldr	r3, [pc, #44]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009766:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800976a:	4a0a      	ldr	r2, [pc, #40]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800976c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009770:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009774:	e007      	b.n	8009786 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009776:	4b07      	ldr	r3, [pc, #28]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800977e:	4a05      	ldr	r2, [pc, #20]	; (8009794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009780:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009784:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3714      	adds	r7, #20
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr
 8009794:	40007000 	.word	0x40007000
 8009798:	20000208 	.word	0x20000208
 800979c:	431bde83 	.word	0x431bde83

080097a0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80097a0:	b480      	push	{r7}
 80097a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80097a4:	4b05      	ldr	r3, [pc, #20]	; (80097bc <HAL_PWREx_EnableVddUSB+0x1c>)
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	4a04      	ldr	r2, [pc, #16]	; (80097bc <HAL_PWREx_EnableVddUSB+0x1c>)
 80097aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097ae:	6053      	str	r3, [r2, #4]
}
 80097b0:	bf00      	nop
 80097b2:	46bd      	mov	sp, r7
 80097b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b8:	4770      	bx	lr
 80097ba:	bf00      	nop
 80097bc:	40007000 	.word	0x40007000

080097c0 <HAL_PWREx_EnterSTOP0Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	4603      	mov	r3, r0
 80097c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 80097ca:	4b10      	ldr	r3, [pc, #64]	; (800980c <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a0f      	ldr	r2, [pc, #60]	; (800980c <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 80097d0:	f023 0307 	bic.w	r3, r3, #7
 80097d4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80097d6:	4b0e      	ldr	r3, [pc, #56]	; (8009810 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	4a0d      	ldr	r2, [pc, #52]	; (8009810 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80097dc:	f043 0304 	orr.w	r3, r3, #4
 80097e0:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80097e2:	79fb      	ldrb	r3, [r7, #7]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d101      	bne.n	80097ec <HAL_PWREx_EnterSTOP0Mode+0x2c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80097e8:	bf30      	wfi
 80097ea:	e002      	b.n	80097f2 <HAL_PWREx_EnterSTOP0Mode+0x32>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80097ec:	bf40      	sev
    __WFE();
 80097ee:	bf20      	wfe
    __WFE();
 80097f0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80097f2:	4b07      	ldr	r3, [pc, #28]	; (8009810 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80097f4:	691b      	ldr	r3, [r3, #16]
 80097f6:	4a06      	ldr	r2, [pc, #24]	; (8009810 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80097f8:	f023 0304 	bic.w	r3, r3, #4
 80097fc:	6113      	str	r3, [r2, #16]
}
 80097fe:	bf00      	nop
 8009800:	370c      	adds	r7, #12
 8009802:	46bd      	mov	sp, r7
 8009804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009808:	4770      	bx	lr
 800980a:	bf00      	nop
 800980c:	40007000 	.word	0x40007000
 8009810:	e000ed00 	.word	0xe000ed00

08009814 <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
 800981a:	4603      	mov	r3, r0
 800981c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 800981e:	4b11      	ldr	r3, [pc, #68]	; (8009864 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f023 0307 	bic.w	r3, r3, #7
 8009826:	4a0f      	ldr	r2, [pc, #60]	; (8009864 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8009828:	f043 0301 	orr.w	r3, r3, #1
 800982c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800982e:	4b0e      	ldr	r3, [pc, #56]	; (8009868 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009830:	691b      	ldr	r3, [r3, #16]
 8009832:	4a0d      	ldr	r2, [pc, #52]	; (8009868 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009834:	f043 0304 	orr.w	r3, r3, #4
 8009838:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800983a:	79fb      	ldrb	r3, [r7, #7]
 800983c:	2b01      	cmp	r3, #1
 800983e:	d101      	bne.n	8009844 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009840:	bf30      	wfi
 8009842:	e002      	b.n	800984a <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009844:	bf40      	sev
    __WFE();
 8009846:	bf20      	wfe
    __WFE();
 8009848:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800984a:	4b07      	ldr	r3, [pc, #28]	; (8009868 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	4a06      	ldr	r2, [pc, #24]	; (8009868 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009850:	f023 0304 	bic.w	r3, r3, #4
 8009854:	6113      	str	r3, [r2, #16]
}
 8009856:	bf00      	nop
 8009858:	370c      	adds	r7, #12
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop
 8009864:	40007000 	.word	0x40007000
 8009868:	e000ed00 	.word	0xe000ed00

0800986c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b08a      	sub	sp, #40	; 0x28
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d102      	bne.n	8009880 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	f000 bc68 	b.w	800a150 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009880:	4b97      	ldr	r3, [pc, #604]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	f003 030c 	and.w	r3, r3, #12
 8009888:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800988a:	4b95      	ldr	r3, [pc, #596]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 800988c:	68db      	ldr	r3, [r3, #12]
 800988e:	f003 0303 	and.w	r3, r3, #3
 8009892:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f003 0310 	and.w	r3, r3, #16
 800989c:	2b00      	cmp	r3, #0
 800989e:	f000 80e6 	beq.w	8009a6e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80098a2:	6a3b      	ldr	r3, [r7, #32]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d007      	beq.n	80098b8 <HAL_RCC_OscConfig+0x4c>
 80098a8:	6a3b      	ldr	r3, [r7, #32]
 80098aa:	2b0c      	cmp	r3, #12
 80098ac:	f040 808d 	bne.w	80099ca <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	f040 8089 	bne.w	80099ca <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80098b8:	4b89      	ldr	r3, [pc, #548]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f003 0302 	and.w	r3, r3, #2
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d006      	beq.n	80098d2 <HAL_RCC_OscConfig+0x66>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	69db      	ldr	r3, [r3, #28]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d102      	bne.n	80098d2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	f000 bc3f 	b.w	800a150 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80098d6:	4b82      	ldr	r3, [pc, #520]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f003 0308 	and.w	r3, r3, #8
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d004      	beq.n	80098ec <HAL_RCC_OscConfig+0x80>
 80098e2:	4b7f      	ldr	r3, [pc, #508]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80098ea:	e005      	b.n	80098f8 <HAL_RCC_OscConfig+0x8c>
 80098ec:	4b7c      	ldr	r3, [pc, #496]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 80098ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80098f2:	091b      	lsrs	r3, r3, #4
 80098f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d224      	bcs.n	8009946 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009900:	4618      	mov	r0, r3
 8009902:	f000 fe47 	bl	800a594 <RCC_SetFlashLatencyFromMSIRange>
 8009906:	4603      	mov	r3, r0
 8009908:	2b00      	cmp	r3, #0
 800990a:	d002      	beq.n	8009912 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800990c:	2301      	movs	r3, #1
 800990e:	f000 bc1f 	b.w	800a150 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009912:	4b73      	ldr	r3, [pc, #460]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a72      	ldr	r2, [pc, #456]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009918:	f043 0308 	orr.w	r3, r3, #8
 800991c:	6013      	str	r3, [r2, #0]
 800991e:	4b70      	ldr	r3, [pc, #448]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992a:	496d      	ldr	r1, [pc, #436]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 800992c:	4313      	orrs	r3, r2
 800992e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009930:	4b6b      	ldr	r3, [pc, #428]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6a1b      	ldr	r3, [r3, #32]
 800993c:	021b      	lsls	r3, r3, #8
 800993e:	4968      	ldr	r1, [pc, #416]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009940:	4313      	orrs	r3, r2
 8009942:	604b      	str	r3, [r1, #4]
 8009944:	e025      	b.n	8009992 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009946:	4b66      	ldr	r3, [pc, #408]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a65      	ldr	r2, [pc, #404]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 800994c:	f043 0308 	orr.w	r3, r3, #8
 8009950:	6013      	str	r3, [r2, #0]
 8009952:	4b63      	ldr	r3, [pc, #396]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800995e:	4960      	ldr	r1, [pc, #384]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009960:	4313      	orrs	r3, r2
 8009962:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009964:	4b5e      	ldr	r3, [pc, #376]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6a1b      	ldr	r3, [r3, #32]
 8009970:	021b      	lsls	r3, r3, #8
 8009972:	495b      	ldr	r1, [pc, #364]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009974:	4313      	orrs	r3, r2
 8009976:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009978:	6a3b      	ldr	r3, [r7, #32]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d109      	bne.n	8009992 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009982:	4618      	mov	r0, r3
 8009984:	f000 fe06 	bl	800a594 <RCC_SetFlashLatencyFromMSIRange>
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800998e:	2301      	movs	r3, #1
 8009990:	e3de      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009992:	f000 fd21 	bl	800a3d8 <HAL_RCC_GetSysClockFreq>
 8009996:	4602      	mov	r2, r0
 8009998:	4b51      	ldr	r3, [pc, #324]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	091b      	lsrs	r3, r3, #4
 800999e:	f003 030f 	and.w	r3, r3, #15
 80099a2:	4950      	ldr	r1, [pc, #320]	; (8009ae4 <HAL_RCC_OscConfig+0x278>)
 80099a4:	5ccb      	ldrb	r3, [r1, r3]
 80099a6:	f003 031f 	and.w	r3, r3, #31
 80099aa:	fa22 f303 	lsr.w	r3, r2, r3
 80099ae:	4a4e      	ldr	r2, [pc, #312]	; (8009ae8 <HAL_RCC_OscConfig+0x27c>)
 80099b0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80099b2:	4b4e      	ldr	r3, [pc, #312]	; (8009aec <HAL_RCC_OscConfig+0x280>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4618      	mov	r0, r3
 80099b8:	f7fb f96c 	bl	8004c94 <HAL_InitTick>
 80099bc:	4603      	mov	r3, r0
 80099be:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80099c0:	7dfb      	ldrb	r3, [r7, #23]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d052      	beq.n	8009a6c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80099c6:	7dfb      	ldrb	r3, [r7, #23]
 80099c8:	e3c2      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	69db      	ldr	r3, [r3, #28]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d032      	beq.n	8009a38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80099d2:	4b43      	ldr	r3, [pc, #268]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a42      	ldr	r2, [pc, #264]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 80099d8:	f043 0301 	orr.w	r3, r3, #1
 80099dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80099de:	f7fb fb47 	bl	8005070 <HAL_GetTick>
 80099e2:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80099e4:	e008      	b.n	80099f8 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80099e6:	f7fb fb43 	bl	8005070 <HAL_GetTick>
 80099ea:	4602      	mov	r2, r0
 80099ec:	69bb      	ldr	r3, [r7, #24]
 80099ee:	1ad3      	subs	r3, r2, r3
 80099f0:	2b02      	cmp	r3, #2
 80099f2:	d901      	bls.n	80099f8 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80099f4:	2303      	movs	r3, #3
 80099f6:	e3ab      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80099f8:	4b39      	ldr	r3, [pc, #228]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f003 0302 	and.w	r3, r3, #2
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d0f0      	beq.n	80099e6 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009a04:	4b36      	ldr	r3, [pc, #216]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a35      	ldr	r2, [pc, #212]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a0a:	f043 0308 	orr.w	r3, r3, #8
 8009a0e:	6013      	str	r3, [r2, #0]
 8009a10:	4b33      	ldr	r3, [pc, #204]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a1c:	4930      	ldr	r1, [pc, #192]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009a22:	4b2f      	ldr	r3, [pc, #188]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a1b      	ldr	r3, [r3, #32]
 8009a2e:	021b      	lsls	r3, r3, #8
 8009a30:	492b      	ldr	r1, [pc, #172]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a32:	4313      	orrs	r3, r2
 8009a34:	604b      	str	r3, [r1, #4]
 8009a36:	e01a      	b.n	8009a6e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009a38:	4b29      	ldr	r3, [pc, #164]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a28      	ldr	r2, [pc, #160]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a3e:	f023 0301 	bic.w	r3, r3, #1
 8009a42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009a44:	f7fb fb14 	bl	8005070 <HAL_GetTick>
 8009a48:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009a4a:	e008      	b.n	8009a5e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009a4c:	f7fb fb10 	bl	8005070 <HAL_GetTick>
 8009a50:	4602      	mov	r2, r0
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d901      	bls.n	8009a5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	e378      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009a5e:	4b20      	ldr	r3, [pc, #128]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f003 0302 	and.w	r3, r3, #2
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1f0      	bne.n	8009a4c <HAL_RCC_OscConfig+0x1e0>
 8009a6a:	e000      	b.n	8009a6e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009a6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f003 0301 	and.w	r3, r3, #1
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d073      	beq.n	8009b62 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009a7a:	6a3b      	ldr	r3, [r7, #32]
 8009a7c:	2b08      	cmp	r3, #8
 8009a7e:	d005      	beq.n	8009a8c <HAL_RCC_OscConfig+0x220>
 8009a80:	6a3b      	ldr	r3, [r7, #32]
 8009a82:	2b0c      	cmp	r3, #12
 8009a84:	d10e      	bne.n	8009aa4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	2b03      	cmp	r3, #3
 8009a8a:	d10b      	bne.n	8009aa4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a8c:	4b14      	ldr	r3, [pc, #80]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d063      	beq.n	8009b60 <HAL_RCC_OscConfig+0x2f4>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d15f      	bne.n	8009b60 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	e355      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	685b      	ldr	r3, [r3, #4]
 8009aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009aac:	d106      	bne.n	8009abc <HAL_RCC_OscConfig+0x250>
 8009aae:	4b0c      	ldr	r3, [pc, #48]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4a0b      	ldr	r2, [pc, #44]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ab8:	6013      	str	r3, [r2, #0]
 8009aba:	e025      	b.n	8009b08 <HAL_RCC_OscConfig+0x29c>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ac4:	d114      	bne.n	8009af0 <HAL_RCC_OscConfig+0x284>
 8009ac6:	4b06      	ldr	r3, [pc, #24]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a05      	ldr	r2, [pc, #20]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009acc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ad0:	6013      	str	r3, [r2, #0]
 8009ad2:	4b03      	ldr	r3, [pc, #12]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a02      	ldr	r2, [pc, #8]	; (8009ae0 <HAL_RCC_OscConfig+0x274>)
 8009ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009adc:	6013      	str	r3, [r2, #0]
 8009ade:	e013      	b.n	8009b08 <HAL_RCC_OscConfig+0x29c>
 8009ae0:	40021000 	.word	0x40021000
 8009ae4:	08016cb8 	.word	0x08016cb8
 8009ae8:	20000208 	.word	0x20000208
 8009aec:	2000020c 	.word	0x2000020c
 8009af0:	4b8f      	ldr	r3, [pc, #572]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a8e      	ldr	r2, [pc, #568]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009afa:	6013      	str	r3, [r2, #0]
 8009afc:	4b8c      	ldr	r3, [pc, #560]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a8b      	ldr	r2, [pc, #556]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d013      	beq.n	8009b38 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b10:	f7fb faae 	bl	8005070 <HAL_GetTick>
 8009b14:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b16:	e008      	b.n	8009b2a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b18:	f7fb faaa 	bl	8005070 <HAL_GetTick>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	69bb      	ldr	r3, [r7, #24]
 8009b20:	1ad3      	subs	r3, r2, r3
 8009b22:	2b64      	cmp	r3, #100	; 0x64
 8009b24:	d901      	bls.n	8009b2a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8009b26:	2303      	movs	r3, #3
 8009b28:	e312      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b2a:	4b81      	ldr	r3, [pc, #516]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d0f0      	beq.n	8009b18 <HAL_RCC_OscConfig+0x2ac>
 8009b36:	e014      	b.n	8009b62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b38:	f7fb fa9a 	bl	8005070 <HAL_GetTick>
 8009b3c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b3e:	e008      	b.n	8009b52 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b40:	f7fb fa96 	bl	8005070 <HAL_GetTick>
 8009b44:	4602      	mov	r2, r0
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	2b64      	cmp	r3, #100	; 0x64
 8009b4c:	d901      	bls.n	8009b52 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8009b4e:	2303      	movs	r3, #3
 8009b50:	e2fe      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b52:	4b77      	ldr	r3, [pc, #476]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d1f0      	bne.n	8009b40 <HAL_RCC_OscConfig+0x2d4>
 8009b5e:	e000      	b.n	8009b62 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 0302 	and.w	r3, r3, #2
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d060      	beq.n	8009c30 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009b6e:	6a3b      	ldr	r3, [r7, #32]
 8009b70:	2b04      	cmp	r3, #4
 8009b72:	d005      	beq.n	8009b80 <HAL_RCC_OscConfig+0x314>
 8009b74:	6a3b      	ldr	r3, [r7, #32]
 8009b76:	2b0c      	cmp	r3, #12
 8009b78:	d119      	bne.n	8009bae <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	2b02      	cmp	r3, #2
 8009b7e:	d116      	bne.n	8009bae <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b80:	4b6b      	ldr	r3, [pc, #428]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d005      	beq.n	8009b98 <HAL_RCC_OscConfig+0x32c>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	68db      	ldr	r3, [r3, #12]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d101      	bne.n	8009b98 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8009b94:	2301      	movs	r3, #1
 8009b96:	e2db      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b98:	4b65      	ldr	r3, [pc, #404]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	691b      	ldr	r3, [r3, #16]
 8009ba4:	061b      	lsls	r3, r3, #24
 8009ba6:	4962      	ldr	r1, [pc, #392]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bac:	e040      	b.n	8009c30 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	68db      	ldr	r3, [r3, #12]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d023      	beq.n	8009bfe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009bb6:	4b5e      	ldr	r3, [pc, #376]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a5d      	ldr	r2, [pc, #372]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bc2:	f7fb fa55 	bl	8005070 <HAL_GetTick>
 8009bc6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009bc8:	e008      	b.n	8009bdc <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bca:	f7fb fa51 	bl	8005070 <HAL_GetTick>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	69bb      	ldr	r3, [r7, #24]
 8009bd2:	1ad3      	subs	r3, r2, r3
 8009bd4:	2b02      	cmp	r3, #2
 8009bd6:	d901      	bls.n	8009bdc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e2b9      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009bdc:	4b54      	ldr	r3, [pc, #336]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d0f0      	beq.n	8009bca <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009be8:	4b51      	ldr	r3, [pc, #324]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	691b      	ldr	r3, [r3, #16]
 8009bf4:	061b      	lsls	r3, r3, #24
 8009bf6:	494e      	ldr	r1, [pc, #312]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	604b      	str	r3, [r1, #4]
 8009bfc:	e018      	b.n	8009c30 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009bfe:	4b4c      	ldr	r3, [pc, #304]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4a4b      	ldr	r2, [pc, #300]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009c04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c0a:	f7fb fa31 	bl	8005070 <HAL_GetTick>
 8009c0e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c10:	e008      	b.n	8009c24 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c12:	f7fb fa2d 	bl	8005070 <HAL_GetTick>
 8009c16:	4602      	mov	r2, r0
 8009c18:	69bb      	ldr	r3, [r7, #24]
 8009c1a:	1ad3      	subs	r3, r2, r3
 8009c1c:	2b02      	cmp	r3, #2
 8009c1e:	d901      	bls.n	8009c24 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8009c20:	2303      	movs	r3, #3
 8009c22:	e295      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c24:	4b42      	ldr	r3, [pc, #264]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d1f0      	bne.n	8009c12 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 0308 	and.w	r3, r3, #8
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f000 8082 	beq.w	8009d42 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	695b      	ldr	r3, [r3, #20]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d05f      	beq.n	8009d06 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8009c46:	4b3a      	ldr	r3, [pc, #232]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c4c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	699a      	ldr	r2, [r3, #24]
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	f003 0310 	and.w	r3, r3, #16
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d037      	beq.n	8009ccc <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	f003 0302 	and.w	r3, r3, #2
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d006      	beq.n	8009c74 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	e26d      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	f003 0301 	and.w	r3, r3, #1
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d01b      	beq.n	8009cb6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8009c7e:	4b2c      	ldr	r3, [pc, #176]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c84:	4a2a      	ldr	r2, [pc, #168]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009c86:	f023 0301 	bic.w	r3, r3, #1
 8009c8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009c8e:	f7fb f9ef 	bl	8005070 <HAL_GetTick>
 8009c92:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c94:	e008      	b.n	8009ca8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c96:	f7fb f9eb 	bl	8005070 <HAL_GetTick>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	69bb      	ldr	r3, [r7, #24]
 8009c9e:	1ad3      	subs	r3, r2, r3
 8009ca0:	2b11      	cmp	r3, #17
 8009ca2:	d901      	bls.n	8009ca8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8009ca4:	2303      	movs	r3, #3
 8009ca6:	e253      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009ca8:	4b21      	ldr	r3, [pc, #132]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cae:	f003 0302 	and.w	r3, r3, #2
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1ef      	bne.n	8009c96 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8009cb6:	4b1e      	ldr	r3, [pc, #120]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cbc:	f023 0210 	bic.w	r2, r3, #16
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	699b      	ldr	r3, [r3, #24]
 8009cc4:	491a      	ldr	r1, [pc, #104]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009ccc:	4b18      	ldr	r3, [pc, #96]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cd2:	4a17      	ldr	r2, [pc, #92]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009cd4:	f043 0301 	orr.w	r3, r3, #1
 8009cd8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cdc:	f7fb f9c8 	bl	8005070 <HAL_GetTick>
 8009ce0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ce2:	e008      	b.n	8009cf6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ce4:	f7fb f9c4 	bl	8005070 <HAL_GetTick>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	69bb      	ldr	r3, [r7, #24]
 8009cec:	1ad3      	subs	r3, r2, r3
 8009cee:	2b11      	cmp	r3, #17
 8009cf0:	d901      	bls.n	8009cf6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	e22c      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009cf6:	4b0e      	ldr	r3, [pc, #56]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cfc:	f003 0302 	and.w	r3, r3, #2
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d0ef      	beq.n	8009ce4 <HAL_RCC_OscConfig+0x478>
 8009d04:	e01d      	b.n	8009d42 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d06:	4b0a      	ldr	r3, [pc, #40]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009d0c:	4a08      	ldr	r2, [pc, #32]	; (8009d30 <HAL_RCC_OscConfig+0x4c4>)
 8009d0e:	f023 0301 	bic.w	r3, r3, #1
 8009d12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d16:	f7fb f9ab 	bl	8005070 <HAL_GetTick>
 8009d1a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d1c:	e00a      	b.n	8009d34 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d1e:	f7fb f9a7 	bl	8005070 <HAL_GetTick>
 8009d22:	4602      	mov	r2, r0
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	1ad3      	subs	r3, r2, r3
 8009d28:	2b11      	cmp	r3, #17
 8009d2a:	d903      	bls.n	8009d34 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8009d2c:	2303      	movs	r3, #3
 8009d2e:	e20f      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
 8009d30:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d34:	4b83      	ldr	r3, [pc, #524]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009d3a:	f003 0302 	and.w	r3, r3, #2
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d1ed      	bne.n	8009d1e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0304 	and.w	r3, r3, #4
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	f000 80bd 	beq.w	8009eca <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d50:	2300      	movs	r3, #0
 8009d52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009d56:	4b7b      	ldr	r3, [pc, #492]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d10e      	bne.n	8009d80 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d62:	4b78      	ldr	r3, [pc, #480]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d66:	4a77      	ldr	r2, [pc, #476]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d6c:	6593      	str	r3, [r2, #88]	; 0x58
 8009d6e:	4b75      	ldr	r3, [pc, #468]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d76:	60fb      	str	r3, [r7, #12]
 8009d78:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d80:	4b71      	ldr	r3, [pc, #452]	; (8009f48 <HAL_RCC_OscConfig+0x6dc>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d118      	bne.n	8009dbe <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d8c:	4b6e      	ldr	r3, [pc, #440]	; (8009f48 <HAL_RCC_OscConfig+0x6dc>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a6d      	ldr	r2, [pc, #436]	; (8009f48 <HAL_RCC_OscConfig+0x6dc>)
 8009d92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d98:	f7fb f96a 	bl	8005070 <HAL_GetTick>
 8009d9c:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d9e:	e008      	b.n	8009db2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009da0:	f7fb f966 	bl	8005070 <HAL_GetTick>
 8009da4:	4602      	mov	r2, r0
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	1ad3      	subs	r3, r2, r3
 8009daa:	2b02      	cmp	r3, #2
 8009dac:	d901      	bls.n	8009db2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8009dae:	2303      	movs	r3, #3
 8009db0:	e1ce      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009db2:	4b65      	ldr	r3, [pc, #404]	; (8009f48 <HAL_RCC_OscConfig+0x6dc>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d0f0      	beq.n	8009da0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	689b      	ldr	r3, [r3, #8]
 8009dc2:	f003 0301 	and.w	r3, r3, #1
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d02c      	beq.n	8009e24 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8009dca:	4b5e      	ldr	r3, [pc, #376]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dd0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ddc:	4959      	ldr	r1, [pc, #356]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009dde:	4313      	orrs	r3, r2
 8009de0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	f003 0304 	and.w	r3, r3, #4
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d010      	beq.n	8009e12 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009df0:	4b54      	ldr	r3, [pc, #336]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009df6:	4a53      	ldr	r2, [pc, #332]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009df8:	f043 0304 	orr.w	r3, r3, #4
 8009dfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e00:	4b50      	ldr	r3, [pc, #320]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e06:	4a4f      	ldr	r2, [pc, #316]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e08:	f043 0301 	orr.w	r3, r3, #1
 8009e0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009e10:	e018      	b.n	8009e44 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e12:	4b4c      	ldr	r3, [pc, #304]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e18:	4a4a      	ldr	r2, [pc, #296]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e1a:	f043 0301 	orr.w	r3, r3, #1
 8009e1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009e22:	e00f      	b.n	8009e44 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e24:	4b47      	ldr	r3, [pc, #284]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e2a:	4a46      	ldr	r2, [pc, #280]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e2c:	f023 0301 	bic.w	r3, r3, #1
 8009e30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009e34:	4b43      	ldr	r3, [pc, #268]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e3a:	4a42      	ldr	r2, [pc, #264]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e3c:	f023 0304 	bic.w	r3, r3, #4
 8009e40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d016      	beq.n	8009e7a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e4c:	f7fb f910 	bl	8005070 <HAL_GetTick>
 8009e50:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e52:	e00a      	b.n	8009e6a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e54:	f7fb f90c 	bl	8005070 <HAL_GetTick>
 8009e58:	4602      	mov	r2, r0
 8009e5a:	69bb      	ldr	r3, [r7, #24]
 8009e5c:	1ad3      	subs	r3, r2, r3
 8009e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d901      	bls.n	8009e6a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8009e66:	2303      	movs	r3, #3
 8009e68:	e172      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e6a:	4b36      	ldr	r3, [pc, #216]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e70:	f003 0302 	and.w	r3, r3, #2
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d0ed      	beq.n	8009e54 <HAL_RCC_OscConfig+0x5e8>
 8009e78:	e01d      	b.n	8009eb6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e7a:	f7fb f8f9 	bl	8005070 <HAL_GetTick>
 8009e7e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009e80:	e00a      	b.n	8009e98 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e82:	f7fb f8f5 	bl	8005070 <HAL_GetTick>
 8009e86:	4602      	mov	r2, r0
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	1ad3      	subs	r3, r2, r3
 8009e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d901      	bls.n	8009e98 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8009e94:	2303      	movs	r3, #3
 8009e96:	e15b      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009e98:	4b2a      	ldr	r3, [pc, #168]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e9e:	f003 0302 	and.w	r3, r3, #2
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d1ed      	bne.n	8009e82 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8009ea6:	4b27      	ldr	r3, [pc, #156]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009eac:	4a25      	ldr	r2, [pc, #148]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009eae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009eb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d105      	bne.n	8009eca <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009ebe:	4b21      	ldr	r3, [pc, #132]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ec2:	4a20      	ldr	r2, [pc, #128]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009ec4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ec8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 0320 	and.w	r3, r3, #32
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d041      	beq.n	8009f5a <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d01c      	beq.n	8009f18 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009ede:	4b19      	ldr	r3, [pc, #100]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009ee0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ee4:	4a17      	ldr	r2, [pc, #92]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009ee6:	f043 0301 	orr.w	r3, r3, #1
 8009eea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009eee:	f7fb f8bf 	bl	8005070 <HAL_GetTick>
 8009ef2:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009ef4:	e008      	b.n	8009f08 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009ef6:	f7fb f8bb 	bl	8005070 <HAL_GetTick>
 8009efa:	4602      	mov	r2, r0
 8009efc:	69bb      	ldr	r3, [r7, #24]
 8009efe:	1ad3      	subs	r3, r2, r3
 8009f00:	2b02      	cmp	r3, #2
 8009f02:	d901      	bls.n	8009f08 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8009f04:	2303      	movs	r3, #3
 8009f06:	e123      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009f08:	4b0e      	ldr	r3, [pc, #56]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009f0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f0e:	f003 0302 	and.w	r3, r3, #2
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d0ef      	beq.n	8009ef6 <HAL_RCC_OscConfig+0x68a>
 8009f16:	e020      	b.n	8009f5a <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009f18:	4b0a      	ldr	r3, [pc, #40]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009f1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f1e:	4a09      	ldr	r2, [pc, #36]	; (8009f44 <HAL_RCC_OscConfig+0x6d8>)
 8009f20:	f023 0301 	bic.w	r3, r3, #1
 8009f24:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f28:	f7fb f8a2 	bl	8005070 <HAL_GetTick>
 8009f2c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009f2e:	e00d      	b.n	8009f4c <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f30:	f7fb f89e 	bl	8005070 <HAL_GetTick>
 8009f34:	4602      	mov	r2, r0
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	2b02      	cmp	r3, #2
 8009f3c:	d906      	bls.n	8009f4c <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8009f3e:	2303      	movs	r3, #3
 8009f40:	e106      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
 8009f42:	bf00      	nop
 8009f44:	40021000 	.word	0x40021000
 8009f48:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009f4c:	4b82      	ldr	r3, [pc, #520]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 8009f4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f52:	f003 0302 	and.w	r3, r3, #2
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1ea      	bne.n	8009f30 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	f000 80f5 	beq.w	800a14e <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f68:	2b02      	cmp	r3, #2
 8009f6a:	f040 80cb 	bne.w	800a104 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009f6e:	4b7a      	ldr	r3, [pc, #488]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	f003 0203 	and.w	r2, r3, #3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d12c      	bne.n	8009fdc <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009f82:	69fb      	ldr	r3, [r7, #28]
 8009f84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f8c:	3b01      	subs	r3, #1
 8009f8e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d123      	bne.n	8009fdc <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f9e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d11b      	bne.n	8009fdc <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009fa4:	69fb      	ldr	r3, [r7, #28]
 8009fa6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d113      	bne.n	8009fdc <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fbe:	085b      	lsrs	r3, r3, #1
 8009fc0:	3b01      	subs	r3, #1
 8009fc2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	d109      	bne.n	8009fdc <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fd2:	085b      	lsrs	r3, r3, #1
 8009fd4:	3b01      	subs	r3, #1
 8009fd6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	d06d      	beq.n	800a0b8 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
 8009fde:	2b0c      	cmp	r3, #12
 8009fe0:	d068      	beq.n	800a0b4 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009fe2:	4b5d      	ldr	r3, [pc, #372]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d105      	bne.n	8009ffa <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8009fee:	4b5a      	ldr	r3, [pc, #360]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d001      	beq.n	8009ffe <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	e0a8      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009ffe:	4b56      	ldr	r3, [pc, #344]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a55      	ldr	r2, [pc, #340]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a004:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a008:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a00a:	f7fb f831 	bl	8005070 <HAL_GetTick>
 800a00e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a010:	e008      	b.n	800a024 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a012:	f7fb f82d 	bl	8005070 <HAL_GetTick>
 800a016:	4602      	mov	r2, r0
 800a018:	69bb      	ldr	r3, [r7, #24]
 800a01a:	1ad3      	subs	r3, r2, r3
 800a01c:	2b02      	cmp	r3, #2
 800a01e:	d901      	bls.n	800a024 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 800a020:	2303      	movs	r3, #3
 800a022:	e095      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a024:	4b4c      	ldr	r3, [pc, #304]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d1f0      	bne.n	800a012 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a030:	4b49      	ldr	r3, [pc, #292]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a032:	68da      	ldr	r2, [r3, #12]
 800a034:	4b49      	ldr	r3, [pc, #292]	; (800a15c <HAL_RCC_OscConfig+0x8f0>)
 800a036:	4013      	ands	r3, r2
 800a038:	687a      	ldr	r2, [r7, #4]
 800a03a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a040:	3a01      	subs	r2, #1
 800a042:	0112      	lsls	r2, r2, #4
 800a044:	4311      	orrs	r1, r2
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a04a:	0212      	lsls	r2, r2, #8
 800a04c:	4311      	orrs	r1, r2
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a052:	0852      	lsrs	r2, r2, #1
 800a054:	3a01      	subs	r2, #1
 800a056:	0552      	lsls	r2, r2, #21
 800a058:	4311      	orrs	r1, r2
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a05e:	0852      	lsrs	r2, r2, #1
 800a060:	3a01      	subs	r2, #1
 800a062:	0652      	lsls	r2, r2, #25
 800a064:	4311      	orrs	r1, r2
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a06a:	06d2      	lsls	r2, r2, #27
 800a06c:	430a      	orrs	r2, r1
 800a06e:	493a      	ldr	r1, [pc, #232]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a070:	4313      	orrs	r3, r2
 800a072:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a074:	4b38      	ldr	r3, [pc, #224]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a37      	ldr	r2, [pc, #220]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a07a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a07e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a080:	4b35      	ldr	r3, [pc, #212]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	4a34      	ldr	r2, [pc, #208]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a086:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a08a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a08c:	f7fa fff0 	bl	8005070 <HAL_GetTick>
 800a090:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a092:	e008      	b.n	800a0a6 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a094:	f7fa ffec 	bl	8005070 <HAL_GetTick>
 800a098:	4602      	mov	r2, r0
 800a09a:	69bb      	ldr	r3, [r7, #24]
 800a09c:	1ad3      	subs	r3, r2, r3
 800a09e:	2b02      	cmp	r3, #2
 800a0a0:	d901      	bls.n	800a0a6 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 800a0a2:	2303      	movs	r3, #3
 800a0a4:	e054      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0a6:	4b2c      	ldr	r3, [pc, #176]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d0f0      	beq.n	800a094 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a0b2:	e04c      	b.n	800a14e <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	e04b      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0b8:	4b27      	ldr	r3, [pc, #156]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d144      	bne.n	800a14e <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a0c4:	4b24      	ldr	r3, [pc, #144]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a23      	ldr	r2, [pc, #140]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a0ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a0ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a0d0:	4b21      	ldr	r3, [pc, #132]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a0d2:	68db      	ldr	r3, [r3, #12]
 800a0d4:	4a20      	ldr	r2, [pc, #128]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a0d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a0da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a0dc:	f7fa ffc8 	bl	8005070 <HAL_GetTick>
 800a0e0:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0e2:	e008      	b.n	800a0f6 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0e4:	f7fa ffc4 	bl	8005070 <HAL_GetTick>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	1ad3      	subs	r3, r2, r3
 800a0ee:	2b02      	cmp	r3, #2
 800a0f0:	d901      	bls.n	800a0f6 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800a0f2:	2303      	movs	r3, #3
 800a0f4:	e02c      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0f6:	4b18      	ldr	r3, [pc, #96]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d0f0      	beq.n	800a0e4 <HAL_RCC_OscConfig+0x878>
 800a102:	e024      	b.n	800a14e <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a104:	6a3b      	ldr	r3, [r7, #32]
 800a106:	2b0c      	cmp	r3, #12
 800a108:	d01f      	beq.n	800a14a <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a10a:	4b13      	ldr	r3, [pc, #76]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a12      	ldr	r2, [pc, #72]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a110:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a114:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a116:	f7fa ffab 	bl	8005070 <HAL_GetTick>
 800a11a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a11c:	e008      	b.n	800a130 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a11e:	f7fa ffa7 	bl	8005070 <HAL_GetTick>
 800a122:	4602      	mov	r2, r0
 800a124:	69bb      	ldr	r3, [r7, #24]
 800a126:	1ad3      	subs	r3, r2, r3
 800a128:	2b02      	cmp	r3, #2
 800a12a:	d901      	bls.n	800a130 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 800a12c:	2303      	movs	r3, #3
 800a12e:	e00f      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a130:	4b09      	ldr	r3, [pc, #36]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d1f0      	bne.n	800a11e <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a13c:	4b06      	ldr	r3, [pc, #24]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a13e:	68da      	ldr	r2, [r3, #12]
 800a140:	4905      	ldr	r1, [pc, #20]	; (800a158 <HAL_RCC_OscConfig+0x8ec>)
 800a142:	4b07      	ldr	r3, [pc, #28]	; (800a160 <HAL_RCC_OscConfig+0x8f4>)
 800a144:	4013      	ands	r3, r2
 800a146:	60cb      	str	r3, [r1, #12]
 800a148:	e001      	b.n	800a14e <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e000      	b.n	800a150 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 800a14e:	2300      	movs	r3, #0
}
 800a150:	4618      	mov	r0, r3
 800a152:	3728      	adds	r7, #40	; 0x28
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}
 800a158:	40021000 	.word	0x40021000
 800a15c:	019d800c 	.word	0x019d800c
 800a160:	feeefffc 	.word	0xfeeefffc

0800a164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b086      	sub	sp, #24
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a16e:	2300      	movs	r3, #0
 800a170:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d101      	bne.n	800a17c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a178:	2301      	movs	r3, #1
 800a17a:	e11d      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a17c:	4b90      	ldr	r3, [pc, #576]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f003 030f 	and.w	r3, r3, #15
 800a184:	683a      	ldr	r2, [r7, #0]
 800a186:	429a      	cmp	r2, r3
 800a188:	d910      	bls.n	800a1ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a18a:	4b8d      	ldr	r3, [pc, #564]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f023 020f 	bic.w	r2, r3, #15
 800a192:	498b      	ldr	r1, [pc, #556]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	4313      	orrs	r3, r2
 800a198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a19a:	4b89      	ldr	r3, [pc, #548]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f003 030f 	and.w	r3, r3, #15
 800a1a2:	683a      	ldr	r2, [r7, #0]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d001      	beq.n	800a1ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e105      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f003 0302 	and.w	r3, r3, #2
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d010      	beq.n	800a1da <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	689a      	ldr	r2, [r3, #8]
 800a1bc:	4b81      	ldr	r3, [pc, #516]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a1be:	689b      	ldr	r3, [r3, #8]
 800a1c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d908      	bls.n	800a1da <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1c8:	4b7e      	ldr	r3, [pc, #504]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	497b      	ldr	r1, [pc, #492]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f003 0301 	and.w	r3, r3, #1
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d079      	beq.n	800a2da <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	685b      	ldr	r3, [r3, #4]
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	d11e      	bne.n	800a22c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a1ee:	4b75      	ldr	r3, [pc, #468]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e0dc      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800a1fe:	f000 fa23 	bl	800a648 <RCC_GetSysClockFreqFromPLLSource>
 800a202:	4603      	mov	r3, r0
 800a204:	4a70      	ldr	r2, [pc, #448]	; (800a3c8 <HAL_RCC_ClockConfig+0x264>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d946      	bls.n	800a298 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a20a:	4b6e      	ldr	r3, [pc, #440]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a212:	2b00      	cmp	r3, #0
 800a214:	d140      	bne.n	800a298 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a216:	4b6b      	ldr	r3, [pc, #428]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a21e:	4a69      	ldr	r2, [pc, #420]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a224:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a226:	2380      	movs	r3, #128	; 0x80
 800a228:	617b      	str	r3, [r7, #20]
 800a22a:	e035      	b.n	800a298 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	2b02      	cmp	r3, #2
 800a232:	d107      	bne.n	800a244 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a234:	4b63      	ldr	r3, [pc, #396]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d115      	bne.n	800a26c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a240:	2301      	movs	r3, #1
 800a242:	e0b9      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d107      	bne.n	800a25c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a24c:	4b5d      	ldr	r3, [pc, #372]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f003 0302 	and.w	r3, r3, #2
 800a254:	2b00      	cmp	r3, #0
 800a256:	d109      	bne.n	800a26c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a258:	2301      	movs	r3, #1
 800a25a:	e0ad      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a25c:	4b59      	ldr	r3, [pc, #356]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a264:	2b00      	cmp	r3, #0
 800a266:	d101      	bne.n	800a26c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	e0a5      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800a26c:	f000 f8b4 	bl	800a3d8 <HAL_RCC_GetSysClockFreq>
 800a270:	4603      	mov	r3, r0
 800a272:	4a55      	ldr	r2, [pc, #340]	; (800a3c8 <HAL_RCC_ClockConfig+0x264>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d90f      	bls.n	800a298 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a278:	4b52      	ldr	r3, [pc, #328]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a27a:	689b      	ldr	r3, [r3, #8]
 800a27c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d109      	bne.n	800a298 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a284:	4b4f      	ldr	r3, [pc, #316]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a28c:	4a4d      	ldr	r2, [pc, #308]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a28e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a292:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a294:	2380      	movs	r3, #128	; 0x80
 800a296:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a298:	4b4a      	ldr	r3, [pc, #296]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	f023 0203 	bic.w	r2, r3, #3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	685b      	ldr	r3, [r3, #4]
 800a2a4:	4947      	ldr	r1, [pc, #284]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2aa:	f7fa fee1 	bl	8005070 <HAL_GetTick>
 800a2ae:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a2b0:	e00a      	b.n	800a2c8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a2b2:	f7fa fedd 	bl	8005070 <HAL_GetTick>
 800a2b6:	4602      	mov	r2, r0
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	1ad3      	subs	r3, r2, r3
 800a2bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d901      	bls.n	800a2c8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800a2c4:	2303      	movs	r3, #3
 800a2c6:	e077      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a2c8:	4b3e      	ldr	r3, [pc, #248]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a2ca:	689b      	ldr	r3, [r3, #8]
 800a2cc:	f003 020c 	and.w	r2, r3, #12
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	009b      	lsls	r3, r3, #2
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d1eb      	bne.n	800a2b2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	2b80      	cmp	r3, #128	; 0x80
 800a2de:	d105      	bne.n	800a2ec <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a2e0:	4b38      	ldr	r3, [pc, #224]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a2e2:	689b      	ldr	r3, [r3, #8]
 800a2e4:	4a37      	ldr	r2, [pc, #220]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a2e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2ea:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f003 0302 	and.w	r3, r3, #2
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d010      	beq.n	800a31a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	689a      	ldr	r2, [r3, #8]
 800a2fc:	4b31      	ldr	r3, [pc, #196]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a304:	429a      	cmp	r2, r3
 800a306:	d208      	bcs.n	800a31a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a308:	4b2e      	ldr	r3, [pc, #184]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	689b      	ldr	r3, [r3, #8]
 800a314:	492b      	ldr	r1, [pc, #172]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a316:	4313      	orrs	r3, r2
 800a318:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a31a:	4b29      	ldr	r3, [pc, #164]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f003 030f 	and.w	r3, r3, #15
 800a322:	683a      	ldr	r2, [r7, #0]
 800a324:	429a      	cmp	r2, r3
 800a326:	d210      	bcs.n	800a34a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a328:	4b25      	ldr	r3, [pc, #148]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f023 020f 	bic.w	r2, r3, #15
 800a330:	4923      	ldr	r1, [pc, #140]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	4313      	orrs	r3, r2
 800a336:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a338:	4b21      	ldr	r3, [pc, #132]	; (800a3c0 <HAL_RCC_ClockConfig+0x25c>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f003 030f 	and.w	r3, r3, #15
 800a340:	683a      	ldr	r2, [r7, #0]
 800a342:	429a      	cmp	r2, r3
 800a344:	d001      	beq.n	800a34a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800a346:	2301      	movs	r3, #1
 800a348:	e036      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f003 0304 	and.w	r3, r3, #4
 800a352:	2b00      	cmp	r3, #0
 800a354:	d008      	beq.n	800a368 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a356:	4b1b      	ldr	r3, [pc, #108]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a358:	689b      	ldr	r3, [r3, #8]
 800a35a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	4918      	ldr	r1, [pc, #96]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a364:	4313      	orrs	r3, r2
 800a366:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f003 0308 	and.w	r3, r3, #8
 800a370:	2b00      	cmp	r3, #0
 800a372:	d009      	beq.n	800a388 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a374:	4b13      	ldr	r3, [pc, #76]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a376:	689b      	ldr	r3, [r3, #8]
 800a378:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	691b      	ldr	r3, [r3, #16]
 800a380:	00db      	lsls	r3, r3, #3
 800a382:	4910      	ldr	r1, [pc, #64]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a384:	4313      	orrs	r3, r2
 800a386:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a388:	f000 f826 	bl	800a3d8 <HAL_RCC_GetSysClockFreq>
 800a38c:	4602      	mov	r2, r0
 800a38e:	4b0d      	ldr	r3, [pc, #52]	; (800a3c4 <HAL_RCC_ClockConfig+0x260>)
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	091b      	lsrs	r3, r3, #4
 800a394:	f003 030f 	and.w	r3, r3, #15
 800a398:	490c      	ldr	r1, [pc, #48]	; (800a3cc <HAL_RCC_ClockConfig+0x268>)
 800a39a:	5ccb      	ldrb	r3, [r1, r3]
 800a39c:	f003 031f 	and.w	r3, r3, #31
 800a3a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a4:	4a0a      	ldr	r2, [pc, #40]	; (800a3d0 <HAL_RCC_ClockConfig+0x26c>)
 800a3a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a3a8:	4b0a      	ldr	r3, [pc, #40]	; (800a3d4 <HAL_RCC_ClockConfig+0x270>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f7fa fc71 	bl	8004c94 <HAL_InitTick>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	73fb      	strb	r3, [r7, #15]

  return status;
 800a3b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3718      	adds	r7, #24
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	40022000 	.word	0x40022000
 800a3c4:	40021000 	.word	0x40021000
 800a3c8:	04c4b400 	.word	0x04c4b400
 800a3cc:	08016cb8 	.word	0x08016cb8
 800a3d0:	20000208 	.word	0x20000208
 800a3d4:	2000020c 	.word	0x2000020c

0800a3d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b089      	sub	sp, #36	; 0x24
 800a3dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	61fb      	str	r3, [r7, #28]
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a3e6:	4b3e      	ldr	r3, [pc, #248]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	f003 030c 	and.w	r3, r3, #12
 800a3ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a3f0:	4b3b      	ldr	r3, [pc, #236]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a3f2:	68db      	ldr	r3, [r3, #12]
 800a3f4:	f003 0303 	and.w	r3, r3, #3
 800a3f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d005      	beq.n	800a40c <HAL_RCC_GetSysClockFreq+0x34>
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	2b0c      	cmp	r3, #12
 800a404:	d121      	bne.n	800a44a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d11e      	bne.n	800a44a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a40c:	4b34      	ldr	r3, [pc, #208]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f003 0308 	and.w	r3, r3, #8
 800a414:	2b00      	cmp	r3, #0
 800a416:	d107      	bne.n	800a428 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a418:	4b31      	ldr	r3, [pc, #196]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a41a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a41e:	0a1b      	lsrs	r3, r3, #8
 800a420:	f003 030f 	and.w	r3, r3, #15
 800a424:	61fb      	str	r3, [r7, #28]
 800a426:	e005      	b.n	800a434 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a428:	4b2d      	ldr	r3, [pc, #180]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	091b      	lsrs	r3, r3, #4
 800a42e:	f003 030f 	and.w	r3, r3, #15
 800a432:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a434:	4a2b      	ldr	r2, [pc, #172]	; (800a4e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a436:	69fb      	ldr	r3, [r7, #28]
 800a438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a43c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10d      	bne.n	800a460 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a444:	69fb      	ldr	r3, [r7, #28]
 800a446:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a448:	e00a      	b.n	800a460 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	2b04      	cmp	r3, #4
 800a44e:	d102      	bne.n	800a456 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a450:	4b25      	ldr	r3, [pc, #148]	; (800a4e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800a452:	61bb      	str	r3, [r7, #24]
 800a454:	e004      	b.n	800a460 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	2b08      	cmp	r3, #8
 800a45a:	d101      	bne.n	800a460 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a45c:	4b22      	ldr	r3, [pc, #136]	; (800a4e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800a45e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	2b0c      	cmp	r3, #12
 800a464:	d134      	bne.n	800a4d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a466:	4b1e      	ldr	r3, [pc, #120]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	f003 0303 	and.w	r3, r3, #3
 800a46e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	2b02      	cmp	r3, #2
 800a474:	d003      	beq.n	800a47e <HAL_RCC_GetSysClockFreq+0xa6>
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	2b03      	cmp	r3, #3
 800a47a:	d003      	beq.n	800a484 <HAL_RCC_GetSysClockFreq+0xac>
 800a47c:	e005      	b.n	800a48a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a47e:	4b1a      	ldr	r3, [pc, #104]	; (800a4e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800a480:	617b      	str	r3, [r7, #20]
      break;
 800a482:	e005      	b.n	800a490 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a484:	4b18      	ldr	r3, [pc, #96]	; (800a4e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800a486:	617b      	str	r3, [r7, #20]
      break;
 800a488:	e002      	b.n	800a490 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a48a:	69fb      	ldr	r3, [r7, #28]
 800a48c:	617b      	str	r3, [r7, #20]
      break;
 800a48e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a490:	4b13      	ldr	r3, [pc, #76]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a492:	68db      	ldr	r3, [r3, #12]
 800a494:	091b      	lsrs	r3, r3, #4
 800a496:	f003 030f 	and.w	r3, r3, #15
 800a49a:	3301      	adds	r3, #1
 800a49c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a49e:	4b10      	ldr	r3, [pc, #64]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	0a1b      	lsrs	r3, r3, #8
 800a4a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4a8:	697a      	ldr	r2, [r7, #20]
 800a4aa:	fb03 f202 	mul.w	r2, r3, r2
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a4b6:	4b0a      	ldr	r3, [pc, #40]	; (800a4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	0e5b      	lsrs	r3, r3, #25
 800a4bc:	f003 0303 	and.w	r3, r3, #3
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	005b      	lsls	r3, r3, #1
 800a4c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a4c6:	697a      	ldr	r2, [r7, #20]
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a4d0:	69bb      	ldr	r3, [r7, #24]
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3724      	adds	r7, #36	; 0x24
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr
 800a4de:	bf00      	nop
 800a4e0:	40021000 	.word	0x40021000
 800a4e4:	08016cd0 	.word	0x08016cd0
 800a4e8:	00f42400 	.word	0x00f42400

0800a4ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a4f0:	4b03      	ldr	r3, [pc, #12]	; (800a500 <HAL_RCC_GetHCLKFreq+0x14>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	20000208 	.word	0x20000208

0800a504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a508:	f7ff fff0 	bl	800a4ec <HAL_RCC_GetHCLKFreq>
 800a50c:	4602      	mov	r2, r0
 800a50e:	4b06      	ldr	r3, [pc, #24]	; (800a528 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a510:	689b      	ldr	r3, [r3, #8]
 800a512:	0adb      	lsrs	r3, r3, #11
 800a514:	f003 0307 	and.w	r3, r3, #7
 800a518:	4904      	ldr	r1, [pc, #16]	; (800a52c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a51a:	5ccb      	ldrb	r3, [r1, r3]
 800a51c:	f003 031f 	and.w	r3, r3, #31
 800a520:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a524:	4618      	mov	r0, r3
 800a526:	bd80      	pop	{r7, pc}
 800a528:	40021000 	.word	0x40021000
 800a52c:	08016cc8 	.word	0x08016cc8

0800a530 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	220f      	movs	r2, #15
 800a53e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a540:	4b12      	ldr	r3, [pc, #72]	; (800a58c <HAL_RCC_GetClockConfig+0x5c>)
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	f003 0203 	and.w	r2, r3, #3
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a54c:	4b0f      	ldr	r3, [pc, #60]	; (800a58c <HAL_RCC_GetClockConfig+0x5c>)
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a558:	4b0c      	ldr	r3, [pc, #48]	; (800a58c <HAL_RCC_GetClockConfig+0x5c>)
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a564:	4b09      	ldr	r3, [pc, #36]	; (800a58c <HAL_RCC_GetClockConfig+0x5c>)
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	08db      	lsrs	r3, r3, #3
 800a56a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a572:	4b07      	ldr	r3, [pc, #28]	; (800a590 <HAL_RCC_GetClockConfig+0x60>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f003 020f 	and.w	r2, r3, #15
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	601a      	str	r2, [r3, #0]
}
 800a57e:	bf00      	nop
 800a580:	370c      	adds	r7, #12
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	40021000 	.word	0x40021000
 800a590:	40022000 	.word	0x40022000

0800a594 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b086      	sub	sp, #24
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a59c:	2300      	movs	r3, #0
 800a59e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a5a0:	4b27      	ldr	r3, [pc, #156]	; (800a640 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d003      	beq.n	800a5b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a5ac:	f7ff f834 	bl	8009618 <HAL_PWREx_GetVoltageRange>
 800a5b0:	6178      	str	r0, [r7, #20]
 800a5b2:	e014      	b.n	800a5de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a5b4:	4b22      	ldr	r3, [pc, #136]	; (800a640 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5b8:	4a21      	ldr	r2, [pc, #132]	; (800a640 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5be:	6593      	str	r3, [r2, #88]	; 0x58
 800a5c0:	4b1f      	ldr	r3, [pc, #124]	; (800a640 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5c8:	60fb      	str	r3, [r7, #12]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a5cc:	f7ff f824 	bl	8009618 <HAL_PWREx_GetVoltageRange>
 800a5d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a5d2:	4b1b      	ldr	r3, [pc, #108]	; (800a640 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5d6:	4a1a      	ldr	r2, [pc, #104]	; (800a640 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a5dc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5e4:	d10b      	bne.n	800a5fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2b80      	cmp	r3, #128	; 0x80
 800a5ea:	d913      	bls.n	800a614 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2ba0      	cmp	r3, #160	; 0xa0
 800a5f0:	d902      	bls.n	800a5f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a5f2:	2302      	movs	r3, #2
 800a5f4:	613b      	str	r3, [r7, #16]
 800a5f6:	e00d      	b.n	800a614 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	613b      	str	r3, [r7, #16]
 800a5fc:	e00a      	b.n	800a614 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2b7f      	cmp	r3, #127	; 0x7f
 800a602:	d902      	bls.n	800a60a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800a604:	2302      	movs	r3, #2
 800a606:	613b      	str	r3, [r7, #16]
 800a608:	e004      	b.n	800a614 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2b70      	cmp	r3, #112	; 0x70
 800a60e:	d101      	bne.n	800a614 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a610:	2301      	movs	r3, #1
 800a612:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a614:	4b0b      	ldr	r3, [pc, #44]	; (800a644 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f023 020f 	bic.w	r2, r3, #15
 800a61c:	4909      	ldr	r1, [pc, #36]	; (800a644 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	4313      	orrs	r3, r2
 800a622:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a624:	4b07      	ldr	r3, [pc, #28]	; (800a644 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f003 030f 	and.w	r3, r3, #15
 800a62c:	693a      	ldr	r2, [r7, #16]
 800a62e:	429a      	cmp	r2, r3
 800a630:	d001      	beq.n	800a636 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	e000      	b.n	800a638 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3718      	adds	r7, #24
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}
 800a640:	40021000 	.word	0x40021000
 800a644:	40022000 	.word	0x40022000

0800a648 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a648:	b480      	push	{r7}
 800a64a:	b087      	sub	sp, #28
 800a64c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a64e:	4b2d      	ldr	r3, [pc, #180]	; (800a704 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a650:	68db      	ldr	r3, [r3, #12]
 800a652:	f003 0303 	and.w	r3, r3, #3
 800a656:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2b03      	cmp	r3, #3
 800a65c:	d00b      	beq.n	800a676 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2b03      	cmp	r3, #3
 800a662:	d825      	bhi.n	800a6b0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2b01      	cmp	r3, #1
 800a668:	d008      	beq.n	800a67c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2b02      	cmp	r3, #2
 800a66e:	d11f      	bne.n	800a6b0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800a670:	4b25      	ldr	r3, [pc, #148]	; (800a708 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a672:	613b      	str	r3, [r7, #16]
    break;
 800a674:	e01f      	b.n	800a6b6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800a676:	4b24      	ldr	r3, [pc, #144]	; (800a708 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a678:	613b      	str	r3, [r7, #16]
    break;
 800a67a:	e01c      	b.n	800a6b6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a67c:	4b21      	ldr	r3, [pc, #132]	; (800a704 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f003 0308 	and.w	r3, r3, #8
 800a684:	2b00      	cmp	r3, #0
 800a686:	d107      	bne.n	800a698 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a688:	4b1e      	ldr	r3, [pc, #120]	; (800a704 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a68a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a68e:	0a1b      	lsrs	r3, r3, #8
 800a690:	f003 030f 	and.w	r3, r3, #15
 800a694:	617b      	str	r3, [r7, #20]
 800a696:	e005      	b.n	800a6a4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a698:	4b1a      	ldr	r3, [pc, #104]	; (800a704 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	091b      	lsrs	r3, r3, #4
 800a69e:	f003 030f 	and.w	r3, r3, #15
 800a6a2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800a6a4:	4a19      	ldr	r2, [pc, #100]	; (800a70c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6ac:	613b      	str	r3, [r7, #16]
    break;
 800a6ae:	e002      	b.n	800a6b6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	613b      	str	r3, [r7, #16]
    break;
 800a6b4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a6b6:	4b13      	ldr	r3, [pc, #76]	; (800a704 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	091b      	lsrs	r3, r3, #4
 800a6bc:	f003 030f 	and.w	r3, r3, #15
 800a6c0:	3301      	adds	r3, #1
 800a6c2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a6c4:	4b0f      	ldr	r3, [pc, #60]	; (800a704 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a6c6:	68db      	ldr	r3, [r3, #12]
 800a6c8:	0a1b      	lsrs	r3, r3, #8
 800a6ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6ce:	693a      	ldr	r2, [r7, #16]
 800a6d0:	fb03 f202 	mul.w	r2, r3, r2
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6da:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a6dc:	4b09      	ldr	r3, [pc, #36]	; (800a704 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a6de:	68db      	ldr	r3, [r3, #12]
 800a6e0:	0e5b      	lsrs	r3, r3, #25
 800a6e2:	f003 0303 	and.w	r3, r3, #3
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	005b      	lsls	r3, r3, #1
 800a6ea:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800a6ec:	693a      	ldr	r2, [r7, #16]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6f4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800a6f6:	683b      	ldr	r3, [r7, #0]
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	371c      	adds	r7, #28
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr
 800a704:	40021000 	.word	0x40021000
 800a708:	00f42400 	.word	0x00f42400
 800a70c:	08016cd0 	.word	0x08016cd0

0800a710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a718:	2300      	movs	r3, #0
 800a71a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a71c:	2300      	movs	r3, #0
 800a71e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d040      	beq.n	800a7ae <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a730:	2b80      	cmp	r3, #128	; 0x80
 800a732:	d02a      	beq.n	800a78a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a734:	2b80      	cmp	r3, #128	; 0x80
 800a736:	d825      	bhi.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a738:	2b60      	cmp	r3, #96	; 0x60
 800a73a:	d026      	beq.n	800a78a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a73c:	2b60      	cmp	r3, #96	; 0x60
 800a73e:	d821      	bhi.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a740:	2b40      	cmp	r3, #64	; 0x40
 800a742:	d006      	beq.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x42>
 800a744:	2b40      	cmp	r3, #64	; 0x40
 800a746:	d81d      	bhi.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d009      	beq.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800a74c:	2b20      	cmp	r3, #32
 800a74e:	d010      	beq.n	800a772 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800a750:	e018      	b.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a752:	4b89      	ldr	r3, [pc, #548]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a754:	68db      	ldr	r3, [r3, #12]
 800a756:	4a88      	ldr	r2, [pc, #544]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a75c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a75e:	e015      	b.n	800a78c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	3304      	adds	r3, #4
 800a764:	2100      	movs	r1, #0
 800a766:	4618      	mov	r0, r3
 800a768:	f000 fb3e 	bl	800ade8 <RCCEx_PLLSAI1_Config>
 800a76c:	4603      	mov	r3, r0
 800a76e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a770:	e00c      	b.n	800a78c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	3320      	adds	r3, #32
 800a776:	2100      	movs	r1, #0
 800a778:	4618      	mov	r0, r3
 800a77a:	f000 fc29 	bl	800afd0 <RCCEx_PLLSAI2_Config>
 800a77e:	4603      	mov	r3, r0
 800a780:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a782:	e003      	b.n	800a78c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a784:	2301      	movs	r3, #1
 800a786:	74fb      	strb	r3, [r7, #19]
      break;
 800a788:	e000      	b.n	800a78c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800a78a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a78c:	7cfb      	ldrb	r3, [r7, #19]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d10b      	bne.n	800a7aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a792:	4b79      	ldr	r3, [pc, #484]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a794:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a798:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7a0:	4975      	ldr	r1, [pc, #468]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800a7a8:	e001      	b.n	800a7ae <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7aa:	7cfb      	ldrb	r3, [r7, #19]
 800a7ac:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d047      	beq.n	800a84a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7c2:	d030      	beq.n	800a826 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a7c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7c8:	d82a      	bhi.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a7ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a7ce:	d02a      	beq.n	800a826 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a7d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a7d4:	d824      	bhi.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a7d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7da:	d008      	beq.n	800a7ee <HAL_RCCEx_PeriphCLKConfig+0xde>
 800a7dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7e0:	d81e      	bhi.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d00a      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0xec>
 800a7e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7ea:	d010      	beq.n	800a80e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800a7ec:	e018      	b.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a7ee:	4b62      	ldr	r3, [pc, #392]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7f0:	68db      	ldr	r3, [r3, #12]
 800a7f2:	4a61      	ldr	r2, [pc, #388]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a7f8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a7fa:	e015      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	3304      	adds	r3, #4
 800a800:	2100      	movs	r1, #0
 800a802:	4618      	mov	r0, r3
 800a804:	f000 faf0 	bl	800ade8 <RCCEx_PLLSAI1_Config>
 800a808:	4603      	mov	r3, r0
 800a80a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a80c:	e00c      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	3320      	adds	r3, #32
 800a812:	2100      	movs	r1, #0
 800a814:	4618      	mov	r0, r3
 800a816:	f000 fbdb 	bl	800afd0 <RCCEx_PLLSAI2_Config>
 800a81a:	4603      	mov	r3, r0
 800a81c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a81e:	e003      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	74fb      	strb	r3, [r7, #19]
      break;
 800a824:	e000      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800a826:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a828:	7cfb      	ldrb	r3, [r7, #19]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d10b      	bne.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a82e:	4b52      	ldr	r3, [pc, #328]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a830:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a834:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a83c:	494e      	ldr	r1, [pc, #312]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a83e:	4313      	orrs	r3, r2
 800a840:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800a844:	e001      	b.n	800a84a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a846:	7cfb      	ldrb	r3, [r7, #19]
 800a848:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a852:	2b00      	cmp	r3, #0
 800a854:	f000 809f 	beq.w	800a996 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a858:	2300      	movs	r3, #0
 800a85a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a85c:	4b46      	ldr	r3, [pc, #280]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a85e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a864:	2b00      	cmp	r3, #0
 800a866:	d101      	bne.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800a868:	2301      	movs	r3, #1
 800a86a:	e000      	b.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800a86c:	2300      	movs	r3, #0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d00d      	beq.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a872:	4b41      	ldr	r3, [pc, #260]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a876:	4a40      	ldr	r2, [pc, #256]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a87c:	6593      	str	r3, [r2, #88]	; 0x58
 800a87e:	4b3e      	ldr	r3, [pc, #248]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a886:	60bb      	str	r3, [r7, #8]
 800a888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a88a:	2301      	movs	r3, #1
 800a88c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a88e:	4b3b      	ldr	r3, [pc, #236]	; (800a97c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	4a3a      	ldr	r2, [pc, #232]	; (800a97c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a898:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a89a:	f7fa fbe9 	bl	8005070 <HAL_GetTick>
 800a89e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a8a0:	e009      	b.n	800a8b6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8a2:	f7fa fbe5 	bl	8005070 <HAL_GetTick>
 800a8a6:	4602      	mov	r2, r0
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	1ad3      	subs	r3, r2, r3
 800a8ac:	2b02      	cmp	r3, #2
 800a8ae:	d902      	bls.n	800a8b6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800a8b0:	2303      	movs	r3, #3
 800a8b2:	74fb      	strb	r3, [r7, #19]
        break;
 800a8b4:	e005      	b.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a8b6:	4b31      	ldr	r3, [pc, #196]	; (800a97c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d0ef      	beq.n	800a8a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800a8c2:	7cfb      	ldrb	r3, [r7, #19]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d15b      	bne.n	800a980 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a8c8:	4b2b      	ldr	r3, [pc, #172]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8d2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d01f      	beq.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a8e0:	697a      	ldr	r2, [r7, #20]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d019      	beq.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a8e6:	4b24      	ldr	r3, [pc, #144]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a8f2:	4b21      	ldr	r3, [pc, #132]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8f8:	4a1f      	ldr	r2, [pc, #124]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a902:	4b1d      	ldr	r3, [pc, #116]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a908:	4a1b      	ldr	r2, [pc, #108]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a90a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a90e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a912:	4a19      	ldr	r2, [pc, #100]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	f003 0301 	and.w	r3, r3, #1
 800a920:	2b00      	cmp	r3, #0
 800a922:	d016      	beq.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a924:	f7fa fba4 	bl	8005070 <HAL_GetTick>
 800a928:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a92a:	e00b      	b.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a92c:	f7fa fba0 	bl	8005070 <HAL_GetTick>
 800a930:	4602      	mov	r2, r0
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	1ad3      	subs	r3, r2, r3
 800a936:	f241 3288 	movw	r2, #5000	; 0x1388
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d902      	bls.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800a93e:	2303      	movs	r3, #3
 800a940:	74fb      	strb	r3, [r7, #19]
            break;
 800a942:	e006      	b.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a944:	4b0c      	ldr	r3, [pc, #48]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a94a:	f003 0302 	and.w	r3, r3, #2
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d0ec      	beq.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800a952:	7cfb      	ldrb	r3, [r7, #19]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10c      	bne.n	800a972 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a958:	4b07      	ldr	r3, [pc, #28]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a95a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a95e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a968:	4903      	ldr	r1, [pc, #12]	; (800a978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a96a:	4313      	orrs	r3, r2
 800a96c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a970:	e008      	b.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a972:	7cfb      	ldrb	r3, [r7, #19]
 800a974:	74bb      	strb	r3, [r7, #18]
 800a976:	e005      	b.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800a978:	40021000 	.word	0x40021000
 800a97c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a980:	7cfb      	ldrb	r3, [r7, #19]
 800a982:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a984:	7c7b      	ldrb	r3, [r7, #17]
 800a986:	2b01      	cmp	r3, #1
 800a988:	d105      	bne.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a98a:	4ba0      	ldr	r3, [pc, #640]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a98c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a98e:	4a9f      	ldr	r2, [pc, #636]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a990:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a994:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f003 0301 	and.w	r3, r3, #1
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d00a      	beq.n	800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a9a2:	4b9a      	ldr	r3, [pc, #616]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9a8:	f023 0203 	bic.w	r2, r3, #3
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9b0:	4996      	ldr	r1, [pc, #600]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f003 0302 	and.w	r3, r3, #2
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00a      	beq.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a9c4:	4b91      	ldr	r3, [pc, #580]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9ca:	f023 020c 	bic.w	r2, r3, #12
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9d2:	498e      	ldr	r1, [pc, #568]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f003 0304 	and.w	r3, r3, #4
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d00a      	beq.n	800a9fc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a9e6:	4b89      	ldr	r3, [pc, #548]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9f4:	4985      	ldr	r1, [pc, #532]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f003 0308 	and.w	r3, r3, #8
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d00a      	beq.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800aa08:	4b80      	ldr	r3, [pc, #512]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa0e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa16:	497d      	ldr	r1, [pc, #500]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 0310 	and.w	r3, r3, #16
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d00a      	beq.n	800aa40 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800aa2a:	4b78      	ldr	r3, [pc, #480]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa38:	4974      	ldr	r1, [pc, #464]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f003 0320 	and.w	r3, r3, #32
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00a      	beq.n	800aa62 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aa4c:	4b6f      	ldr	r3, [pc, #444]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa52:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa5a:	496c      	ldr	r1, [pc, #432]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d00a      	beq.n	800aa84 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aa6e:	4b67      	ldr	r3, [pc, #412]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa74:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa7c:	4963      	ldr	r1, [pc, #396]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d00a      	beq.n	800aaa6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800aa90:	4b5e      	ldr	r3, [pc, #376]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa96:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa9e:	495b      	ldr	r1, [pc, #364]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00a      	beq.n	800aac8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aab2:	4b56      	ldr	r3, [pc, #344]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aab8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aac0:	4952      	ldr	r1, [pc, #328]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aac2:	4313      	orrs	r3, r2
 800aac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d00a      	beq.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800aad4:	4b4d      	ldr	r3, [pc, #308]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aada:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aae2:	494a      	ldr	r1, [pc, #296]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aae4:	4313      	orrs	r3, r2
 800aae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d00a      	beq.n	800ab0c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800aaf6:	4b45      	ldr	r3, [pc, #276]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aaf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aafc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab04:	4941      	ldr	r1, [pc, #260]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab06:	4313      	orrs	r3, r2
 800ab08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d00a      	beq.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ab18:	4b3c      	ldr	r3, [pc, #240]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ab1e:	f023 0203 	bic.w	r2, r3, #3
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab26:	4939      	ldr	r1, [pc, #228]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d028      	beq.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ab3a:	4b34      	ldr	r3, [pc, #208]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab40:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab48:	4930      	ldr	r1, [pc, #192]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab4a:	4313      	orrs	r3, r2
 800ab4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab58:	d106      	bne.n	800ab68 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab5a:	4b2c      	ldr	r3, [pc, #176]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	4a2b      	ldr	r2, [pc, #172]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab64:	60d3      	str	r3, [r2, #12]
 800ab66:	e011      	b.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ab70:	d10c      	bne.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	3304      	adds	r3, #4
 800ab76:	2101      	movs	r1, #1
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f000 f935 	bl	800ade8 <RCCEx_PLLSAI1_Config>
 800ab7e:	4603      	mov	r3, r0
 800ab80:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ab82:	7cfb      	ldrb	r3, [r7, #19]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d001      	beq.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800ab88:	7cfb      	ldrb	r3, [r7, #19]
 800ab8a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d04d      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aba0:	d108      	bne.n	800abb4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800aba2:	4b1a      	ldr	r3, [pc, #104]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aba4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800aba8:	4a18      	ldr	r2, [pc, #96]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800abae:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800abb2:	e012      	b.n	800abda <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800abb4:	4b15      	ldr	r3, [pc, #84]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800abba:	4a14      	ldr	r2, [pc, #80]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800abc0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800abc4:	4b11      	ldr	r3, [pc, #68]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abd2:	490e      	ldr	r1, [pc, #56]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abd4:	4313      	orrs	r3, r2
 800abd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800abe2:	d106      	bne.n	800abf2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abe4:	4b09      	ldr	r3, [pc, #36]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abe6:	68db      	ldr	r3, [r3, #12]
 800abe8:	4a08      	ldr	r2, [pc, #32]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800abee:	60d3      	str	r3, [r2, #12]
 800abf0:	e020      	b.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abf6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abfa:	d109      	bne.n	800ac10 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800abfc:	4b03      	ldr	r3, [pc, #12]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abfe:	68db      	ldr	r3, [r3, #12]
 800ac00:	4a02      	ldr	r2, [pc, #8]	; (800ac0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac06:	60d3      	str	r3, [r2, #12]
 800ac08:	e014      	b.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800ac0a:	bf00      	nop
 800ac0c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac18:	d10c      	bne.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	3304      	adds	r3, #4
 800ac1e:	2101      	movs	r1, #1
 800ac20:	4618      	mov	r0, r3
 800ac22:	f000 f8e1 	bl	800ade8 <RCCEx_PLLSAI1_Config>
 800ac26:	4603      	mov	r3, r0
 800ac28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ac2a:	7cfb      	ldrb	r3, [r7, #19]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d001      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800ac30:	7cfb      	ldrb	r3, [r7, #19]
 800ac32:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d028      	beq.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac40:	4b68      	ldr	r3, [pc, #416]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac4e:	4965      	ldr	r1, [pc, #404]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac50:	4313      	orrs	r3, r2
 800ac52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac5e:	d106      	bne.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac60:	4b60      	ldr	r3, [pc, #384]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac62:	68db      	ldr	r3, [r3, #12]
 800ac64:	4a5f      	ldr	r2, [pc, #380]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac6a:	60d3      	str	r3, [r2, #12]
 800ac6c:	e011      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac76:	d10c      	bne.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	3304      	adds	r3, #4
 800ac7c:	2101      	movs	r1, #1
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f000 f8b2 	bl	800ade8 <RCCEx_PLLSAI1_Config>
 800ac84:	4603      	mov	r3, r0
 800ac86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ac88:	7cfb      	ldrb	r3, [r7, #19]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d001      	beq.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800ac8e:	7cfb      	ldrb	r3, [r7, #19]
 800ac90:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d01e      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ac9e:	4b51      	ldr	r3, [pc, #324]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800aca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aca4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acae:	494d      	ldr	r1, [pc, #308]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acb0:	4313      	orrs	r3, r2
 800acb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800acc0:	d10c      	bne.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	3304      	adds	r3, #4
 800acc6:	2102      	movs	r1, #2
 800acc8:	4618      	mov	r0, r3
 800acca:	f000 f88d 	bl	800ade8 <RCCEx_PLLSAI1_Config>
 800acce:	4603      	mov	r3, r0
 800acd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800acd2:	7cfb      	ldrb	r3, [r7, #19]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d001      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800acd8:	7cfb      	ldrb	r3, [r7, #19]
 800acda:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d00b      	beq.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ace8:	4b3e      	ldr	r3, [pc, #248]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800acee:	f023 0204 	bic.w	r2, r3, #4
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800acf8:	493a      	ldr	r1, [pc, #232]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acfa:	4313      	orrs	r3, r2
 800acfc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00b      	beq.n	800ad24 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800ad0c:	4b35      	ldr	r3, [pc, #212]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ad12:	f023 0218 	bic.w	r2, r3, #24
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad1c:	4931      	ldr	r1, [pc, #196]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d035      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ad30:	4b2c      	ldr	r3, [pc, #176]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	4a2b      	ldr	r2, [pc, #172]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ad3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad3c:	f7fa f998 	bl	8005070 <HAL_GetTick>
 800ad40:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ad42:	e009      	b.n	800ad58 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ad44:	f7fa f994 	bl	8005070 <HAL_GetTick>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	1ad3      	subs	r3, r2, r3
 800ad4e:	2b02      	cmp	r3, #2
 800ad50:	d902      	bls.n	800ad58 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800ad52:	2303      	movs	r3, #3
 800ad54:	74fb      	strb	r3, [r7, #19]
        break;
 800ad56:	e005      	b.n	800ad64 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ad58:	4b22      	ldr	r3, [pc, #136]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d1ef      	bne.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800ad64:	7cfb      	ldrb	r3, [r7, #19]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d113      	bne.n	800ad92 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800ad6a:	4b1e      	ldr	r3, [pc, #120]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ad70:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad7a:	491a      	ldr	r1, [pc, #104]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	3320      	adds	r3, #32
 800ad86:	2102      	movs	r1, #2
 800ad88:	4618      	mov	r0, r3
 800ad8a:	f000 f921 	bl	800afd0 <RCCEx_PLLSAI2_Config>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800ad92:	7cfb      	ldrb	r3, [r7, #19]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d001      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800ad98:	7cfb      	ldrb	r3, [r7, #19]
 800ad9a:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d017      	beq.n	800add8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ada8:	4b0e      	ldr	r3, [pc, #56]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800adaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800adae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adb8:	490a      	ldr	r1, [pc, #40]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800adba:	4313      	orrs	r3, r2
 800adbc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adc6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adca:	d105      	bne.n	800add8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800adcc:	4b05      	ldr	r3, [pc, #20]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800adce:	68db      	ldr	r3, [r3, #12]
 800add0:	4a04      	ldr	r2, [pc, #16]	; (800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800add2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800add6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800add8:	7cbb      	ldrb	r3, [r7, #18]
}
 800adda:	4618      	mov	r0, r3
 800addc:	3718      	adds	r7, #24
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	40021000 	.word	0x40021000

0800ade8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800adf2:	2300      	movs	r3, #0
 800adf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800adf6:	4b72      	ldr	r3, [pc, #456]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800adf8:	68db      	ldr	r3, [r3, #12]
 800adfa:	f003 0303 	and.w	r3, r3, #3
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d00e      	beq.n	800ae20 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ae02:	4b6f      	ldr	r3, [pc, #444]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae04:	68db      	ldr	r3, [r3, #12]
 800ae06:	f003 0203 	and.w	r2, r3, #3
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d103      	bne.n	800ae1a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
       ||
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d142      	bne.n	800aea0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	73fb      	strb	r3, [r7, #15]
 800ae1e:	e03f      	b.n	800aea0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b03      	cmp	r3, #3
 800ae26:	d018      	beq.n	800ae5a <RCCEx_PLLSAI1_Config+0x72>
 800ae28:	2b03      	cmp	r3, #3
 800ae2a:	d825      	bhi.n	800ae78 <RCCEx_PLLSAI1_Config+0x90>
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d002      	beq.n	800ae36 <RCCEx_PLLSAI1_Config+0x4e>
 800ae30:	2b02      	cmp	r3, #2
 800ae32:	d009      	beq.n	800ae48 <RCCEx_PLLSAI1_Config+0x60>
 800ae34:	e020      	b.n	800ae78 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ae36:	4b62      	ldr	r3, [pc, #392]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f003 0302 	and.w	r3, r3, #2
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d11d      	bne.n	800ae7e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800ae42:	2301      	movs	r3, #1
 800ae44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae46:	e01a      	b.n	800ae7e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ae48:	4b5d      	ldr	r3, [pc, #372]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d116      	bne.n	800ae82 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800ae54:	2301      	movs	r3, #1
 800ae56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae58:	e013      	b.n	800ae82 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ae5a:	4b59      	ldr	r3, [pc, #356]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d10f      	bne.n	800ae86 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ae66:	4b56      	ldr	r3, [pc, #344]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d109      	bne.n	800ae86 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800ae72:	2301      	movs	r3, #1
 800ae74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ae76:	e006      	b.n	800ae86 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800ae78:	2301      	movs	r3, #1
 800ae7a:	73fb      	strb	r3, [r7, #15]
      break;
 800ae7c:	e004      	b.n	800ae88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800ae7e:	bf00      	nop
 800ae80:	e002      	b.n	800ae88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800ae82:	bf00      	nop
 800ae84:	e000      	b.n	800ae88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800ae86:	bf00      	nop
    }

    if(status == HAL_OK)
 800ae88:	7bfb      	ldrb	r3, [r7, #15]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d108      	bne.n	800aea0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800ae8e:	4b4c      	ldr	r3, [pc, #304]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae90:	68db      	ldr	r3, [r3, #12]
 800ae92:	f023 0203 	bic.w	r2, r3, #3
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4949      	ldr	r1, [pc, #292]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800aea0:	7bfb      	ldrb	r3, [r7, #15]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	f040 8086 	bne.w	800afb4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800aea8:	4b45      	ldr	r3, [pc, #276]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	4a44      	ldr	r2, [pc, #272]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aeae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800aeb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aeb4:	f7fa f8dc 	bl	8005070 <HAL_GetTick>
 800aeb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aeba:	e009      	b.n	800aed0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aebc:	f7fa f8d8 	bl	8005070 <HAL_GetTick>
 800aec0:	4602      	mov	r2, r0
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	1ad3      	subs	r3, r2, r3
 800aec6:	2b02      	cmp	r3, #2
 800aec8:	d902      	bls.n	800aed0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800aeca:	2303      	movs	r3, #3
 800aecc:	73fb      	strb	r3, [r7, #15]
        break;
 800aece:	e005      	b.n	800aedc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aed0:	4b3b      	ldr	r3, [pc, #236]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d1ef      	bne.n	800aebc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800aedc:	7bfb      	ldrb	r3, [r7, #15]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d168      	bne.n	800afb4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d113      	bne.n	800af10 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aee8:	4b35      	ldr	r3, [pc, #212]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aeea:	691a      	ldr	r2, [r3, #16]
 800aeec:	4b35      	ldr	r3, [pc, #212]	; (800afc4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800aeee:	4013      	ands	r3, r2
 800aef0:	687a      	ldr	r2, [r7, #4]
 800aef2:	6892      	ldr	r2, [r2, #8]
 800aef4:	0211      	lsls	r1, r2, #8
 800aef6:	687a      	ldr	r2, [r7, #4]
 800aef8:	68d2      	ldr	r2, [r2, #12]
 800aefa:	06d2      	lsls	r2, r2, #27
 800aefc:	4311      	orrs	r1, r2
 800aefe:	687a      	ldr	r2, [r7, #4]
 800af00:	6852      	ldr	r2, [r2, #4]
 800af02:	3a01      	subs	r2, #1
 800af04:	0112      	lsls	r2, r2, #4
 800af06:	430a      	orrs	r2, r1
 800af08:	492d      	ldr	r1, [pc, #180]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af0a:	4313      	orrs	r3, r2
 800af0c:	610b      	str	r3, [r1, #16]
 800af0e:	e02d      	b.n	800af6c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	2b01      	cmp	r3, #1
 800af14:	d115      	bne.n	800af42 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af16:	4b2a      	ldr	r3, [pc, #168]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af18:	691a      	ldr	r2, [r3, #16]
 800af1a:	4b2b      	ldr	r3, [pc, #172]	; (800afc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800af1c:	4013      	ands	r3, r2
 800af1e:	687a      	ldr	r2, [r7, #4]
 800af20:	6892      	ldr	r2, [r2, #8]
 800af22:	0211      	lsls	r1, r2, #8
 800af24:	687a      	ldr	r2, [r7, #4]
 800af26:	6912      	ldr	r2, [r2, #16]
 800af28:	0852      	lsrs	r2, r2, #1
 800af2a:	3a01      	subs	r2, #1
 800af2c:	0552      	lsls	r2, r2, #21
 800af2e:	4311      	orrs	r1, r2
 800af30:	687a      	ldr	r2, [r7, #4]
 800af32:	6852      	ldr	r2, [r2, #4]
 800af34:	3a01      	subs	r2, #1
 800af36:	0112      	lsls	r2, r2, #4
 800af38:	430a      	orrs	r2, r1
 800af3a:	4921      	ldr	r1, [pc, #132]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af3c:	4313      	orrs	r3, r2
 800af3e:	610b      	str	r3, [r1, #16]
 800af40:	e014      	b.n	800af6c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af42:	4b1f      	ldr	r3, [pc, #124]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af44:	691a      	ldr	r2, [r3, #16]
 800af46:	4b21      	ldr	r3, [pc, #132]	; (800afcc <RCCEx_PLLSAI1_Config+0x1e4>)
 800af48:	4013      	ands	r3, r2
 800af4a:	687a      	ldr	r2, [r7, #4]
 800af4c:	6892      	ldr	r2, [r2, #8]
 800af4e:	0211      	lsls	r1, r2, #8
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	6952      	ldr	r2, [r2, #20]
 800af54:	0852      	lsrs	r2, r2, #1
 800af56:	3a01      	subs	r2, #1
 800af58:	0652      	lsls	r2, r2, #25
 800af5a:	4311      	orrs	r1, r2
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	6852      	ldr	r2, [r2, #4]
 800af60:	3a01      	subs	r2, #1
 800af62:	0112      	lsls	r2, r2, #4
 800af64:	430a      	orrs	r2, r1
 800af66:	4916      	ldr	r1, [pc, #88]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af68:	4313      	orrs	r3, r2
 800af6a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800af6c:	4b14      	ldr	r3, [pc, #80]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a13      	ldr	r2, [pc, #76]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800af76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af78:	f7fa f87a 	bl	8005070 <HAL_GetTick>
 800af7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800af7e:	e009      	b.n	800af94 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800af80:	f7fa f876 	bl	8005070 <HAL_GetTick>
 800af84:	4602      	mov	r2, r0
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	1ad3      	subs	r3, r2, r3
 800af8a:	2b02      	cmp	r3, #2
 800af8c:	d902      	bls.n	800af94 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800af8e:	2303      	movs	r3, #3
 800af90:	73fb      	strb	r3, [r7, #15]
          break;
 800af92:	e005      	b.n	800afa0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800af94:	4b0a      	ldr	r3, [pc, #40]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d0ef      	beq.n	800af80 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800afa0:	7bfb      	ldrb	r3, [r7, #15]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d106      	bne.n	800afb4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800afa6:	4b06      	ldr	r3, [pc, #24]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800afa8:	691a      	ldr	r2, [r3, #16]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	699b      	ldr	r3, [r3, #24]
 800afae:	4904      	ldr	r1, [pc, #16]	; (800afc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800afb0:	4313      	orrs	r3, r2
 800afb2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800afb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}
 800afbe:	bf00      	nop
 800afc0:	40021000 	.word	0x40021000
 800afc4:	07ff800f 	.word	0x07ff800f
 800afc8:	ff9f800f 	.word	0xff9f800f
 800afcc:	f9ff800f 	.word	0xf9ff800f

0800afd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800afda:	2300      	movs	r3, #0
 800afdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800afde:	4b72      	ldr	r3, [pc, #456]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800afe0:	68db      	ldr	r3, [r3, #12]
 800afe2:	f003 0303 	and.w	r3, r3, #3
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d00e      	beq.n	800b008 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800afea:	4b6f      	ldr	r3, [pc, #444]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800afec:	68db      	ldr	r3, [r3, #12]
 800afee:	f003 0203 	and.w	r2, r3, #3
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d103      	bne.n	800b002 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
       ||
 800affe:	2b00      	cmp	r3, #0
 800b000:	d142      	bne.n	800b088 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800b002:	2301      	movs	r3, #1
 800b004:	73fb      	strb	r3, [r7, #15]
 800b006:	e03f      	b.n	800b088 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	2b03      	cmp	r3, #3
 800b00e:	d018      	beq.n	800b042 <RCCEx_PLLSAI2_Config+0x72>
 800b010:	2b03      	cmp	r3, #3
 800b012:	d825      	bhi.n	800b060 <RCCEx_PLLSAI2_Config+0x90>
 800b014:	2b01      	cmp	r3, #1
 800b016:	d002      	beq.n	800b01e <RCCEx_PLLSAI2_Config+0x4e>
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d009      	beq.n	800b030 <RCCEx_PLLSAI2_Config+0x60>
 800b01c:	e020      	b.n	800b060 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b01e:	4b62      	ldr	r3, [pc, #392]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f003 0302 	and.w	r3, r3, #2
 800b026:	2b00      	cmp	r3, #0
 800b028:	d11d      	bne.n	800b066 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800b02a:	2301      	movs	r3, #1
 800b02c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b02e:	e01a      	b.n	800b066 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b030:	4b5d      	ldr	r3, [pc, #372]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d116      	bne.n	800b06a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800b03c:	2301      	movs	r3, #1
 800b03e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b040:	e013      	b.n	800b06a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b042:	4b59      	ldr	r3, [pc, #356]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d10f      	bne.n	800b06e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b04e:	4b56      	ldr	r3, [pc, #344]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b056:	2b00      	cmp	r3, #0
 800b058:	d109      	bne.n	800b06e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800b05a:	2301      	movs	r3, #1
 800b05c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b05e:	e006      	b.n	800b06e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800b060:	2301      	movs	r3, #1
 800b062:	73fb      	strb	r3, [r7, #15]
      break;
 800b064:	e004      	b.n	800b070 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b066:	bf00      	nop
 800b068:	e002      	b.n	800b070 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b06a:	bf00      	nop
 800b06c:	e000      	b.n	800b070 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b06e:	bf00      	nop
    }

    if(status == HAL_OK)
 800b070:	7bfb      	ldrb	r3, [r7, #15]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d108      	bne.n	800b088 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800b076:	4b4c      	ldr	r3, [pc, #304]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b078:	68db      	ldr	r3, [r3, #12]
 800b07a:	f023 0203 	bic.w	r2, r3, #3
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	4949      	ldr	r1, [pc, #292]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b084:	4313      	orrs	r3, r2
 800b086:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b088:	7bfb      	ldrb	r3, [r7, #15]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	f040 8086 	bne.w	800b19c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b090:	4b45      	ldr	r3, [pc, #276]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	4a44      	ldr	r2, [pc, #272]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b096:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b09a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b09c:	f7f9 ffe8 	bl	8005070 <HAL_GetTick>
 800b0a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b0a2:	e009      	b.n	800b0b8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b0a4:	f7f9 ffe4 	bl	8005070 <HAL_GetTick>
 800b0a8:	4602      	mov	r2, r0
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	1ad3      	subs	r3, r2, r3
 800b0ae:	2b02      	cmp	r3, #2
 800b0b0:	d902      	bls.n	800b0b8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b0b2:	2303      	movs	r3, #3
 800b0b4:	73fb      	strb	r3, [r7, #15]
        break;
 800b0b6:	e005      	b.n	800b0c4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b0b8:	4b3b      	ldr	r3, [pc, #236]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d1ef      	bne.n	800b0a4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b0c4:	7bfb      	ldrb	r3, [r7, #15]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d168      	bne.n	800b19c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d113      	bne.n	800b0f8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b0d0:	4b35      	ldr	r3, [pc, #212]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0d2:	695a      	ldr	r2, [r3, #20]
 800b0d4:	4b35      	ldr	r3, [pc, #212]	; (800b1ac <RCCEx_PLLSAI2_Config+0x1dc>)
 800b0d6:	4013      	ands	r3, r2
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	6892      	ldr	r2, [r2, #8]
 800b0dc:	0211      	lsls	r1, r2, #8
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	68d2      	ldr	r2, [r2, #12]
 800b0e2:	06d2      	lsls	r2, r2, #27
 800b0e4:	4311      	orrs	r1, r2
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	6852      	ldr	r2, [r2, #4]
 800b0ea:	3a01      	subs	r2, #1
 800b0ec:	0112      	lsls	r2, r2, #4
 800b0ee:	430a      	orrs	r2, r1
 800b0f0:	492d      	ldr	r1, [pc, #180]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	614b      	str	r3, [r1, #20]
 800b0f6:	e02d      	b.n	800b154 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	2b01      	cmp	r3, #1
 800b0fc:	d115      	bne.n	800b12a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b0fe:	4b2a      	ldr	r3, [pc, #168]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b100:	695a      	ldr	r2, [r3, #20]
 800b102:	4b2b      	ldr	r3, [pc, #172]	; (800b1b0 <RCCEx_PLLSAI2_Config+0x1e0>)
 800b104:	4013      	ands	r3, r2
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	6892      	ldr	r2, [r2, #8]
 800b10a:	0211      	lsls	r1, r2, #8
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	6912      	ldr	r2, [r2, #16]
 800b110:	0852      	lsrs	r2, r2, #1
 800b112:	3a01      	subs	r2, #1
 800b114:	0552      	lsls	r2, r2, #21
 800b116:	4311      	orrs	r1, r2
 800b118:	687a      	ldr	r2, [r7, #4]
 800b11a:	6852      	ldr	r2, [r2, #4]
 800b11c:	3a01      	subs	r2, #1
 800b11e:	0112      	lsls	r2, r2, #4
 800b120:	430a      	orrs	r2, r1
 800b122:	4921      	ldr	r1, [pc, #132]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b124:	4313      	orrs	r3, r2
 800b126:	614b      	str	r3, [r1, #20]
 800b128:	e014      	b.n	800b154 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b12a:	4b1f      	ldr	r3, [pc, #124]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b12c:	695a      	ldr	r2, [r3, #20]
 800b12e:	4b21      	ldr	r3, [pc, #132]	; (800b1b4 <RCCEx_PLLSAI2_Config+0x1e4>)
 800b130:	4013      	ands	r3, r2
 800b132:	687a      	ldr	r2, [r7, #4]
 800b134:	6892      	ldr	r2, [r2, #8]
 800b136:	0211      	lsls	r1, r2, #8
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	6952      	ldr	r2, [r2, #20]
 800b13c:	0852      	lsrs	r2, r2, #1
 800b13e:	3a01      	subs	r2, #1
 800b140:	0652      	lsls	r2, r2, #25
 800b142:	4311      	orrs	r1, r2
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	6852      	ldr	r2, [r2, #4]
 800b148:	3a01      	subs	r2, #1
 800b14a:	0112      	lsls	r2, r2, #4
 800b14c:	430a      	orrs	r2, r1
 800b14e:	4916      	ldr	r1, [pc, #88]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b150:	4313      	orrs	r3, r2
 800b152:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b154:	4b14      	ldr	r3, [pc, #80]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	4a13      	ldr	r2, [pc, #76]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b15a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b15e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b160:	f7f9 ff86 	bl	8005070 <HAL_GetTick>
 800b164:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b166:	e009      	b.n	800b17c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b168:	f7f9 ff82 	bl	8005070 <HAL_GetTick>
 800b16c:	4602      	mov	r2, r0
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	1ad3      	subs	r3, r2, r3
 800b172:	2b02      	cmp	r3, #2
 800b174:	d902      	bls.n	800b17c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b176:	2303      	movs	r3, #3
 800b178:	73fb      	strb	r3, [r7, #15]
          break;
 800b17a:	e005      	b.n	800b188 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b17c:	4b0a      	ldr	r3, [pc, #40]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b184:	2b00      	cmp	r3, #0
 800b186:	d0ef      	beq.n	800b168 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b188:	7bfb      	ldrb	r3, [r7, #15]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d106      	bne.n	800b19c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b18e:	4b06      	ldr	r3, [pc, #24]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b190:	695a      	ldr	r2, [r3, #20]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	699b      	ldr	r3, [r3, #24]
 800b196:	4904      	ldr	r1, [pc, #16]	; (800b1a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b198:	4313      	orrs	r3, r2
 800b19a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3710      	adds	r7, #16
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	40021000 	.word	0x40021000
 800b1ac:	07ff800f 	.word	0x07ff800f
 800b1b0:	ff9f800f 	.word	0xff9f800f
 800b1b4:	f9ff800f 	.word	0xf9ff800f

0800b1b8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b084      	sub	sp, #16
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d07f      	beq.n	800b2ca <HAL_RTC_Init+0x112>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b1d0:	b2db      	uxtb	r3, r3
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d106      	bne.n	800b1e4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f7f9 fc70 	bl	8004ac4 <HAL_RTC_MspInit>
    }
#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800b1ea:	605a      	str	r2, [r3, #4]
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2202      	movs	r2, #2
 800b1f0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	22ca      	movs	r2, #202	; 0xca
 800b1fa:	625a      	str	r2, [r3, #36]	; 0x24
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2253      	movs	r2, #83	; 0x53
 800b202:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f000 fa65 	bl	800b6d4 <RTC_EnterInitMode>
 800b20a:	4603      	mov	r3, r0
 800b20c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b20e:	7bfb      	ldrb	r3, [r7, #15]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d15a      	bne.n	800b2ca <HAL_RTC_Init+0x112>
    {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	699b      	ldr	r3, [r3, #24]
 800b21a:	687a      	ldr	r2, [r7, #4]
 800b21c:	6812      	ldr	r2, [r2, #0]
 800b21e:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800b222:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b226:	6193      	str	r3, [r2, #24]
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	6999      	ldr	r1, [r3, #24]
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	689a      	ldr	r2, [r3, #8]
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	695b      	ldr	r3, [r3, #20]
 800b236:	431a      	orrs	r2, r3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	69db      	ldr	r3, [r3, #28]
 800b23c:	431a      	orrs	r2, r3
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	430a      	orrs	r2, r1
 800b244:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	6912      	ldr	r2, [r2, #16]
 800b24e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	6919      	ldr	r1, [r3, #16]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	041a      	lsls	r2, r3, #16
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	430a      	orrs	r2, r1
 800b262:	611a      	str	r2, [r3, #16]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800b264:	4b1b      	ldr	r3, [pc, #108]	; (800b2d4 <HAL_RTC_Init+0x11c>)
 800b266:	68db      	ldr	r3, [r3, #12]
 800b268:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b274:	430b      	orrs	r3, r1
 800b276:	4917      	ldr	r1, [pc, #92]	; (800b2d4 <HAL_RTC_Init+0x11c>)
 800b278:	4313      	orrs	r3, r2
 800b27a:	60cb      	str	r3, [r1, #12]
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f000 fa5f 	bl	800b740 <RTC_ExitInitMode>
 800b282:	4603      	mov	r3, r0
 800b284:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800b286:	7bfb      	ldrb	r3, [r7, #15]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d11e      	bne.n	800b2ca <HAL_RTC_Init+0x112>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	699a      	ldr	r2, [r3, #24]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800b29a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	6999      	ldr	r1, [r3, #24]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6a1b      	ldr	r3, [r3, #32]
 800b2aa:	431a      	orrs	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	699b      	ldr	r3, [r3, #24]
 800b2b0:	431a      	orrs	r2, r3
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	430a      	orrs	r2, r1
 800b2b8:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	22ff      	movs	r2, #255	; 0xff
 800b2c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2201      	movs	r2, #1
 800b2c6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      }
    }
  }

  return status;
 800b2ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3710      	adds	r7, #16
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}
 800b2d4:	40002800 	.word	0x40002800

0800b2d8 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b2d8:	b590      	push	{r4, r7, lr}
 800b2da:	b087      	sub	sp, #28
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	60f8      	str	r0, [r7, #12]
 800b2e0:	60b9      	str	r1, [r7, #8]
 800b2e2:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d101      	bne.n	800b2f2 <HAL_RTC_SetTime+0x1a>
 800b2ee:	2302      	movs	r3, #2
 800b2f0:	e08b      	b.n	800b40a <HAL_RTC_SetTime+0x132>
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2202      	movs	r2, #2
 800b2fe:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	22ca      	movs	r2, #202	; 0xca
 800b308:	625a      	str	r2, [r3, #36]	; 0x24
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2253      	movs	r2, #83	; 0x53
 800b310:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b312:	68f8      	ldr	r0, [r7, #12]
 800b314:	f000 f9de 	bl	800b6d4 <RTC_EnterInitMode>
 800b318:	4603      	mov	r3, r0
 800b31a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b31c:	7cfb      	ldrb	r3, [r7, #19]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d15e      	bne.n	800b3e0 <HAL_RTC_SetTime+0x108>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b322:	4b3c      	ldr	r3, [pc, #240]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b32a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b32e:	d057      	beq.n	800b3e0 <HAL_RTC_SetTime+0x108>
    {
      if (Format == RTC_FORMAT_BIN)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d125      	bne.n	800b382 <HAL_RTC_SetTime+0xaa>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b336:	4b37      	ldr	r3, [pc, #220]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b338:	699b      	ldr	r3, [r3, #24]
 800b33a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d102      	bne.n	800b348 <HAL_RTC_SetTime+0x70>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	2200      	movs	r2, #0
 800b346:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	781b      	ldrb	r3, [r3, #0]
 800b34c:	4618      	mov	r0, r3
 800b34e:	f000 fa35 	bl	800b7bc <RTC_ByteToBcd2>
 800b352:	4603      	mov	r3, r0
 800b354:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	785b      	ldrb	r3, [r3, #1]
 800b35a:	4618      	mov	r0, r3
 800b35c:	f000 fa2e 	bl	800b7bc <RTC_ByteToBcd2>
 800b360:	4603      	mov	r3, r0
 800b362:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b364:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	789b      	ldrb	r3, [r3, #2]
 800b36a:	4618      	mov	r0, r3
 800b36c:	f000 fa26 	bl	800b7bc <RTC_ByteToBcd2>
 800b370:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b372:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	78db      	ldrb	r3, [r3, #3]
 800b37a:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b37c:	4313      	orrs	r3, r2
 800b37e:	617b      	str	r3, [r7, #20]
 800b380:	e017      	b.n	800b3b2 <HAL_RTC_SetTime+0xda>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b382:	4b24      	ldr	r3, [pc, #144]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b384:	699b      	ldr	r3, [r3, #24]
 800b386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d102      	bne.n	800b394 <HAL_RTC_SetTime+0xbc>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	2200      	movs	r2, #0
 800b392:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	785b      	ldrb	r3, [r3, #1]
 800b39e:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b3a0:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b3a6:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b3a8:	68bb      	ldr	r3, [r7, #8]
 800b3aa:	78db      	ldrb	r3, [r3, #3]
 800b3ac:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800b3b2:	4a18      	ldr	r2, [pc, #96]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b3ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b3be:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800b3c0:	4b14      	ldr	r3, [pc, #80]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b3c2:	699b      	ldr	r3, [r3, #24]
 800b3c4:	4a13      	ldr	r2, [pc, #76]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b3c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b3ca:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800b3cc:	4b11      	ldr	r3, [pc, #68]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b3ce:	699a      	ldr	r2, [r3, #24]
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	68d9      	ldr	r1, [r3, #12]
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	691b      	ldr	r3, [r3, #16]
 800b3d8:	430b      	orrs	r3, r1
 800b3da:	490e      	ldr	r1, [pc, #56]	; (800b414 <HAL_RTC_SetTime+0x13c>)
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 800b3e0:	68f8      	ldr	r0, [r7, #12]
 800b3e2:	f000 f9ad 	bl	800b740 <RTC_ExitInitMode>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	22ff      	movs	r2, #255	; 0xff
 800b3f0:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b3f2:	7cfb      	ldrb	r3, [r7, #19]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d103      	bne.n	800b400 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2200      	movs	r2, #0
 800b404:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b408:	7cfb      	ldrb	r3, [r7, #19]
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	371c      	adds	r7, #28
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd90      	pop	{r4, r7, pc}
 800b412:	bf00      	nop
 800b414:	40002800 	.word	0x40002800

0800b418 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b086      	sub	sp, #24
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	60f8      	str	r0, [r7, #12]
 800b420:	60b9      	str	r1, [r7, #8]
 800b422:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 800b424:	4b2c      	ldr	r3, [pc, #176]	; (800b4d8 <HAL_RTC_GetTime+0xc0>)
 800b426:	689a      	ldr	r2, [r3, #8]
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b42c:	4b2a      	ldr	r3, [pc, #168]	; (800b4d8 <HAL_RTC_GetTime+0xc0>)
 800b42e:	68db      	ldr	r3, [r3, #12]
 800b430:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b434:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b438:	d049      	beq.n	800b4ce <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 800b43a:	4b27      	ldr	r3, [pc, #156]	; (800b4d8 <HAL_RTC_GetTime+0xc0>)
 800b43c:	691b      	ldr	r3, [r3, #16]
 800b43e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 800b446:	4b24      	ldr	r3, [pc, #144]	; (800b4d8 <HAL_RTC_GetTime+0xc0>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b44e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b452:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	0c1b      	lsrs	r3, r3, #16
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b45e:	b2da      	uxtb	r2, r3
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	0a1b      	lsrs	r3, r3, #8
 800b468:	b2db      	uxtb	r3, r3
 800b46a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b46e:	b2da      	uxtb	r2, r3
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	b2db      	uxtb	r3, r3
 800b478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b47c:	b2da      	uxtb	r2, r3
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	0d9b      	lsrs	r3, r3, #22
 800b486:	b2db      	uxtb	r3, r3
 800b488:	f003 0301 	and.w	r3, r3, #1
 800b48c:	b2da      	uxtb	r2, r3
 800b48e:	68bb      	ldr	r3, [r7, #8]
 800b490:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d11a      	bne.n	800b4ce <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	781b      	ldrb	r3, [r3, #0]
 800b49c:	4618      	mov	r0, r3
 800b49e:	f000 f9ad 	bl	800b7fc <RTC_Bcd2ToByte>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	785b      	ldrb	r3, [r3, #1]
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f000 f9a4 	bl	800b7fc <RTC_Bcd2ToByte>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	461a      	mov	r2, r3
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	789b      	ldrb	r3, [r3, #2]
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	f000 f99b 	bl	800b7fc <RTC_Bcd2ToByte>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	461a      	mov	r2, r3
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 800b4ce:	2300      	movs	r3, #0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3718      	adds	r7, #24
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}
 800b4d8:	40002800 	.word	0x40002800

0800b4dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b4dc:	b590      	push	{r4, r7, lr}
 800b4de:	b087      	sub	sp, #28
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	60b9      	str	r1, [r7, #8]
 800b4e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b4ee:	2b01      	cmp	r3, #1
 800b4f0:	d101      	bne.n	800b4f6 <HAL_RTC_SetDate+0x1a>
 800b4f2:	2302      	movs	r3, #2
 800b4f4:	e074      	b.n	800b5e0 <HAL_RTC_SetDate+0x104>
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2202      	movs	r2, #2
 800b502:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d10e      	bne.n	800b52a <HAL_RTC_SetDate+0x4e>
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	785b      	ldrb	r3, [r3, #1]
 800b510:	f003 0310 	and.w	r3, r3, #16
 800b514:	2b00      	cmp	r3, #0
 800b516:	d008      	beq.n	800b52a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	785b      	ldrb	r3, [r3, #1]
 800b51c:	f023 0310 	bic.w	r3, r3, #16
 800b520:	b2db      	uxtb	r3, r3
 800b522:	330a      	adds	r3, #10
 800b524:	b2da      	uxtb	r2, r3
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d11c      	bne.n	800b56a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	78db      	ldrb	r3, [r3, #3]
 800b534:	4618      	mov	r0, r3
 800b536:	f000 f941 	bl	800b7bc <RTC_ByteToBcd2>
 800b53a:	4603      	mov	r3, r0
 800b53c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	785b      	ldrb	r3, [r3, #1]
 800b542:	4618      	mov	r0, r3
 800b544:	f000 f93a 	bl	800b7bc <RTC_ByteToBcd2>
 800b548:	4603      	mov	r3, r0
 800b54a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b54c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	789b      	ldrb	r3, [r3, #2]
 800b552:	4618      	mov	r0, r3
 800b554:	f000 f932 	bl	800b7bc <RTC_ByteToBcd2>
 800b558:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b55a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b564:	4313      	orrs	r3, r2
 800b566:	617b      	str	r3, [r7, #20]
 800b568:	e00e      	b.n	800b588 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	78db      	ldrb	r3, [r3, #3]
 800b56e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	785b      	ldrb	r3, [r3, #1]
 800b574:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b576:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800b578:	68ba      	ldr	r2, [r7, #8]
 800b57a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b57c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b584:	4313      	orrs	r3, r2
 800b586:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	22ca      	movs	r2, #202	; 0xca
 800b58e:	625a      	str	r2, [r3, #36]	; 0x24
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	2253      	movs	r2, #83	; 0x53
 800b596:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b598:	68f8      	ldr	r0, [r7, #12]
 800b59a:	f000 f89b 	bl	800b6d4 <RTC_EnterInitMode>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b5a2:	7cfb      	ldrb	r3, [r7, #19]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d10b      	bne.n	800b5c0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800b5a8:	4a0f      	ldr	r2, [pc, #60]	; (800b5e8 <HAL_RTC_SetDate+0x10c>)
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b5b0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b5b4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b5b6:	68f8      	ldr	r0, [r7, #12]
 800b5b8:	f000 f8c2 	bl	800b740 <RTC_ExitInitMode>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	22ff      	movs	r2, #255	; 0xff
 800b5c6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b5c8:	7cfb      	ldrb	r3, [r7, #19]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d103      	bne.n	800b5d6 <HAL_RTC_SetDate+0xfa>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	2201      	movs	r2, #1
 800b5d2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b5de:	7cfb      	ldrb	r3, [r7, #19]
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	371c      	adds	r7, #28
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd90      	pop	{r4, r7, pc}
 800b5e8:	40002800 	.word	0x40002800

0800b5ec <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b086      	sub	sp, #24
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	60f8      	str	r0, [r7, #12]
 800b5f4:	60b9      	str	r1, [r7, #8]
 800b5f6:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 800b5f8:	4b22      	ldr	r3, [pc, #136]	; (800b684 <HAL_RTC_GetDate+0x98>)
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b600:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b604:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	0c1b      	lsrs	r3, r3, #16
 800b60a:	b2da      	uxtb	r2, r3
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	0a1b      	lsrs	r3, r3, #8
 800b614:	b2db      	uxtb	r3, r3
 800b616:	f003 031f 	and.w	r3, r3, #31
 800b61a:	b2da      	uxtb	r2, r3
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800b620:	697b      	ldr	r3, [r7, #20]
 800b622:	b2db      	uxtb	r3, r3
 800b624:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b628:	b2da      	uxtb	r2, r3
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	0b5b      	lsrs	r3, r3, #13
 800b632:	b2db      	uxtb	r3, r3
 800b634:	f003 0307 	and.w	r3, r3, #7
 800b638:	b2da      	uxtb	r2, r3
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d11a      	bne.n	800b67a <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	78db      	ldrb	r3, [r3, #3]
 800b648:	4618      	mov	r0, r3
 800b64a:	f000 f8d7 	bl	800b7fc <RTC_Bcd2ToByte>
 800b64e:	4603      	mov	r3, r0
 800b650:	461a      	mov	r2, r3
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	785b      	ldrb	r3, [r3, #1]
 800b65a:	4618      	mov	r0, r3
 800b65c:	f000 f8ce 	bl	800b7fc <RTC_Bcd2ToByte>
 800b660:	4603      	mov	r3, r0
 800b662:	461a      	mov	r2, r3
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	789b      	ldrb	r3, [r3, #2]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f000 f8c5 	bl	800b7fc <RTC_Bcd2ToByte>
 800b672:	4603      	mov	r3, r0
 800b674:	461a      	mov	r2, r3
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b67a:	2300      	movs	r3, #0
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3718      	adds	r7, #24
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}
 800b684:	40002800 	.word	0x40002800

0800b688 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b084      	sub	sp, #16
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	68da      	ldr	r2, [r3, #12]
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b69e:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
#endif

  tickstart = HAL_GetTick();
 800b6a0:	f7f9 fce6 	bl	8005070 <HAL_GetTick>
 800b6a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b6a6:	e009      	b.n	800b6bc <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b6a8:	f7f9 fce2 	bl	8005070 <HAL_GetTick>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	1ad3      	subs	r3, r2, r3
 800b6b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b6b6:	d901      	bls.n	800b6bc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b6b8:	2303      	movs	r3, #3
 800b6ba:	e007      	b.n	800b6cc <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	68db      	ldr	r3, [r3, #12]
 800b6c2:	f003 0320 	and.w	r3, r3, #32
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d0ee      	beq.n	800b6a8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b6ca:	2300      	movs	r3, #0
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}

0800b6d4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d123      	bne.n	800b736 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	68da      	ldr	r2, [r3, #12]
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b6fc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b6fe:	f7f9 fcb7 	bl	8005070 <HAL_GetTick>
 800b702:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b704:	e00d      	b.n	800b722 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b706:	f7f9 fcb3 	bl	8005070 <HAL_GetTick>
 800b70a:	4602      	mov	r2, r0
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	1ad3      	subs	r3, r2, r3
 800b710:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b714:	d905      	bls.n	800b722 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800b716:	2303      	movs	r3, #3
 800b718:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2203      	movs	r2, #3
 800b71e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	68db      	ldr	r3, [r3, #12]
 800b728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d102      	bne.n	800b736 <RTC_EnterInitMode+0x62>
 800b730:	7bfb      	ldrb	r3, [r7, #15]
 800b732:	2b03      	cmp	r3, #3
 800b734:	d1e7      	bne.n	800b706 <RTC_EnterInitMode+0x32>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800b736:	7bfb      	ldrb	r3, [r7, #15]
}
 800b738:	4618      	mov	r0, r3
 800b73a:	3710      	adds	r7, #16
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}

0800b740 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b084      	sub	sp, #16
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b748:	2300      	movs	r3, #0
 800b74a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b74c:	4b1a      	ldr	r3, [pc, #104]	; (800b7b8 <RTC_ExitInitMode+0x78>)
 800b74e:	68db      	ldr	r3, [r3, #12]
 800b750:	4a19      	ldr	r2, [pc, #100]	; (800b7b8 <RTC_ExitInitMode+0x78>)
 800b752:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b756:	60d3      	str	r3, [r2, #12]
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b758:	4b17      	ldr	r3, [pc, #92]	; (800b7b8 <RTC_ExitInitMode+0x78>)
 800b75a:	699b      	ldr	r3, [r3, #24]
 800b75c:	f003 0320 	and.w	r3, r3, #32
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10c      	bne.n	800b77e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f7ff ff8f 	bl	800b688 <HAL_RTC_WaitForSynchro>
 800b76a:	4603      	mov	r3, r0
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d01e      	beq.n	800b7ae <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2203      	movs	r2, #3
 800b774:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b778:	2303      	movs	r3, #3
 800b77a:	73fb      	strb	r3, [r7, #15]
 800b77c:	e017      	b.n	800b7ae <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b77e:	4b0e      	ldr	r3, [pc, #56]	; (800b7b8 <RTC_ExitInitMode+0x78>)
 800b780:	699b      	ldr	r3, [r3, #24]
 800b782:	4a0d      	ldr	r2, [pc, #52]	; (800b7b8 <RTC_ExitInitMode+0x78>)
 800b784:	f023 0320 	bic.w	r3, r3, #32
 800b788:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f7ff ff7c 	bl	800b688 <HAL_RTC_WaitForSynchro>
 800b790:	4603      	mov	r3, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	d005      	beq.n	800b7a2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2203      	movs	r2, #3
 800b79a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b79e:	2303      	movs	r3, #3
 800b7a0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b7a2:	4b05      	ldr	r3, [pc, #20]	; (800b7b8 <RTC_ExitInitMode+0x78>)
 800b7a4:	699b      	ldr	r3, [r3, #24]
 800b7a6:	4a04      	ldr	r2, [pc, #16]	; (800b7b8 <RTC_ExitInitMode+0x78>)
 800b7a8:	f043 0320 	orr.w	r3, r3, #32
 800b7ac:	6193      	str	r3, [r2, #24]
  }

  return status;
 800b7ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3710      	adds	r7, #16
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}
 800b7b8:	40002800 	.word	0x40002800

0800b7bc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b085      	sub	sp, #20
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800b7ca:	79fb      	ldrb	r3, [r7, #7]
 800b7cc:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800b7ce:	e005      	b.n	800b7dc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800b7d6:	7afb      	ldrb	r3, [r7, #11]
 800b7d8:	3b0a      	subs	r3, #10
 800b7da:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800b7dc:	7afb      	ldrb	r3, [r7, #11]
 800b7de:	2b09      	cmp	r3, #9
 800b7e0:	d8f6      	bhi.n	800b7d0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	b2db      	uxtb	r3, r3
 800b7e6:	011b      	lsls	r3, r3, #4
 800b7e8:	b2da      	uxtb	r2, r3
 800b7ea:	7afb      	ldrb	r3, [r7, #11]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	b2db      	uxtb	r3, r3
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3714      	adds	r7, #20
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fa:	4770      	bx	lr

0800b7fc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b085      	sub	sp, #20
 800b800:	af00      	add	r7, sp, #0
 800b802:	4603      	mov	r3, r0
 800b804:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800b806:	79fb      	ldrb	r3, [r7, #7]
 800b808:	091b      	lsrs	r3, r3, #4
 800b80a:	b2db      	uxtb	r3, r3
 800b80c:	461a      	mov	r2, r3
 800b80e:	0092      	lsls	r2, r2, #2
 800b810:	4413      	add	r3, r2
 800b812:	005b      	lsls	r3, r3, #1
 800b814:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800b816:	79fb      	ldrb	r3, [r7, #7]
 800b818:	f003 030f 	and.w	r3, r3, #15
 800b81c:	b2da      	uxtb	r2, r3
 800b81e:	7bfb      	ldrb	r3, [r7, #15]
 800b820:	4413      	add	r3, r2
 800b822:	b2db      	uxtb	r3, r3
}
 800b824:	4618      	mov	r0, r3
 800b826:	3714      	adds	r7, #20
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr

0800b830 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b084      	sub	sp, #16
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d101      	bne.n	800b842 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b83e:	2301      	movs	r3, #1
 800b840:	e095      	b.n	800b96e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b846:	2b00      	cmp	r3, #0
 800b848:	d108      	bne.n	800b85c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b852:	d009      	beq.n	800b868 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2200      	movs	r2, #0
 800b858:	61da      	str	r2, [r3, #28]
 800b85a:	e005      	b.n	800b868 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2200      	movs	r2, #0
 800b860:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b874:	b2db      	uxtb	r3, r3
 800b876:	2b00      	cmp	r3, #0
 800b878:	d106      	bne.n	800b888 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2200      	movs	r2, #0
 800b87e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f7f9 f95c 	bl	8004b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2202      	movs	r2, #2
 800b88c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	681a      	ldr	r2, [r3, #0]
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b89e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	68db      	ldr	r3, [r3, #12]
 800b8a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b8a8:	d902      	bls.n	800b8b0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	60fb      	str	r3, [r7, #12]
 800b8ae:	e002      	b.n	800b8b6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b8b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8b4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	68db      	ldr	r3, [r3, #12]
 800b8ba:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b8be:	d007      	beq.n	800b8d0 <HAL_SPI_Init+0xa0>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b8c8:	d002      	beq.n	800b8d0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b8e0:	431a      	orrs	r2, r3
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	691b      	ldr	r3, [r3, #16]
 800b8e6:	f003 0302 	and.w	r3, r3, #2
 800b8ea:	431a      	orrs	r2, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	695b      	ldr	r3, [r3, #20]
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	431a      	orrs	r2, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	699b      	ldr	r3, [r3, #24]
 800b8fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b8fe:	431a      	orrs	r2, r3
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	69db      	ldr	r3, [r3, #28]
 800b904:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b908:	431a      	orrs	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a1b      	ldr	r3, [r3, #32]
 800b90e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b912:	ea42 0103 	orr.w	r1, r2, r3
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b91a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	430a      	orrs	r2, r1
 800b924:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	699b      	ldr	r3, [r3, #24]
 800b92a:	0c1b      	lsrs	r3, r3, #16
 800b92c:	f003 0204 	and.w	r2, r3, #4
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b934:	f003 0310 	and.w	r3, r3, #16
 800b938:	431a      	orrs	r2, r3
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b93e:	f003 0308 	and.w	r3, r3, #8
 800b942:	431a      	orrs	r2, r3
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	68db      	ldr	r3, [r3, #12]
 800b948:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b94c:	ea42 0103 	orr.w	r1, r2, r3
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	430a      	orrs	r2, r1
 800b95c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2200      	movs	r2, #0
 800b962:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2201      	movs	r2, #1
 800b968:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b96c:	2300      	movs	r3, #0
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3710      	adds	r7, #16
 800b972:	46bd      	mov	sp, r7
 800b974:	bd80      	pop	{r7, pc}

0800b976 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b976:	b580      	push	{r7, lr}
 800b978:	b088      	sub	sp, #32
 800b97a:	af00      	add	r7, sp, #0
 800b97c:	60f8      	str	r0, [r7, #12]
 800b97e:	60b9      	str	r1, [r7, #8]
 800b980:	603b      	str	r3, [r7, #0]
 800b982:	4613      	mov	r3, r2
 800b984:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b986:	2300      	movs	r3, #0
 800b988:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b990:	2b01      	cmp	r3, #1
 800b992:	d101      	bne.n	800b998 <HAL_SPI_Transmit+0x22>
 800b994:	2302      	movs	r3, #2
 800b996:	e158      	b.n	800bc4a <HAL_SPI_Transmit+0x2d4>
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	2201      	movs	r2, #1
 800b99c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b9a0:	f7f9 fb66 	bl	8005070 <HAL_GetTick>
 800b9a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b9a6:	88fb      	ldrh	r3, [r7, #6]
 800b9a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	2b01      	cmp	r3, #1
 800b9b4:	d002      	beq.n	800b9bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b9b6:	2302      	movs	r3, #2
 800b9b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b9ba:	e13d      	b.n	800bc38 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d002      	beq.n	800b9c8 <HAL_SPI_Transmit+0x52>
 800b9c2:	88fb      	ldrh	r3, [r7, #6]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d102      	bne.n	800b9ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b9cc:	e134      	b.n	800bc38 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2203      	movs	r2, #3
 800b9d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	2200      	movs	r2, #0
 800b9da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	68ba      	ldr	r2, [r7, #8]
 800b9e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	88fa      	ldrh	r2, [r7, #6]
 800b9e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	88fa      	ldrh	r2, [r7, #6]
 800b9ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	2200      	movs	r2, #0
 800ba08:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	689b      	ldr	r3, [r3, #8]
 800ba14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba18:	d10f      	bne.n	800ba3a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	681a      	ldr	r2, [r3, #0]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	681a      	ldr	r2, [r3, #0]
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ba38:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba44:	2b40      	cmp	r3, #64	; 0x40
 800ba46:	d007      	beq.n	800ba58 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	681a      	ldr	r2, [r3, #0]
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ba56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	68db      	ldr	r3, [r3, #12]
 800ba5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ba60:	d94b      	bls.n	800bafa <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d002      	beq.n	800ba70 <HAL_SPI_Transmit+0xfa>
 800ba6a:	8afb      	ldrh	r3, [r7, #22]
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d13e      	bne.n	800baee <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba74:	881a      	ldrh	r2, [r3, #0]
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba80:	1c9a      	adds	r2, r3, #2
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	b29a      	uxth	r2, r3
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ba94:	e02b      	b.n	800baee <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	689b      	ldr	r3, [r3, #8]
 800ba9c:	f003 0302 	and.w	r3, r3, #2
 800baa0:	2b02      	cmp	r3, #2
 800baa2:	d112      	bne.n	800baca <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baa8:	881a      	ldrh	r2, [r3, #0]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bab4:	1c9a      	adds	r2, r3, #2
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800babe:	b29b      	uxth	r3, r3
 800bac0:	3b01      	subs	r3, #1
 800bac2:	b29a      	uxth	r2, r3
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bac8:	e011      	b.n	800baee <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800baca:	f7f9 fad1 	bl	8005070 <HAL_GetTick>
 800bace:	4602      	mov	r2, r0
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	1ad3      	subs	r3, r2, r3
 800bad4:	683a      	ldr	r2, [r7, #0]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d803      	bhi.n	800bae2 <HAL_SPI_Transmit+0x16c>
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae0:	d102      	bne.n	800bae8 <HAL_SPI_Transmit+0x172>
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d102      	bne.n	800baee <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800bae8:	2303      	movs	r3, #3
 800baea:	77fb      	strb	r3, [r7, #31]
          goto error;
 800baec:	e0a4      	b.n	800bc38 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baf2:	b29b      	uxth	r3, r3
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d1ce      	bne.n	800ba96 <HAL_SPI_Transmit+0x120>
 800baf8:	e07c      	b.n	800bbf4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	685b      	ldr	r3, [r3, #4]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d002      	beq.n	800bb08 <HAL_SPI_Transmit+0x192>
 800bb02:	8afb      	ldrh	r3, [r7, #22]
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d170      	bne.n	800bbea <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	2b01      	cmp	r3, #1
 800bb10:	d912      	bls.n	800bb38 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb16:	881a      	ldrh	r2, [r3, #0]
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb22:	1c9a      	adds	r2, r3, #2
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb2c:	b29b      	uxth	r3, r3
 800bb2e:	3b02      	subs	r3, #2
 800bb30:	b29a      	uxth	r2, r3
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb36:	e058      	b.n	800bbea <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	330c      	adds	r3, #12
 800bb42:	7812      	ldrb	r2, [r2, #0]
 800bb44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb4a:	1c5a      	adds	r2, r3, #1
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb54:	b29b      	uxth	r3, r3
 800bb56:	3b01      	subs	r3, #1
 800bb58:	b29a      	uxth	r2, r3
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bb5e:	e044      	b.n	800bbea <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	689b      	ldr	r3, [r3, #8]
 800bb66:	f003 0302 	and.w	r3, r3, #2
 800bb6a:	2b02      	cmp	r3, #2
 800bb6c:	d12b      	bne.n	800bbc6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb72:	b29b      	uxth	r3, r3
 800bb74:	2b01      	cmp	r3, #1
 800bb76:	d912      	bls.n	800bb9e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb7c:	881a      	ldrh	r2, [r3, #0]
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb88:	1c9a      	adds	r2, r3, #2
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb92:	b29b      	uxth	r3, r3
 800bb94:	3b02      	subs	r3, #2
 800bb96:	b29a      	uxth	r2, r3
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb9c:	e025      	b.n	800bbea <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	330c      	adds	r3, #12
 800bba8:	7812      	ldrb	r2, [r2, #0]
 800bbaa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbb0:	1c5a      	adds	r2, r3, #1
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	3b01      	subs	r3, #1
 800bbbe:	b29a      	uxth	r2, r3
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bbc4:	e011      	b.n	800bbea <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bbc6:	f7f9 fa53 	bl	8005070 <HAL_GetTick>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	69bb      	ldr	r3, [r7, #24]
 800bbce:	1ad3      	subs	r3, r2, r3
 800bbd0:	683a      	ldr	r2, [r7, #0]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d803      	bhi.n	800bbde <HAL_SPI_Transmit+0x268>
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbdc:	d102      	bne.n	800bbe4 <HAL_SPI_Transmit+0x26e>
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d102      	bne.n	800bbea <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800bbe4:	2303      	movs	r3, #3
 800bbe6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bbe8:	e026      	b.n	800bc38 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbee:	b29b      	uxth	r3, r3
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d1b5      	bne.n	800bb60 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bbf4:	69ba      	ldr	r2, [r7, #24]
 800bbf6:	6839      	ldr	r1, [r7, #0]
 800bbf8:	68f8      	ldr	r0, [r7, #12]
 800bbfa:	f000 fb5b 	bl	800c2b4 <SPI_EndRxTxTransaction>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d002      	beq.n	800bc0a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2220      	movs	r2, #32
 800bc08:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d10a      	bne.n	800bc28 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bc12:	2300      	movs	r3, #0
 800bc14:	613b      	str	r3, [r7, #16]
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	68db      	ldr	r3, [r3, #12]
 800bc1c:	613b      	str	r3, [r7, #16]
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	689b      	ldr	r3, [r3, #8]
 800bc24:	613b      	str	r3, [r7, #16]
 800bc26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d002      	beq.n	800bc36 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800bc30:	2301      	movs	r3, #1
 800bc32:	77fb      	strb	r3, [r7, #31]
 800bc34:	e000      	b.n	800bc38 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800bc36:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	2200      	movs	r2, #0
 800bc44:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bc48:	7ffb      	ldrb	r3, [r7, #31]
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3720      	adds	r7, #32
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}

0800bc52 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bc52:	b580      	push	{r7, lr}
 800bc54:	b08a      	sub	sp, #40	; 0x28
 800bc56:	af00      	add	r7, sp, #0
 800bc58:	60f8      	str	r0, [r7, #12]
 800bc5a:	60b9      	str	r1, [r7, #8]
 800bc5c:	607a      	str	r2, [r7, #4]
 800bc5e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bc60:	2301      	movs	r3, #1
 800bc62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bc64:	2300      	movs	r3, #0
 800bc66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bc70:	2b01      	cmp	r3, #1
 800bc72:	d101      	bne.n	800bc78 <HAL_SPI_TransmitReceive+0x26>
 800bc74:	2302      	movs	r3, #2
 800bc76:	e1fb      	b.n	800c070 <HAL_SPI_TransmitReceive+0x41e>
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2201      	movs	r2, #1
 800bc7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc80:	f7f9 f9f6 	bl	8005070 <HAL_GetTick>
 800bc84:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc8c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800bc94:	887b      	ldrh	r3, [r7, #2]
 800bc96:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800bc98:	887b      	ldrh	r3, [r7, #2]
 800bc9a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bc9c:	7efb      	ldrb	r3, [r7, #27]
 800bc9e:	2b01      	cmp	r3, #1
 800bca0:	d00e      	beq.n	800bcc0 <HAL_SPI_TransmitReceive+0x6e>
 800bca2:	697b      	ldr	r3, [r7, #20]
 800bca4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bca8:	d106      	bne.n	800bcb8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	689b      	ldr	r3, [r3, #8]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d102      	bne.n	800bcb8 <HAL_SPI_TransmitReceive+0x66>
 800bcb2:	7efb      	ldrb	r3, [r7, #27]
 800bcb4:	2b04      	cmp	r3, #4
 800bcb6:	d003      	beq.n	800bcc0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800bcb8:	2302      	movs	r3, #2
 800bcba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bcbe:	e1cd      	b.n	800c05c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d005      	beq.n	800bcd2 <HAL_SPI_TransmitReceive+0x80>
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d002      	beq.n	800bcd2 <HAL_SPI_TransmitReceive+0x80>
 800bccc:	887b      	ldrh	r3, [r7, #2]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d103      	bne.n	800bcda <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bcd8:	e1c0      	b.n	800c05c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bce0:	b2db      	uxtb	r3, r3
 800bce2:	2b04      	cmp	r3, #4
 800bce4:	d003      	beq.n	800bcee <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2205      	movs	r2, #5
 800bcea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	687a      	ldr	r2, [r7, #4]
 800bcf8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	887a      	ldrh	r2, [r7, #2]
 800bcfe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	887a      	ldrh	r2, [r7, #2]
 800bd06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	68ba      	ldr	r2, [r7, #8]
 800bd0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	887a      	ldrh	r2, [r7, #2]
 800bd14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	887a      	ldrh	r2, [r7, #2]
 800bd1a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2200      	movs	r2, #0
 800bd26:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	68db      	ldr	r3, [r3, #12]
 800bd2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd30:	d802      	bhi.n	800bd38 <HAL_SPI_TransmitReceive+0xe6>
 800bd32:	8a3b      	ldrh	r3, [r7, #16]
 800bd34:	2b01      	cmp	r3, #1
 800bd36:	d908      	bls.n	800bd4a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	685a      	ldr	r2, [r3, #4]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bd46:	605a      	str	r2, [r3, #4]
 800bd48:	e007      	b.n	800bd5a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	685a      	ldr	r2, [r3, #4]
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bd58:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd64:	2b40      	cmp	r3, #64	; 0x40
 800bd66:	d007      	beq.n	800bd78 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	68db      	ldr	r3, [r3, #12]
 800bd7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd80:	d97c      	bls.n	800be7c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	685b      	ldr	r3, [r3, #4]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d002      	beq.n	800bd90 <HAL_SPI_TransmitReceive+0x13e>
 800bd8a:	8a7b      	ldrh	r3, [r7, #18]
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	d169      	bne.n	800be64 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd94:	881a      	ldrh	r2, [r3, #0]
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bda0:	1c9a      	adds	r2, r3, #2
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	3b01      	subs	r3, #1
 800bdae:	b29a      	uxth	r2, r3
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bdb4:	e056      	b.n	800be64 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	689b      	ldr	r3, [r3, #8]
 800bdbc:	f003 0302 	and.w	r3, r3, #2
 800bdc0:	2b02      	cmp	r3, #2
 800bdc2:	d11b      	bne.n	800bdfc <HAL_SPI_TransmitReceive+0x1aa>
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdc8:	b29b      	uxth	r3, r3
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d016      	beq.n	800bdfc <HAL_SPI_TransmitReceive+0x1aa>
 800bdce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd0:	2b01      	cmp	r3, #1
 800bdd2:	d113      	bne.n	800bdfc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdd8:	881a      	ldrh	r2, [r3, #0]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde4:	1c9a      	adds	r2, r3, #2
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdee:	b29b      	uxth	r3, r3
 800bdf0:	3b01      	subs	r3, #1
 800bdf2:	b29a      	uxth	r2, r3
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	689b      	ldr	r3, [r3, #8]
 800be02:	f003 0301 	and.w	r3, r3, #1
 800be06:	2b01      	cmp	r3, #1
 800be08:	d11c      	bne.n	800be44 <HAL_SPI_TransmitReceive+0x1f2>
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800be10:	b29b      	uxth	r3, r3
 800be12:	2b00      	cmp	r3, #0
 800be14:	d016      	beq.n	800be44 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	68da      	ldr	r2, [r3, #12]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be20:	b292      	uxth	r2, r2
 800be22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be28:	1c9a      	adds	r2, r3, #2
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800be34:	b29b      	uxth	r3, r3
 800be36:	3b01      	subs	r3, #1
 800be38:	b29a      	uxth	r2, r3
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800be40:	2301      	movs	r3, #1
 800be42:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800be44:	f7f9 f914 	bl	8005070 <HAL_GetTick>
 800be48:	4602      	mov	r2, r0
 800be4a:	69fb      	ldr	r3, [r7, #28]
 800be4c:	1ad3      	subs	r3, r2, r3
 800be4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be50:	429a      	cmp	r2, r3
 800be52:	d807      	bhi.n	800be64 <HAL_SPI_TransmitReceive+0x212>
 800be54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be5a:	d003      	beq.n	800be64 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800be5c:	2303      	movs	r3, #3
 800be5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800be62:	e0fb      	b.n	800c05c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be68:	b29b      	uxth	r3, r3
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d1a3      	bne.n	800bdb6 <HAL_SPI_TransmitReceive+0x164>
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800be74:	b29b      	uxth	r3, r3
 800be76:	2b00      	cmp	r3, #0
 800be78:	d19d      	bne.n	800bdb6 <HAL_SPI_TransmitReceive+0x164>
 800be7a:	e0df      	b.n	800c03c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	685b      	ldr	r3, [r3, #4]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d003      	beq.n	800be8c <HAL_SPI_TransmitReceive+0x23a>
 800be84:	8a7b      	ldrh	r3, [r7, #18]
 800be86:	2b01      	cmp	r3, #1
 800be88:	f040 80cb 	bne.w	800c022 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be90:	b29b      	uxth	r3, r3
 800be92:	2b01      	cmp	r3, #1
 800be94:	d912      	bls.n	800bebc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be9a:	881a      	ldrh	r2, [r3, #0]
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bea6:	1c9a      	adds	r2, r3, #2
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	3b02      	subs	r3, #2
 800beb4:	b29a      	uxth	r2, r3
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800beba:	e0b2      	b.n	800c022 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	330c      	adds	r3, #12
 800bec6:	7812      	ldrb	r2, [r2, #0]
 800bec8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bece:	1c5a      	adds	r2, r3, #1
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bed8:	b29b      	uxth	r3, r3
 800beda:	3b01      	subs	r3, #1
 800bedc:	b29a      	uxth	r2, r3
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bee2:	e09e      	b.n	800c022 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	f003 0302 	and.w	r3, r3, #2
 800beee:	2b02      	cmp	r3, #2
 800bef0:	d134      	bne.n	800bf5c <HAL_SPI_TransmitReceive+0x30a>
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d02f      	beq.n	800bf5c <HAL_SPI_TransmitReceive+0x30a>
 800befc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800befe:	2b01      	cmp	r3, #1
 800bf00:	d12c      	bne.n	800bf5c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf06:	b29b      	uxth	r3, r3
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	d912      	bls.n	800bf32 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf10:	881a      	ldrh	r2, [r3, #0]
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf1c:	1c9a      	adds	r2, r3, #2
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	3b02      	subs	r3, #2
 800bf2a:	b29a      	uxth	r2, r3
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bf30:	e012      	b.n	800bf58 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	330c      	adds	r3, #12
 800bf3c:	7812      	ldrb	r2, [r2, #0]
 800bf3e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf44:	1c5a      	adds	r2, r3, #1
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf4e:	b29b      	uxth	r3, r3
 800bf50:	3b01      	subs	r3, #1
 800bf52:	b29a      	uxth	r2, r3
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	689b      	ldr	r3, [r3, #8]
 800bf62:	f003 0301 	and.w	r3, r3, #1
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d148      	bne.n	800bffc <HAL_SPI_TransmitReceive+0x3aa>
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d042      	beq.n	800bffc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf7c:	b29b      	uxth	r3, r3
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	d923      	bls.n	800bfca <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	68da      	ldr	r2, [r3, #12]
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf8c:	b292      	uxth	r2, r2
 800bf8e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf94:	1c9a      	adds	r2, r3, #2
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	3b02      	subs	r3, #2
 800bfa4:	b29a      	uxth	r2, r3
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d81f      	bhi.n	800bff8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	685a      	ldr	r2, [r3, #4]
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bfc6:	605a      	str	r2, [r3, #4]
 800bfc8:	e016      	b.n	800bff8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	f103 020c 	add.w	r2, r3, #12
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfd6:	7812      	ldrb	r2, [r2, #0]
 800bfd8:	b2d2      	uxtb	r2, r2
 800bfda:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfe0:	1c5a      	adds	r2, r3, #1
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfec:	b29b      	uxth	r3, r3
 800bfee:	3b01      	subs	r3, #1
 800bff0:	b29a      	uxth	r2, r3
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bff8:	2301      	movs	r3, #1
 800bffa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bffc:	f7f9 f838 	bl	8005070 <HAL_GetTick>
 800c000:	4602      	mov	r2, r0
 800c002:	69fb      	ldr	r3, [r7, #28]
 800c004:	1ad3      	subs	r3, r2, r3
 800c006:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c008:	429a      	cmp	r2, r3
 800c00a:	d803      	bhi.n	800c014 <HAL_SPI_TransmitReceive+0x3c2>
 800c00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c00e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c012:	d102      	bne.n	800c01a <HAL_SPI_TransmitReceive+0x3c8>
 800c014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c016:	2b00      	cmp	r3, #0
 800c018:	d103      	bne.n	800c022 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800c01a:	2303      	movs	r3, #3
 800c01c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c020:	e01c      	b.n	800c05c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c026:	b29b      	uxth	r3, r3
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f47f af5b 	bne.w	800bee4 <HAL_SPI_TransmitReceive+0x292>
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c034:	b29b      	uxth	r3, r3
 800c036:	2b00      	cmp	r3, #0
 800c038:	f47f af54 	bne.w	800bee4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c03c:	69fa      	ldr	r2, [r7, #28]
 800c03e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c040:	68f8      	ldr	r0, [r7, #12]
 800c042:	f000 f937 	bl	800c2b4 <SPI_EndRxTxTransaction>
 800c046:	4603      	mov	r3, r0
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d006      	beq.n	800c05a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800c04c:	2301      	movs	r3, #1
 800c04e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2220      	movs	r2, #32
 800c056:	661a      	str	r2, [r3, #96]	; 0x60
 800c058:	e000      	b.n	800c05c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800c05a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2201      	movs	r2, #1
 800c060:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	2200      	movs	r2, #0
 800c068:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c06c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c070:	4618      	mov	r0, r3
 800c072:	3728      	adds	r7, #40	; 0x28
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b088      	sub	sp, #32
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	60f8      	str	r0, [r7, #12]
 800c080:	60b9      	str	r1, [r7, #8]
 800c082:	603b      	str	r3, [r7, #0]
 800c084:	4613      	mov	r3, r2
 800c086:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c088:	f7f8 fff2 	bl	8005070 <HAL_GetTick>
 800c08c:	4602      	mov	r2, r0
 800c08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c090:	1a9b      	subs	r3, r3, r2
 800c092:	683a      	ldr	r2, [r7, #0]
 800c094:	4413      	add	r3, r2
 800c096:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c098:	f7f8 ffea 	bl	8005070 <HAL_GetTick>
 800c09c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c09e:	4b39      	ldr	r3, [pc, #228]	; (800c184 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	015b      	lsls	r3, r3, #5
 800c0a4:	0d1b      	lsrs	r3, r3, #20
 800c0a6:	69fa      	ldr	r2, [r7, #28]
 800c0a8:	fb02 f303 	mul.w	r3, r2, r3
 800c0ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0ae:	e054      	b.n	800c15a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c0b0:	683b      	ldr	r3, [r7, #0]
 800c0b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0b6:	d050      	beq.n	800c15a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c0b8:	f7f8 ffda 	bl	8005070 <HAL_GetTick>
 800c0bc:	4602      	mov	r2, r0
 800c0be:	69bb      	ldr	r3, [r7, #24]
 800c0c0:	1ad3      	subs	r3, r2, r3
 800c0c2:	69fa      	ldr	r2, [r7, #28]
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	d902      	bls.n	800c0ce <SPI_WaitFlagStateUntilTimeout+0x56>
 800c0c8:	69fb      	ldr	r3, [r7, #28]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d13d      	bne.n	800c14a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	685a      	ldr	r2, [r3, #4]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c0dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	685b      	ldr	r3, [r3, #4]
 800c0e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c0e6:	d111      	bne.n	800c10c <SPI_WaitFlagStateUntilTimeout+0x94>
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	689b      	ldr	r3, [r3, #8]
 800c0ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c0f0:	d004      	beq.n	800c0fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	689b      	ldr	r3, [r3, #8]
 800c0f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0fa:	d107      	bne.n	800c10c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	681a      	ldr	r2, [r3, #0]
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c10a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c110:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c114:	d10f      	bne.n	800c136 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	681a      	ldr	r2, [r3, #0]
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c124:	601a      	str	r2, [r3, #0]
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	681a      	ldr	r2, [r3, #0]
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c134:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	2201      	movs	r2, #1
 800c13a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	2200      	movs	r2, #0
 800c142:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c146:	2303      	movs	r3, #3
 800c148:	e017      	b.n	800c17a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d101      	bne.n	800c154 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c150:	2300      	movs	r3, #0
 800c152:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c154:	697b      	ldr	r3, [r7, #20]
 800c156:	3b01      	subs	r3, #1
 800c158:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	689a      	ldr	r2, [r3, #8]
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	4013      	ands	r3, r2
 800c164:	68ba      	ldr	r2, [r7, #8]
 800c166:	429a      	cmp	r2, r3
 800c168:	bf0c      	ite	eq
 800c16a:	2301      	moveq	r3, #1
 800c16c:	2300      	movne	r3, #0
 800c16e:	b2db      	uxtb	r3, r3
 800c170:	461a      	mov	r2, r3
 800c172:	79fb      	ldrb	r3, [r7, #7]
 800c174:	429a      	cmp	r2, r3
 800c176:	d19b      	bne.n	800c0b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c178:	2300      	movs	r3, #0
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	3720      	adds	r7, #32
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
 800c182:	bf00      	nop
 800c184:	20000208 	.word	0x20000208

0800c188 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b08a      	sub	sp, #40	; 0x28
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	60f8      	str	r0, [r7, #12]
 800c190:	60b9      	str	r1, [r7, #8]
 800c192:	607a      	str	r2, [r7, #4]
 800c194:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c196:	2300      	movs	r3, #0
 800c198:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c19a:	f7f8 ff69 	bl	8005070 <HAL_GetTick>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a2:	1a9b      	subs	r3, r3, r2
 800c1a4:	683a      	ldr	r2, [r7, #0]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c1aa:	f7f8 ff61 	bl	8005070 <HAL_GetTick>
 800c1ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	330c      	adds	r3, #12
 800c1b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c1b8:	4b3d      	ldr	r3, [pc, #244]	; (800c2b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c1ba:	681a      	ldr	r2, [r3, #0]
 800c1bc:	4613      	mov	r3, r2
 800c1be:	009b      	lsls	r3, r3, #2
 800c1c0:	4413      	add	r3, r2
 800c1c2:	00da      	lsls	r2, r3, #3
 800c1c4:	1ad3      	subs	r3, r2, r3
 800c1c6:	0d1b      	lsrs	r3, r3, #20
 800c1c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1ca:	fb02 f303 	mul.w	r3, r2, r3
 800c1ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c1d0:	e060      	b.n	800c294 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c1d8:	d107      	bne.n	800c1ea <SPI_WaitFifoStateUntilTimeout+0x62>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d104      	bne.n	800c1ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c1e0:	69fb      	ldr	r3, [r7, #28]
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	b2db      	uxtb	r3, r3
 800c1e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c1e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1f0:	d050      	beq.n	800c294 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c1f2:	f7f8 ff3d 	bl	8005070 <HAL_GetTick>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	6a3b      	ldr	r3, [r7, #32]
 800c1fa:	1ad3      	subs	r3, r2, r3
 800c1fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d902      	bls.n	800c208 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c204:	2b00      	cmp	r3, #0
 800c206:	d13d      	bne.n	800c284 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	685a      	ldr	r2, [r3, #4]
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c216:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c220:	d111      	bne.n	800c246 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	689b      	ldr	r3, [r3, #8]
 800c226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c22a:	d004      	beq.n	800c236 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	689b      	ldr	r3, [r3, #8]
 800c230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c234:	d107      	bne.n	800c246 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	681a      	ldr	r2, [r3, #0]
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c244:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c24a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c24e:	d10f      	bne.n	800c270 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	681a      	ldr	r2, [r3, #0]
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c25e:	601a      	str	r2, [r3, #0]
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	681a      	ldr	r2, [r3, #0]
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c26e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	2201      	movs	r2, #1
 800c274:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2200      	movs	r2, #0
 800c27c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c280:	2303      	movs	r3, #3
 800c282:	e010      	b.n	800c2a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d101      	bne.n	800c28e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c28a:	2300      	movs	r3, #0
 800c28c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c28e:	69bb      	ldr	r3, [r7, #24]
 800c290:	3b01      	subs	r3, #1
 800c292:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	689a      	ldr	r2, [r3, #8]
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	4013      	ands	r3, r2
 800c29e:	687a      	ldr	r2, [r7, #4]
 800c2a0:	429a      	cmp	r2, r3
 800c2a2:	d196      	bne.n	800c1d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c2a4:	2300      	movs	r3, #0
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3728      	adds	r7, #40	; 0x28
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	20000208 	.word	0x20000208

0800c2b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af02      	add	r7, sp, #8
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	60b9      	str	r1, [r7, #8]
 800c2be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	9300      	str	r3, [sp, #0]
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c2cc:	68f8      	ldr	r0, [r7, #12]
 800c2ce:	f7ff ff5b 	bl	800c188 <SPI_WaitFifoStateUntilTimeout>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d007      	beq.n	800c2e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2dc:	f043 0220 	orr.w	r2, r3, #32
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c2e4:	2303      	movs	r3, #3
 800c2e6:	e027      	b.n	800c338 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	9300      	str	r3, [sp, #0]
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	2180      	movs	r1, #128	; 0x80
 800c2f2:	68f8      	ldr	r0, [r7, #12]
 800c2f4:	f7ff fec0 	bl	800c078 <SPI_WaitFlagStateUntilTimeout>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d007      	beq.n	800c30e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c302:	f043 0220 	orr.w	r2, r3, #32
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c30a:	2303      	movs	r3, #3
 800c30c:	e014      	b.n	800c338 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	9300      	str	r3, [sp, #0]
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	2200      	movs	r2, #0
 800c316:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c31a:	68f8      	ldr	r0, [r7, #12]
 800c31c:	f7ff ff34 	bl	800c188 <SPI_WaitFifoStateUntilTimeout>
 800c320:	4603      	mov	r3, r0
 800c322:	2b00      	cmp	r3, #0
 800c324:	d007      	beq.n	800c336 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c32a:	f043 0220 	orr.w	r2, r3, #32
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c332:	2303      	movs	r3, #3
 800c334:	e000      	b.n	800c338 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c336:	2300      	movs	r3, #0
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3710      	adds	r7, #16
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b082      	sub	sp, #8
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d101      	bne.n	800c352 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c34e:	2301      	movs	r3, #1
 800c350:	e049      	b.n	800c3e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c358:	b2db      	uxtb	r3, r3
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d106      	bne.n	800c36c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2200      	movs	r2, #0
 800c362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f7f8 fc3e 	bl	8004be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2202      	movs	r2, #2
 800c370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681a      	ldr	r2, [r3, #0]
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	3304      	adds	r3, #4
 800c37c:	4619      	mov	r1, r3
 800c37e:	4610      	mov	r0, r2
 800c380:	f000 fb1e 	bl	800c9c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2201      	movs	r2, #1
 800c388:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2201      	movs	r2, #1
 800c390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	2201      	movs	r2, #1
 800c398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2201      	movs	r2, #1
 800c3a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2201      	movs	r2, #1
 800c3b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2201      	movs	r2, #1
 800c3c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2201      	movs	r2, #1
 800c3e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c3e4:	2300      	movs	r3, #0
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	3708      	adds	r7, #8
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}
	...

0800c3f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c3f0:	b480      	push	{r7}
 800c3f2:	b085      	sub	sp, #20
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c3fe:	b2db      	uxtb	r3, r3
 800c400:	2b01      	cmp	r3, #1
 800c402:	d001      	beq.n	800c408 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c404:	2301      	movs	r3, #1
 800c406:	e047      	b.n	800c498 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2202      	movs	r2, #2
 800c40c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	4a23      	ldr	r2, [pc, #140]	; (800c4a4 <HAL_TIM_Base_Start+0xb4>)
 800c416:	4293      	cmp	r3, r2
 800c418:	d01d      	beq.n	800c456 <HAL_TIM_Base_Start+0x66>
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c422:	d018      	beq.n	800c456 <HAL_TIM_Base_Start+0x66>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	4a1f      	ldr	r2, [pc, #124]	; (800c4a8 <HAL_TIM_Base_Start+0xb8>)
 800c42a:	4293      	cmp	r3, r2
 800c42c:	d013      	beq.n	800c456 <HAL_TIM_Base_Start+0x66>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	4a1e      	ldr	r2, [pc, #120]	; (800c4ac <HAL_TIM_Base_Start+0xbc>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d00e      	beq.n	800c456 <HAL_TIM_Base_Start+0x66>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a1c      	ldr	r2, [pc, #112]	; (800c4b0 <HAL_TIM_Base_Start+0xc0>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d009      	beq.n	800c456 <HAL_TIM_Base_Start+0x66>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	4a1b      	ldr	r2, [pc, #108]	; (800c4b4 <HAL_TIM_Base_Start+0xc4>)
 800c448:	4293      	cmp	r3, r2
 800c44a:	d004      	beq.n	800c456 <HAL_TIM_Base_Start+0x66>
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	4a19      	ldr	r2, [pc, #100]	; (800c4b8 <HAL_TIM_Base_Start+0xc8>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d115      	bne.n	800c482 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	689a      	ldr	r2, [r3, #8]
 800c45c:	4b17      	ldr	r3, [pc, #92]	; (800c4bc <HAL_TIM_Base_Start+0xcc>)
 800c45e:	4013      	ands	r3, r2
 800c460:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2b06      	cmp	r3, #6
 800c466:	d015      	beq.n	800c494 <HAL_TIM_Base_Start+0xa4>
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c46e:	d011      	beq.n	800c494 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	681a      	ldr	r2, [r3, #0]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f042 0201 	orr.w	r2, r2, #1
 800c47e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c480:	e008      	b.n	800c494 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f042 0201 	orr.w	r2, r2, #1
 800c490:	601a      	str	r2, [r3, #0]
 800c492:	e000      	b.n	800c496 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c494:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c496:	2300      	movs	r3, #0
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3714      	adds	r7, #20
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr
 800c4a4:	40012c00 	.word	0x40012c00
 800c4a8:	40000400 	.word	0x40000400
 800c4ac:	40000800 	.word	0x40000800
 800c4b0:	40000c00 	.word	0x40000c00
 800c4b4:	40013400 	.word	0x40013400
 800c4b8:	40014000 	.word	0x40014000
 800c4bc:	00010007 	.word	0x00010007

0800c4c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c4c0:	b480      	push	{r7}
 800c4c2:	b085      	sub	sp, #20
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d001      	beq.n	800c4d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	e04f      	b.n	800c578 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2202      	movs	r2, #2
 800c4dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	68da      	ldr	r2, [r3, #12]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f042 0201 	orr.w	r2, r2, #1
 800c4ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	4a23      	ldr	r2, [pc, #140]	; (800c584 <HAL_TIM_Base_Start_IT+0xc4>)
 800c4f6:	4293      	cmp	r3, r2
 800c4f8:	d01d      	beq.n	800c536 <HAL_TIM_Base_Start_IT+0x76>
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c502:	d018      	beq.n	800c536 <HAL_TIM_Base_Start_IT+0x76>
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	4a1f      	ldr	r2, [pc, #124]	; (800c588 <HAL_TIM_Base_Start_IT+0xc8>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d013      	beq.n	800c536 <HAL_TIM_Base_Start_IT+0x76>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	4a1e      	ldr	r2, [pc, #120]	; (800c58c <HAL_TIM_Base_Start_IT+0xcc>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d00e      	beq.n	800c536 <HAL_TIM_Base_Start_IT+0x76>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4a1c      	ldr	r2, [pc, #112]	; (800c590 <HAL_TIM_Base_Start_IT+0xd0>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d009      	beq.n	800c536 <HAL_TIM_Base_Start_IT+0x76>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a1b      	ldr	r2, [pc, #108]	; (800c594 <HAL_TIM_Base_Start_IT+0xd4>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d004      	beq.n	800c536 <HAL_TIM_Base_Start_IT+0x76>
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	4a19      	ldr	r2, [pc, #100]	; (800c598 <HAL_TIM_Base_Start_IT+0xd8>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d115      	bne.n	800c562 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	689a      	ldr	r2, [r3, #8]
 800c53c:	4b17      	ldr	r3, [pc, #92]	; (800c59c <HAL_TIM_Base_Start_IT+0xdc>)
 800c53e:	4013      	ands	r3, r2
 800c540:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	2b06      	cmp	r3, #6
 800c546:	d015      	beq.n	800c574 <HAL_TIM_Base_Start_IT+0xb4>
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c54e:	d011      	beq.n	800c574 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	681a      	ldr	r2, [r3, #0]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f042 0201 	orr.w	r2, r2, #1
 800c55e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c560:	e008      	b.n	800c574 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	681a      	ldr	r2, [r3, #0]
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	f042 0201 	orr.w	r2, r2, #1
 800c570:	601a      	str	r2, [r3, #0]
 800c572:	e000      	b.n	800c576 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c574:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c576:	2300      	movs	r3, #0
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3714      	adds	r7, #20
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr
 800c584:	40012c00 	.word	0x40012c00
 800c588:	40000400 	.word	0x40000400
 800c58c:	40000800 	.word	0x40000800
 800c590:	40000c00 	.word	0x40000c00
 800c594:	40013400 	.word	0x40013400
 800c598:	40014000 	.word	0x40014000
 800c59c:	00010007 	.word	0x00010007

0800c5a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b082      	sub	sp, #8
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	691b      	ldr	r3, [r3, #16]
 800c5ae:	f003 0302 	and.w	r3, r3, #2
 800c5b2:	2b02      	cmp	r3, #2
 800c5b4:	d122      	bne.n	800c5fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	68db      	ldr	r3, [r3, #12]
 800c5bc:	f003 0302 	and.w	r3, r3, #2
 800c5c0:	2b02      	cmp	r3, #2
 800c5c2:	d11b      	bne.n	800c5fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f06f 0202 	mvn.w	r2, #2
 800c5cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2201      	movs	r2, #1
 800c5d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	699b      	ldr	r3, [r3, #24]
 800c5da:	f003 0303 	and.w	r3, r3, #3
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d003      	beq.n	800c5ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f000 f9ce 	bl	800c984 <HAL_TIM_IC_CaptureCallback>
 800c5e8:	e005      	b.n	800c5f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f000 f9c0 	bl	800c970 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f000 f9d1 	bl	800c998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	691b      	ldr	r3, [r3, #16]
 800c602:	f003 0304 	and.w	r3, r3, #4
 800c606:	2b04      	cmp	r3, #4
 800c608:	d122      	bne.n	800c650 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	68db      	ldr	r3, [r3, #12]
 800c610:	f003 0304 	and.w	r3, r3, #4
 800c614:	2b04      	cmp	r3, #4
 800c616:	d11b      	bne.n	800c650 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	f06f 0204 	mvn.w	r2, #4
 800c620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2202      	movs	r2, #2
 800c626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	699b      	ldr	r3, [r3, #24]
 800c62e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c632:	2b00      	cmp	r3, #0
 800c634:	d003      	beq.n	800c63e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 f9a4 	bl	800c984 <HAL_TIM_IC_CaptureCallback>
 800c63c:	e005      	b.n	800c64a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f000 f996 	bl	800c970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c644:	6878      	ldr	r0, [r7, #4]
 800c646:	f000 f9a7 	bl	800c998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2200      	movs	r2, #0
 800c64e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	691b      	ldr	r3, [r3, #16]
 800c656:	f003 0308 	and.w	r3, r3, #8
 800c65a:	2b08      	cmp	r3, #8
 800c65c:	d122      	bne.n	800c6a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	68db      	ldr	r3, [r3, #12]
 800c664:	f003 0308 	and.w	r3, r3, #8
 800c668:	2b08      	cmp	r3, #8
 800c66a:	d11b      	bne.n	800c6a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	f06f 0208 	mvn.w	r2, #8
 800c674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2204      	movs	r2, #4
 800c67a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	69db      	ldr	r3, [r3, #28]
 800c682:	f003 0303 	and.w	r3, r3, #3
 800c686:	2b00      	cmp	r3, #0
 800c688:	d003      	beq.n	800c692 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 f97a 	bl	800c984 <HAL_TIM_IC_CaptureCallback>
 800c690:	e005      	b.n	800c69e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f000 f96c 	bl	800c970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c698:	6878      	ldr	r0, [r7, #4]
 800c69a:	f000 f97d 	bl	800c998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	691b      	ldr	r3, [r3, #16]
 800c6aa:	f003 0310 	and.w	r3, r3, #16
 800c6ae:	2b10      	cmp	r3, #16
 800c6b0:	d122      	bne.n	800c6f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	68db      	ldr	r3, [r3, #12]
 800c6b8:	f003 0310 	and.w	r3, r3, #16
 800c6bc:	2b10      	cmp	r3, #16
 800c6be:	d11b      	bne.n	800c6f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f06f 0210 	mvn.w	r2, #16
 800c6c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2208      	movs	r2, #8
 800c6ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	69db      	ldr	r3, [r3, #28]
 800c6d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d003      	beq.n	800c6e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f000 f950 	bl	800c984 <HAL_TIM_IC_CaptureCallback>
 800c6e4:	e005      	b.n	800c6f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f000 f942 	bl	800c970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6ec:	6878      	ldr	r0, [r7, #4]
 800c6ee:	f000 f953 	bl	800c998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	691b      	ldr	r3, [r3, #16]
 800c6fe:	f003 0301 	and.w	r3, r3, #1
 800c702:	2b01      	cmp	r3, #1
 800c704:	d10e      	bne.n	800c724 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	68db      	ldr	r3, [r3, #12]
 800c70c:	f003 0301 	and.w	r3, r3, #1
 800c710:	2b01      	cmp	r3, #1
 800c712:	d107      	bne.n	800c724 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	f06f 0201 	mvn.w	r2, #1
 800c71c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f7f7 fa6a 	bl	8003bf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	691b      	ldr	r3, [r3, #16]
 800c72a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c72e:	2b80      	cmp	r3, #128	; 0x80
 800c730:	d10e      	bne.n	800c750 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	68db      	ldr	r3, [r3, #12]
 800c738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c73c:	2b80      	cmp	r3, #128	; 0x80
 800c73e:	d107      	bne.n	800c750 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f000 fafe 	bl	800cd4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	691b      	ldr	r3, [r3, #16]
 800c756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c75a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c75e:	d10e      	bne.n	800c77e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	68db      	ldr	r3, [r3, #12]
 800c766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c76a:	2b80      	cmp	r3, #128	; 0x80
 800c76c:	d107      	bne.n	800c77e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c778:	6878      	ldr	r0, [r7, #4]
 800c77a:	f000 faf1 	bl	800cd60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	691b      	ldr	r3, [r3, #16]
 800c784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c788:	2b40      	cmp	r3, #64	; 0x40
 800c78a:	d10e      	bne.n	800c7aa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c796:	2b40      	cmp	r3, #64	; 0x40
 800c798:	d107      	bne.n	800c7aa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c7a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f000 f901 	bl	800c9ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	691b      	ldr	r3, [r3, #16]
 800c7b0:	f003 0320 	and.w	r3, r3, #32
 800c7b4:	2b20      	cmp	r3, #32
 800c7b6:	d10e      	bne.n	800c7d6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	68db      	ldr	r3, [r3, #12]
 800c7be:	f003 0320 	and.w	r3, r3, #32
 800c7c2:	2b20      	cmp	r3, #32
 800c7c4:	d107      	bne.n	800c7d6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	f06f 0220 	mvn.w	r2, #32
 800c7ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f000 fab1 	bl	800cd38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c7d6:	bf00      	nop
 800c7d8:	3708      	adds	r7, #8
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}

0800c7de <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c7de:	b580      	push	{r7, lr}
 800c7e0:	b084      	sub	sp, #16
 800c7e2:	af00      	add	r7, sp, #0
 800c7e4:	6078      	str	r0, [r7, #4]
 800c7e6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7f2:	2b01      	cmp	r3, #1
 800c7f4:	d101      	bne.n	800c7fa <HAL_TIM_ConfigClockSource+0x1c>
 800c7f6:	2302      	movs	r3, #2
 800c7f8:	e0b6      	b.n	800c968 <HAL_TIM_ConfigClockSource+0x18a>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2201      	movs	r2, #1
 800c7fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2202      	movs	r2, #2
 800c806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	689b      	ldr	r3, [r3, #8]
 800c810:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c818:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c81c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c81e:	68bb      	ldr	r3, [r7, #8]
 800c820:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c824:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	68ba      	ldr	r2, [r7, #8]
 800c82c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c836:	d03e      	beq.n	800c8b6 <HAL_TIM_ConfigClockSource+0xd8>
 800c838:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c83c:	f200 8087 	bhi.w	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c844:	f000 8086 	beq.w	800c954 <HAL_TIM_ConfigClockSource+0x176>
 800c848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c84c:	d87f      	bhi.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c84e:	2b70      	cmp	r3, #112	; 0x70
 800c850:	d01a      	beq.n	800c888 <HAL_TIM_ConfigClockSource+0xaa>
 800c852:	2b70      	cmp	r3, #112	; 0x70
 800c854:	d87b      	bhi.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c856:	2b60      	cmp	r3, #96	; 0x60
 800c858:	d050      	beq.n	800c8fc <HAL_TIM_ConfigClockSource+0x11e>
 800c85a:	2b60      	cmp	r3, #96	; 0x60
 800c85c:	d877      	bhi.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c85e:	2b50      	cmp	r3, #80	; 0x50
 800c860:	d03c      	beq.n	800c8dc <HAL_TIM_ConfigClockSource+0xfe>
 800c862:	2b50      	cmp	r3, #80	; 0x50
 800c864:	d873      	bhi.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c866:	2b40      	cmp	r3, #64	; 0x40
 800c868:	d058      	beq.n	800c91c <HAL_TIM_ConfigClockSource+0x13e>
 800c86a:	2b40      	cmp	r3, #64	; 0x40
 800c86c:	d86f      	bhi.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c86e:	2b30      	cmp	r3, #48	; 0x30
 800c870:	d064      	beq.n	800c93c <HAL_TIM_ConfigClockSource+0x15e>
 800c872:	2b30      	cmp	r3, #48	; 0x30
 800c874:	d86b      	bhi.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c876:	2b20      	cmp	r3, #32
 800c878:	d060      	beq.n	800c93c <HAL_TIM_ConfigClockSource+0x15e>
 800c87a:	2b20      	cmp	r3, #32
 800c87c:	d867      	bhi.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d05c      	beq.n	800c93c <HAL_TIM_ConfigClockSource+0x15e>
 800c882:	2b10      	cmp	r3, #16
 800c884:	d05a      	beq.n	800c93c <HAL_TIM_ConfigClockSource+0x15e>
 800c886:	e062      	b.n	800c94e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6818      	ldr	r0, [r3, #0]
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	6899      	ldr	r1, [r3, #8]
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	685a      	ldr	r2, [r3, #4]
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	68db      	ldr	r3, [r3, #12]
 800c898:	f000 f9a6 	bl	800cbe8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	689b      	ldr	r3, [r3, #8]
 800c8a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c8aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	68ba      	ldr	r2, [r7, #8]
 800c8b2:	609a      	str	r2, [r3, #8]
      break;
 800c8b4:	e04f      	b.n	800c956 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6818      	ldr	r0, [r3, #0]
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	6899      	ldr	r1, [r3, #8]
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	685a      	ldr	r2, [r3, #4]
 800c8c2:	683b      	ldr	r3, [r7, #0]
 800c8c4:	68db      	ldr	r3, [r3, #12]
 800c8c6:	f000 f98f 	bl	800cbe8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	689a      	ldr	r2, [r3, #8]
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c8d8:	609a      	str	r2, [r3, #8]
      break;
 800c8da:	e03c      	b.n	800c956 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	6818      	ldr	r0, [r3, #0]
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	6859      	ldr	r1, [r3, #4]
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	68db      	ldr	r3, [r3, #12]
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	f000 f903 	bl	800caf4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2150      	movs	r1, #80	; 0x50
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	f000 f95c 	bl	800cbb2 <TIM_ITRx_SetConfig>
      break;
 800c8fa:	e02c      	b.n	800c956 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	6818      	ldr	r0, [r3, #0]
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	6859      	ldr	r1, [r3, #4]
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	68db      	ldr	r3, [r3, #12]
 800c908:	461a      	mov	r2, r3
 800c90a:	f000 f922 	bl	800cb52 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	2160      	movs	r1, #96	; 0x60
 800c914:	4618      	mov	r0, r3
 800c916:	f000 f94c 	bl	800cbb2 <TIM_ITRx_SetConfig>
      break;
 800c91a:	e01c      	b.n	800c956 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6818      	ldr	r0, [r3, #0]
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	6859      	ldr	r1, [r3, #4]
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	461a      	mov	r2, r3
 800c92a:	f000 f8e3 	bl	800caf4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2140      	movs	r1, #64	; 0x40
 800c934:	4618      	mov	r0, r3
 800c936:	f000 f93c 	bl	800cbb2 <TIM_ITRx_SetConfig>
      break;
 800c93a:	e00c      	b.n	800c956 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681a      	ldr	r2, [r3, #0]
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4619      	mov	r1, r3
 800c946:	4610      	mov	r0, r2
 800c948:	f000 f933 	bl	800cbb2 <TIM_ITRx_SetConfig>
      break;
 800c94c:	e003      	b.n	800c956 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c94e:	2301      	movs	r3, #1
 800c950:	73fb      	strb	r3, [r7, #15]
      break;
 800c952:	e000      	b.n	800c956 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c954:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2201      	movs	r2, #1
 800c95a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2200      	movs	r2, #0
 800c962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c966:	7bfb      	ldrb	r3, [r7, #15]
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3710      	adds	r7, #16
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}

0800c970 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c970:	b480      	push	{r7}
 800c972:	b083      	sub	sp, #12
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c978:	bf00      	nop
 800c97a:	370c      	adds	r7, #12
 800c97c:	46bd      	mov	sp, r7
 800c97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c982:	4770      	bx	lr

0800c984 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c984:	b480      	push	{r7}
 800c986:	b083      	sub	sp, #12
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c98c:	bf00      	nop
 800c98e:	370c      	adds	r7, #12
 800c990:	46bd      	mov	sp, r7
 800c992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c996:	4770      	bx	lr

0800c998 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c998:	b480      	push	{r7}
 800c99a:	b083      	sub	sp, #12
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c9a0:	bf00      	nop
 800c9a2:	370c      	adds	r7, #12
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9aa:	4770      	bx	lr

0800c9ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	b083      	sub	sp, #12
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c9b4:	bf00      	nop
 800c9b6:	370c      	adds	r7, #12
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr

0800c9c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	4a40      	ldr	r2, [pc, #256]	; (800cad4 <TIM_Base_SetConfig+0x114>)
 800c9d4:	4293      	cmp	r3, r2
 800c9d6:	d013      	beq.n	800ca00 <TIM_Base_SetConfig+0x40>
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9de:	d00f      	beq.n	800ca00 <TIM_Base_SetConfig+0x40>
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	4a3d      	ldr	r2, [pc, #244]	; (800cad8 <TIM_Base_SetConfig+0x118>)
 800c9e4:	4293      	cmp	r3, r2
 800c9e6:	d00b      	beq.n	800ca00 <TIM_Base_SetConfig+0x40>
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	4a3c      	ldr	r2, [pc, #240]	; (800cadc <TIM_Base_SetConfig+0x11c>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d007      	beq.n	800ca00 <TIM_Base_SetConfig+0x40>
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	4a3b      	ldr	r2, [pc, #236]	; (800cae0 <TIM_Base_SetConfig+0x120>)
 800c9f4:	4293      	cmp	r3, r2
 800c9f6:	d003      	beq.n	800ca00 <TIM_Base_SetConfig+0x40>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	4a3a      	ldr	r2, [pc, #232]	; (800cae4 <TIM_Base_SetConfig+0x124>)
 800c9fc:	4293      	cmp	r3, r2
 800c9fe:	d108      	bne.n	800ca12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	685b      	ldr	r3, [r3, #4]
 800ca0c:	68fa      	ldr	r2, [r7, #12]
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	4a2f      	ldr	r2, [pc, #188]	; (800cad4 <TIM_Base_SetConfig+0x114>)
 800ca16:	4293      	cmp	r3, r2
 800ca18:	d01f      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca20:	d01b      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	4a2c      	ldr	r2, [pc, #176]	; (800cad8 <TIM_Base_SetConfig+0x118>)
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d017      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	4a2b      	ldr	r2, [pc, #172]	; (800cadc <TIM_Base_SetConfig+0x11c>)
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d013      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	4a2a      	ldr	r2, [pc, #168]	; (800cae0 <TIM_Base_SetConfig+0x120>)
 800ca36:	4293      	cmp	r3, r2
 800ca38:	d00f      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	4a29      	ldr	r2, [pc, #164]	; (800cae4 <TIM_Base_SetConfig+0x124>)
 800ca3e:	4293      	cmp	r3, r2
 800ca40:	d00b      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	4a28      	ldr	r2, [pc, #160]	; (800cae8 <TIM_Base_SetConfig+0x128>)
 800ca46:	4293      	cmp	r3, r2
 800ca48:	d007      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	4a27      	ldr	r2, [pc, #156]	; (800caec <TIM_Base_SetConfig+0x12c>)
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d003      	beq.n	800ca5a <TIM_Base_SetConfig+0x9a>
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	4a26      	ldr	r2, [pc, #152]	; (800caf0 <TIM_Base_SetConfig+0x130>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d108      	bne.n	800ca6c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	68db      	ldr	r3, [r3, #12]
 800ca66:	68fa      	ldr	r2, [r7, #12]
 800ca68:	4313      	orrs	r3, r2
 800ca6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	695b      	ldr	r3, [r3, #20]
 800ca76:	4313      	orrs	r3, r2
 800ca78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	68fa      	ldr	r2, [r7, #12]
 800ca7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	689a      	ldr	r2, [r3, #8]
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	681a      	ldr	r2, [r3, #0]
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	4a10      	ldr	r2, [pc, #64]	; (800cad4 <TIM_Base_SetConfig+0x114>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d00f      	beq.n	800cab8 <TIM_Base_SetConfig+0xf8>
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	4a12      	ldr	r2, [pc, #72]	; (800cae4 <TIM_Base_SetConfig+0x124>)
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	d00b      	beq.n	800cab8 <TIM_Base_SetConfig+0xf8>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	4a11      	ldr	r2, [pc, #68]	; (800cae8 <TIM_Base_SetConfig+0x128>)
 800caa4:	4293      	cmp	r3, r2
 800caa6:	d007      	beq.n	800cab8 <TIM_Base_SetConfig+0xf8>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	4a10      	ldr	r2, [pc, #64]	; (800caec <TIM_Base_SetConfig+0x12c>)
 800caac:	4293      	cmp	r3, r2
 800caae:	d003      	beq.n	800cab8 <TIM_Base_SetConfig+0xf8>
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	4a0f      	ldr	r2, [pc, #60]	; (800caf0 <TIM_Base_SetConfig+0x130>)
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d103      	bne.n	800cac0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	691a      	ldr	r2, [r3, #16]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	615a      	str	r2, [r3, #20]
}
 800cac6:	bf00      	nop
 800cac8:	3714      	adds	r7, #20
 800caca:	46bd      	mov	sp, r7
 800cacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad0:	4770      	bx	lr
 800cad2:	bf00      	nop
 800cad4:	40012c00 	.word	0x40012c00
 800cad8:	40000400 	.word	0x40000400
 800cadc:	40000800 	.word	0x40000800
 800cae0:	40000c00 	.word	0x40000c00
 800cae4:	40013400 	.word	0x40013400
 800cae8:	40014000 	.word	0x40014000
 800caec:	40014400 	.word	0x40014400
 800caf0:	40014800 	.word	0x40014800

0800caf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b087      	sub	sp, #28
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	60f8      	str	r0, [r7, #12]
 800cafc:	60b9      	str	r1, [r7, #8]
 800cafe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	6a1b      	ldr	r3, [r3, #32]
 800cb04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	6a1b      	ldr	r3, [r3, #32]
 800cb0a:	f023 0201 	bic.w	r2, r3, #1
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	699b      	ldr	r3, [r3, #24]
 800cb16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cb1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	011b      	lsls	r3, r3, #4
 800cb24:	693a      	ldr	r2, [r7, #16]
 800cb26:	4313      	orrs	r3, r2
 800cb28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	f023 030a 	bic.w	r3, r3, #10
 800cb30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cb32:	697a      	ldr	r2, [r7, #20]
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	4313      	orrs	r3, r2
 800cb38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	693a      	ldr	r2, [r7, #16]
 800cb3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	697a      	ldr	r2, [r7, #20]
 800cb44:	621a      	str	r2, [r3, #32]
}
 800cb46:	bf00      	nop
 800cb48:	371c      	adds	r7, #28
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr

0800cb52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb52:	b480      	push	{r7}
 800cb54:	b087      	sub	sp, #28
 800cb56:	af00      	add	r7, sp, #0
 800cb58:	60f8      	str	r0, [r7, #12]
 800cb5a:	60b9      	str	r1, [r7, #8]
 800cb5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	6a1b      	ldr	r3, [r3, #32]
 800cb62:	f023 0210 	bic.w	r2, r3, #16
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	699b      	ldr	r3, [r3, #24]
 800cb6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	6a1b      	ldr	r3, [r3, #32]
 800cb74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cb76:	697b      	ldr	r3, [r7, #20]
 800cb78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cb7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	031b      	lsls	r3, r3, #12
 800cb82:	697a      	ldr	r2, [r7, #20]
 800cb84:	4313      	orrs	r3, r2
 800cb86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cb88:	693b      	ldr	r3, [r7, #16]
 800cb8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cb8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	011b      	lsls	r3, r3, #4
 800cb94:	693a      	ldr	r2, [r7, #16]
 800cb96:	4313      	orrs	r3, r2
 800cb98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	697a      	ldr	r2, [r7, #20]
 800cb9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	693a      	ldr	r2, [r7, #16]
 800cba4:	621a      	str	r2, [r3, #32]
}
 800cba6:	bf00      	nop
 800cba8:	371c      	adds	r7, #28
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb0:	4770      	bx	lr

0800cbb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cbb2:	b480      	push	{r7}
 800cbb4:	b085      	sub	sp, #20
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
 800cbba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	689b      	ldr	r3, [r3, #8]
 800cbc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cbca:	683a      	ldr	r2, [r7, #0]
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	4313      	orrs	r3, r2
 800cbd0:	f043 0307 	orr.w	r3, r3, #7
 800cbd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	68fa      	ldr	r2, [r7, #12]
 800cbda:	609a      	str	r2, [r3, #8]
}
 800cbdc:	bf00      	nop
 800cbde:	3714      	adds	r7, #20
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr

0800cbe8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b087      	sub	sp, #28
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	607a      	str	r2, [r7, #4]
 800cbf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cc02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	021a      	lsls	r2, r3, #8
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	431a      	orrs	r2, r3
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	697a      	ldr	r2, [r7, #20]
 800cc12:	4313      	orrs	r3, r2
 800cc14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	697a      	ldr	r2, [r7, #20]
 800cc1a:	609a      	str	r2, [r3, #8]
}
 800cc1c:	bf00      	nop
 800cc1e:	371c      	adds	r7, #28
 800cc20:	46bd      	mov	sp, r7
 800cc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc26:	4770      	bx	lr

0800cc28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b085      	sub	sp, #20
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc38:	2b01      	cmp	r3, #1
 800cc3a:	d101      	bne.n	800cc40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cc3c:	2302      	movs	r3, #2
 800cc3e:	e068      	b.n	800cd12 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2201      	movs	r2, #1
 800cc44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2202      	movs	r2, #2
 800cc4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	685b      	ldr	r3, [r3, #4]
 800cc56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	689b      	ldr	r3, [r3, #8]
 800cc5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	4a2e      	ldr	r2, [pc, #184]	; (800cd20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d004      	beq.n	800cc74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4a2d      	ldr	r2, [pc, #180]	; (800cd24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cc70:	4293      	cmp	r3, r2
 800cc72:	d108      	bne.n	800cc86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cc7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	685b      	ldr	r3, [r3, #4]
 800cc80:	68fa      	ldr	r2, [r7, #12]
 800cc82:	4313      	orrs	r3, r2
 800cc84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cc8e:	683b      	ldr	r3, [r7, #0]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	68fa      	ldr	r2, [r7, #12]
 800cc94:	4313      	orrs	r3, r2
 800cc96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	68fa      	ldr	r2, [r7, #12]
 800cc9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a1e      	ldr	r2, [pc, #120]	; (800cd20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d01d      	beq.n	800cce6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccb2:	d018      	beq.n	800cce6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a1b      	ldr	r2, [pc, #108]	; (800cd28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d013      	beq.n	800cce6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	4a1a      	ldr	r2, [pc, #104]	; (800cd2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d00e      	beq.n	800cce6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a18      	ldr	r2, [pc, #96]	; (800cd30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	d009      	beq.n	800cce6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	4a13      	ldr	r2, [pc, #76]	; (800cd24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	d004      	beq.n	800cce6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	4a14      	ldr	r2, [pc, #80]	; (800cd34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d10c      	bne.n	800cd00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ccec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	689b      	ldr	r3, [r3, #8]
 800ccf2:	68ba      	ldr	r2, [r7, #8]
 800ccf4:	4313      	orrs	r3, r2
 800ccf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	68ba      	ldr	r2, [r7, #8]
 800ccfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2201      	movs	r2, #1
 800cd04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cd10:	2300      	movs	r3, #0
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	3714      	adds	r7, #20
 800cd16:	46bd      	mov	sp, r7
 800cd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1c:	4770      	bx	lr
 800cd1e:	bf00      	nop
 800cd20:	40012c00 	.word	0x40012c00
 800cd24:	40013400 	.word	0x40013400
 800cd28:	40000400 	.word	0x40000400
 800cd2c:	40000800 	.word	0x40000800
 800cd30:	40000c00 	.word	0x40000c00
 800cd34:	40014000 	.word	0x40014000

0800cd38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b083      	sub	sp, #12
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cd40:	bf00      	nop
 800cd42:	370c      	adds	r7, #12
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr

0800cd4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b083      	sub	sp, #12
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cd54:	bf00      	nop
 800cd56:	370c      	adds	r7, #12
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5e:	4770      	bx	lr

0800cd60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b083      	sub	sp, #12
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cd68:	bf00      	nop
 800cd6a:	370c      	adds	r7, #12
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd72:	4770      	bx	lr

0800cd74 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cd74:	b084      	sub	sp, #16
 800cd76:	b580      	push	{r7, lr}
 800cd78:	b084      	sub	sp, #16
 800cd7a:	af00      	add	r7, sp, #0
 800cd7c:	6078      	str	r0, [r7, #4]
 800cd7e:	f107 001c 	add.w	r0, r7, #28
 800cd82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	68db      	ldr	r3, [r3, #12]
 800cd8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f001 faf6 	bl	800e384 <USB_CoreReset>
 800cd98:	4603      	mov	r3, r0
 800cd9a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800cd9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d106      	bne.n	800cdb0 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cda6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	639a      	str	r2, [r3, #56]	; 0x38
 800cdae:	e005      	b.n	800cdbc <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdb4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800cdbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3710      	adds	r7, #16
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cdc8:	b004      	add	sp, #16
 800cdca:	4770      	bx	lr

0800cdcc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cdcc:	b480      	push	{r7}
 800cdce:	b087      	sub	sp, #28
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	60f8      	str	r0, [r7, #12]
 800cdd4:	60b9      	str	r1, [r7, #8]
 800cdd6:	4613      	mov	r3, r2
 800cdd8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800cdda:	79fb      	ldrb	r3, [r7, #7]
 800cddc:	2b02      	cmp	r3, #2
 800cdde:	d165      	bne.n	800ceac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cde0:	68bb      	ldr	r3, [r7, #8]
 800cde2:	4a3e      	ldr	r2, [pc, #248]	; (800cedc <USB_SetTurnaroundTime+0x110>)
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d906      	bls.n	800cdf6 <USB_SetTurnaroundTime+0x2a>
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	4a3d      	ldr	r2, [pc, #244]	; (800cee0 <USB_SetTurnaroundTime+0x114>)
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d202      	bcs.n	800cdf6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cdf0:	230f      	movs	r3, #15
 800cdf2:	617b      	str	r3, [r7, #20]
 800cdf4:	e05c      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	4a39      	ldr	r2, [pc, #228]	; (800cee0 <USB_SetTurnaroundTime+0x114>)
 800cdfa:	4293      	cmp	r3, r2
 800cdfc:	d306      	bcc.n	800ce0c <USB_SetTurnaroundTime+0x40>
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	4a38      	ldr	r2, [pc, #224]	; (800cee4 <USB_SetTurnaroundTime+0x118>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d202      	bcs.n	800ce0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ce06:	230e      	movs	r3, #14
 800ce08:	617b      	str	r3, [r7, #20]
 800ce0a:	e051      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	4a35      	ldr	r2, [pc, #212]	; (800cee4 <USB_SetTurnaroundTime+0x118>)
 800ce10:	4293      	cmp	r3, r2
 800ce12:	d306      	bcc.n	800ce22 <USB_SetTurnaroundTime+0x56>
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	4a34      	ldr	r2, [pc, #208]	; (800cee8 <USB_SetTurnaroundTime+0x11c>)
 800ce18:	4293      	cmp	r3, r2
 800ce1a:	d202      	bcs.n	800ce22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800ce1c:	230d      	movs	r3, #13
 800ce1e:	617b      	str	r3, [r7, #20]
 800ce20:	e046      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ce22:	68bb      	ldr	r3, [r7, #8]
 800ce24:	4a30      	ldr	r2, [pc, #192]	; (800cee8 <USB_SetTurnaroundTime+0x11c>)
 800ce26:	4293      	cmp	r3, r2
 800ce28:	d306      	bcc.n	800ce38 <USB_SetTurnaroundTime+0x6c>
 800ce2a:	68bb      	ldr	r3, [r7, #8]
 800ce2c:	4a2f      	ldr	r2, [pc, #188]	; (800ceec <USB_SetTurnaroundTime+0x120>)
 800ce2e:	4293      	cmp	r3, r2
 800ce30:	d802      	bhi.n	800ce38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ce32:	230c      	movs	r3, #12
 800ce34:	617b      	str	r3, [r7, #20]
 800ce36:	e03b      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	4a2c      	ldr	r2, [pc, #176]	; (800ceec <USB_SetTurnaroundTime+0x120>)
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d906      	bls.n	800ce4e <USB_SetTurnaroundTime+0x82>
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	4a2b      	ldr	r2, [pc, #172]	; (800cef0 <USB_SetTurnaroundTime+0x124>)
 800ce44:	4293      	cmp	r3, r2
 800ce46:	d802      	bhi.n	800ce4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ce48:	230b      	movs	r3, #11
 800ce4a:	617b      	str	r3, [r7, #20]
 800ce4c:	e030      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ce4e:	68bb      	ldr	r3, [r7, #8]
 800ce50:	4a27      	ldr	r2, [pc, #156]	; (800cef0 <USB_SetTurnaroundTime+0x124>)
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d906      	bls.n	800ce64 <USB_SetTurnaroundTime+0x98>
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	4a26      	ldr	r2, [pc, #152]	; (800cef4 <USB_SetTurnaroundTime+0x128>)
 800ce5a:	4293      	cmp	r3, r2
 800ce5c:	d802      	bhi.n	800ce64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ce5e:	230a      	movs	r3, #10
 800ce60:	617b      	str	r3, [r7, #20]
 800ce62:	e025      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	4a23      	ldr	r2, [pc, #140]	; (800cef4 <USB_SetTurnaroundTime+0x128>)
 800ce68:	4293      	cmp	r3, r2
 800ce6a:	d906      	bls.n	800ce7a <USB_SetTurnaroundTime+0xae>
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	4a22      	ldr	r2, [pc, #136]	; (800cef8 <USB_SetTurnaroundTime+0x12c>)
 800ce70:	4293      	cmp	r3, r2
 800ce72:	d202      	bcs.n	800ce7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ce74:	2309      	movs	r3, #9
 800ce76:	617b      	str	r3, [r7, #20]
 800ce78:	e01a      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	4a1e      	ldr	r2, [pc, #120]	; (800cef8 <USB_SetTurnaroundTime+0x12c>)
 800ce7e:	4293      	cmp	r3, r2
 800ce80:	d306      	bcc.n	800ce90 <USB_SetTurnaroundTime+0xc4>
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	4a1d      	ldr	r2, [pc, #116]	; (800cefc <USB_SetTurnaroundTime+0x130>)
 800ce86:	4293      	cmp	r3, r2
 800ce88:	d802      	bhi.n	800ce90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ce8a:	2308      	movs	r3, #8
 800ce8c:	617b      	str	r3, [r7, #20]
 800ce8e:	e00f      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	4a1a      	ldr	r2, [pc, #104]	; (800cefc <USB_SetTurnaroundTime+0x130>)
 800ce94:	4293      	cmp	r3, r2
 800ce96:	d906      	bls.n	800cea6 <USB_SetTurnaroundTime+0xda>
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	4a19      	ldr	r2, [pc, #100]	; (800cf00 <USB_SetTurnaroundTime+0x134>)
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d202      	bcs.n	800cea6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800cea0:	2307      	movs	r3, #7
 800cea2:	617b      	str	r3, [r7, #20]
 800cea4:	e004      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800cea6:	2306      	movs	r3, #6
 800cea8:	617b      	str	r3, [r7, #20]
 800ceaa:	e001      	b.n	800ceb0 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ceac:	2309      	movs	r3, #9
 800ceae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	68db      	ldr	r3, [r3, #12]
 800ceb4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	68da      	ldr	r2, [r3, #12]
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	029b      	lsls	r3, r3, #10
 800cec4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800cec8:	431a      	orrs	r2, r3
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cece:	2300      	movs	r3, #0
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	371c      	adds	r7, #28
 800ced4:	46bd      	mov	sp, r7
 800ced6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceda:	4770      	bx	lr
 800cedc:	00d8acbf 	.word	0x00d8acbf
 800cee0:	00e4e1c0 	.word	0x00e4e1c0
 800cee4:	00f42400 	.word	0x00f42400
 800cee8:	01067380 	.word	0x01067380
 800ceec:	011a499f 	.word	0x011a499f
 800cef0:	01312cff 	.word	0x01312cff
 800cef4:	014ca43f 	.word	0x014ca43f
 800cef8:	016e3600 	.word	0x016e3600
 800cefc:	01a6ab1f 	.word	0x01a6ab1f
 800cf00:	01e84800 	.word	0x01e84800

0800cf04 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cf04:	b480      	push	{r7}
 800cf06:	b083      	sub	sp, #12
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	689b      	ldr	r3, [r3, #8]
 800cf10:	f043 0201 	orr.w	r2, r3, #1
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cf18:	2300      	movs	r3, #0
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	370c      	adds	r7, #12
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf24:	4770      	bx	lr

0800cf26 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cf26:	b480      	push	{r7}
 800cf28:	b083      	sub	sp, #12
 800cf2a:	af00      	add	r7, sp, #0
 800cf2c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	689b      	ldr	r3, [r3, #8]
 800cf32:	f023 0201 	bic.w	r2, r3, #1
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cf3a:	2300      	movs	r3, #0
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	370c      	adds	r7, #12
 800cf40:	46bd      	mov	sp, r7
 800cf42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf46:	4770      	bx	lr

0800cf48 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b084      	sub	sp, #16
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
 800cf50:	460b      	mov	r3, r1
 800cf52:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800cf54:	2300      	movs	r3, #0
 800cf56:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	68db      	ldr	r3, [r3, #12]
 800cf5c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cf64:	78fb      	ldrb	r3, [r7, #3]
 800cf66:	2b01      	cmp	r3, #1
 800cf68:	d115      	bne.n	800cf96 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	68db      	ldr	r3, [r3, #12]
 800cf6e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cf76:	2001      	movs	r0, #1
 800cf78:	f7f8 f886 	bl	8005088 <HAL_Delay>
      ms++;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	3301      	adds	r3, #1
 800cf80:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f001 f985 	bl	800e292 <USB_GetMode>
 800cf88:	4603      	mov	r3, r0
 800cf8a:	2b01      	cmp	r3, #1
 800cf8c:	d01e      	beq.n	800cfcc <USB_SetCurrentMode+0x84>
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	2b31      	cmp	r3, #49	; 0x31
 800cf92:	d9f0      	bls.n	800cf76 <USB_SetCurrentMode+0x2e>
 800cf94:	e01a      	b.n	800cfcc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800cf96:	78fb      	ldrb	r3, [r7, #3]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d115      	bne.n	800cfc8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	68db      	ldr	r3, [r3, #12]
 800cfa0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cfa8:	2001      	movs	r0, #1
 800cfaa:	f7f8 f86d 	bl	8005088 <HAL_Delay>
      ms++;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	3301      	adds	r3, #1
 800cfb2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800cfb4:	6878      	ldr	r0, [r7, #4]
 800cfb6:	f001 f96c 	bl	800e292 <USB_GetMode>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d005      	beq.n	800cfcc <USB_SetCurrentMode+0x84>
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	2b31      	cmp	r3, #49	; 0x31
 800cfc4:	d9f0      	bls.n	800cfa8 <USB_SetCurrentMode+0x60>
 800cfc6:	e001      	b.n	800cfcc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800cfc8:	2301      	movs	r3, #1
 800cfca:	e005      	b.n	800cfd8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	2b32      	cmp	r3, #50	; 0x32
 800cfd0:	d101      	bne.n	800cfd6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	e000      	b.n	800cfd8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800cfd6:	2300      	movs	r3, #0
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3710      	adds	r7, #16
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}

0800cfe0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cfe0:	b084      	sub	sp, #16
 800cfe2:	b580      	push	{r7, lr}
 800cfe4:	b086      	sub	sp, #24
 800cfe6:	af00      	add	r7, sp, #0
 800cfe8:	6078      	str	r0, [r7, #4]
 800cfea:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800cfee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800cff2:	2300      	movs	r3, #0
 800cff4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800cffa:	2300      	movs	r3, #0
 800cffc:	613b      	str	r3, [r7, #16]
 800cffe:	e009      	b.n	800d014 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d000:	687a      	ldr	r2, [r7, #4]
 800d002:	693b      	ldr	r3, [r7, #16]
 800d004:	3340      	adds	r3, #64	; 0x40
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	4413      	add	r3, r2
 800d00a:	2200      	movs	r2, #0
 800d00c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	3301      	adds	r3, #1
 800d012:	613b      	str	r3, [r7, #16]
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	2b0e      	cmp	r3, #14
 800d018:	d9f2      	bls.n	800d000 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d01a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d11c      	bne.n	800d05a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d026:	685b      	ldr	r3, [r3, #4]
 800d028:	68fa      	ldr	r2, [r7, #12]
 800d02a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d02e:	f043 0302 	orr.w	r3, r3, #2
 800d032:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d038:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	601a      	str	r2, [r3, #0]
 800d058:	e005      	b.n	800d066 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d05e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d06c:	461a      	mov	r2, r3
 800d06e:	2300      	movs	r3, #0
 800d070:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d078:	4619      	mov	r1, r3
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d080:	461a      	mov	r2, r3
 800d082:	680b      	ldr	r3, [r1, #0]
 800d084:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d086:	2103      	movs	r1, #3
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 f959 	bl	800d340 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d08e:	2110      	movs	r1, #16
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	f000 f8f1 	bl	800d278 <USB_FlushTxFifo>
 800d096:	4603      	mov	r3, r0
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d001      	beq.n	800d0a0 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800d09c:	2301      	movs	r3, #1
 800d09e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d0a0:	6878      	ldr	r0, [r7, #4]
 800d0a2:	f000 f91d 	bl	800d2e0 <USB_FlushRxFifo>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d001      	beq.n	800d0b0 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0b6:	461a      	mov	r2, r3
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0c2:	461a      	mov	r2, r3
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0ce:	461a      	mov	r2, r3
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	613b      	str	r3, [r7, #16]
 800d0d8:	e043      	b.n	800d162 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	015a      	lsls	r2, r3, #5
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	4413      	add	r3, r2
 800d0e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d0ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d0f0:	d118      	bne.n	800d124 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800d0f2:	693b      	ldr	r3, [r7, #16]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d10a      	bne.n	800d10e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d0f8:	693b      	ldr	r3, [r7, #16]
 800d0fa:	015a      	lsls	r2, r3, #5
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	4413      	add	r3, r2
 800d100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d104:	461a      	mov	r2, r3
 800d106:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d10a:	6013      	str	r3, [r2, #0]
 800d10c:	e013      	b.n	800d136 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	015a      	lsls	r2, r3, #5
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	4413      	add	r3, r2
 800d116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d11a:	461a      	mov	r2, r3
 800d11c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d120:	6013      	str	r3, [r2, #0]
 800d122:	e008      	b.n	800d136 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	015a      	lsls	r2, r3, #5
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	4413      	add	r3, r2
 800d12c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d130:	461a      	mov	r2, r3
 800d132:	2300      	movs	r3, #0
 800d134:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	015a      	lsls	r2, r3, #5
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	4413      	add	r3, r2
 800d13e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d142:	461a      	mov	r2, r3
 800d144:	2300      	movs	r3, #0
 800d146:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	015a      	lsls	r2, r3, #5
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	4413      	add	r3, r2
 800d150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d154:	461a      	mov	r2, r3
 800d156:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d15a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	3301      	adds	r3, #1
 800d160:	613b      	str	r3, [r7, #16]
 800d162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d164:	693a      	ldr	r2, [r7, #16]
 800d166:	429a      	cmp	r2, r3
 800d168:	d3b7      	bcc.n	800d0da <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d16a:	2300      	movs	r3, #0
 800d16c:	613b      	str	r3, [r7, #16]
 800d16e:	e043      	b.n	800d1f8 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	015a      	lsls	r2, r3, #5
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	4413      	add	r3, r2
 800d178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d182:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d186:	d118      	bne.n	800d1ba <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800d188:	693b      	ldr	r3, [r7, #16]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d10a      	bne.n	800d1a4 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d18e:	693b      	ldr	r3, [r7, #16]
 800d190:	015a      	lsls	r2, r3, #5
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	4413      	add	r3, r2
 800d196:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d19a:	461a      	mov	r2, r3
 800d19c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d1a0:	6013      	str	r3, [r2, #0]
 800d1a2:	e013      	b.n	800d1cc <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	015a      	lsls	r2, r3, #5
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	4413      	add	r3, r2
 800d1ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1b0:	461a      	mov	r2, r3
 800d1b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d1b6:	6013      	str	r3, [r2, #0]
 800d1b8:	e008      	b.n	800d1cc <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	015a      	lsls	r2, r3, #5
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	4413      	add	r3, r2
 800d1c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1c6:	461a      	mov	r2, r3
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d1cc:	693b      	ldr	r3, [r7, #16]
 800d1ce:	015a      	lsls	r2, r3, #5
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	4413      	add	r3, r2
 800d1d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1d8:	461a      	mov	r2, r3
 800d1da:	2300      	movs	r3, #0
 800d1dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	015a      	lsls	r2, r3, #5
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	4413      	add	r3, r2
 800d1e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1ea:	461a      	mov	r2, r3
 800d1ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d1f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d1f2:	693b      	ldr	r3, [r7, #16]
 800d1f4:	3301      	adds	r3, #1
 800d1f6:	613b      	str	r3, [r7, #16]
 800d1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1fa:	693a      	ldr	r2, [r7, #16]
 800d1fc:	429a      	cmp	r2, r3
 800d1fe:	d3b7      	bcc.n	800d170 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d206:	691b      	ldr	r3, [r3, #16]
 800d208:	68fa      	ldr	r2, [r7, #12]
 800d20a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d20e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d212:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	2200      	movs	r2, #0
 800d218:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d220:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	699b      	ldr	r3, [r3, #24]
 800d226:	f043 0210 	orr.w	r2, r3, #16
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	699a      	ldr	r2, [r3, #24]
 800d232:	4b10      	ldr	r3, [pc, #64]	; (800d274 <USB_DevInit+0x294>)
 800d234:	4313      	orrs	r3, r2
 800d236:	687a      	ldr	r2, [r7, #4]
 800d238:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d23a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d005      	beq.n	800d24c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	699b      	ldr	r3, [r3, #24]
 800d244:	f043 0208 	orr.w	r2, r3, #8
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d24c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d24e:	2b01      	cmp	r3, #1
 800d250:	d107      	bne.n	800d262 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	699b      	ldr	r3, [r3, #24]
 800d256:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d25a:	f043 0304 	orr.w	r3, r3, #4
 800d25e:	687a      	ldr	r2, [r7, #4]
 800d260:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d262:	7dfb      	ldrb	r3, [r7, #23]
}
 800d264:	4618      	mov	r0, r3
 800d266:	3718      	adds	r7, #24
 800d268:	46bd      	mov	sp, r7
 800d26a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d26e:	b004      	add	sp, #16
 800d270:	4770      	bx	lr
 800d272:	bf00      	nop
 800d274:	803c3800 	.word	0x803c3800

0800d278 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d278:	b480      	push	{r7}
 800d27a:	b085      	sub	sp, #20
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
 800d280:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d282:	2300      	movs	r3, #0
 800d284:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	3301      	adds	r3, #1
 800d28a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	4a13      	ldr	r2, [pc, #76]	; (800d2dc <USB_FlushTxFifo+0x64>)
 800d290:	4293      	cmp	r3, r2
 800d292:	d901      	bls.n	800d298 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d294:	2303      	movs	r3, #3
 800d296:	e01b      	b.n	800d2d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	691b      	ldr	r3, [r3, #16]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	daf2      	bge.n	800d286 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	019b      	lsls	r3, r3, #6
 800d2a8:	f043 0220 	orr.w	r2, r3, #32
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	4a08      	ldr	r2, [pc, #32]	; (800d2dc <USB_FlushTxFifo+0x64>)
 800d2ba:	4293      	cmp	r3, r2
 800d2bc:	d901      	bls.n	800d2c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d2be:	2303      	movs	r3, #3
 800d2c0:	e006      	b.n	800d2d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	691b      	ldr	r3, [r3, #16]
 800d2c6:	f003 0320 	and.w	r3, r3, #32
 800d2ca:	2b20      	cmp	r3, #32
 800d2cc:	d0f0      	beq.n	800d2b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d2ce:	2300      	movs	r3, #0
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3714      	adds	r7, #20
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2da:	4770      	bx	lr
 800d2dc:	00030d40 	.word	0x00030d40

0800d2e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b085      	sub	sp, #20
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	3301      	adds	r3, #1
 800d2f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	4a11      	ldr	r2, [pc, #68]	; (800d33c <USB_FlushRxFifo+0x5c>)
 800d2f6:	4293      	cmp	r3, r2
 800d2f8:	d901      	bls.n	800d2fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d2fa:	2303      	movs	r3, #3
 800d2fc:	e018      	b.n	800d330 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	691b      	ldr	r3, [r3, #16]
 800d302:	2b00      	cmp	r3, #0
 800d304:	daf2      	bge.n	800d2ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d306:	2300      	movs	r3, #0
 800d308:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2210      	movs	r2, #16
 800d30e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	3301      	adds	r3, #1
 800d314:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	4a08      	ldr	r2, [pc, #32]	; (800d33c <USB_FlushRxFifo+0x5c>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d901      	bls.n	800d322 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d31e:	2303      	movs	r3, #3
 800d320:	e006      	b.n	800d330 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	691b      	ldr	r3, [r3, #16]
 800d326:	f003 0310 	and.w	r3, r3, #16
 800d32a:	2b10      	cmp	r3, #16
 800d32c:	d0f0      	beq.n	800d310 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d32e:	2300      	movs	r3, #0
}
 800d330:	4618      	mov	r0, r3
 800d332:	3714      	adds	r7, #20
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr
 800d33c:	00030d40 	.word	0x00030d40

0800d340 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d340:	b480      	push	{r7}
 800d342:	b085      	sub	sp, #20
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	460b      	mov	r3, r1
 800d34a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d356:	681a      	ldr	r2, [r3, #0]
 800d358:	78fb      	ldrb	r3, [r7, #3]
 800d35a:	68f9      	ldr	r1, [r7, #12]
 800d35c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d360:	4313      	orrs	r3, r2
 800d362:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d364:	2300      	movs	r3, #0
}
 800d366:	4618      	mov	r0, r3
 800d368:	3714      	adds	r7, #20
 800d36a:	46bd      	mov	sp, r7
 800d36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d370:	4770      	bx	lr

0800d372 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800d372:	b480      	push	{r7}
 800d374:	b087      	sub	sp, #28
 800d376:	af00      	add	r7, sp, #0
 800d378:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d37e:	693b      	ldr	r3, [r7, #16]
 800d380:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d384:	689b      	ldr	r3, [r3, #8]
 800d386:	f003 0306 	and.w	r3, r3, #6
 800d38a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	2b02      	cmp	r3, #2
 800d390:	d002      	beq.n	800d398 <USB_GetDevSpeed+0x26>
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	2b06      	cmp	r3, #6
 800d396:	d102      	bne.n	800d39e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d398:	2302      	movs	r3, #2
 800d39a:	75fb      	strb	r3, [r7, #23]
 800d39c:	e001      	b.n	800d3a2 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800d39e:	230f      	movs	r3, #15
 800d3a0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d3a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	371c      	adds	r7, #28
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr

0800d3b0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b085      	sub	sp, #20
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	785b      	ldrb	r3, [r3, #1]
 800d3c8:	2b01      	cmp	r3, #1
 800d3ca:	d13a      	bne.n	800d442 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3d2:	69da      	ldr	r2, [r3, #28]
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	781b      	ldrb	r3, [r3, #0]
 800d3d8:	f003 030f 	and.w	r3, r3, #15
 800d3dc:	2101      	movs	r1, #1
 800d3de:	fa01 f303 	lsl.w	r3, r1, r3
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	68f9      	ldr	r1, [r7, #12]
 800d3e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	015a      	lsls	r2, r3, #5
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	4413      	add	r3, r2
 800d3f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d400:	2b00      	cmp	r3, #0
 800d402:	d155      	bne.n	800d4b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	015a      	lsls	r2, r3, #5
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	4413      	add	r3, r2
 800d40c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d410:	681a      	ldr	r2, [r3, #0]
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	68db      	ldr	r3, [r3, #12]
 800d416:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	791b      	ldrb	r3, [r3, #4]
 800d41e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d420:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	059b      	lsls	r3, r3, #22
 800d426:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d428:	4313      	orrs	r3, r2
 800d42a:	68ba      	ldr	r2, [r7, #8]
 800d42c:	0151      	lsls	r1, r2, #5
 800d42e:	68fa      	ldr	r2, [r7, #12]
 800d430:	440a      	add	r2, r1
 800d432:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d436:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d43a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d43e:	6013      	str	r3, [r2, #0]
 800d440:	e036      	b.n	800d4b0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d448:	69da      	ldr	r2, [r3, #28]
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	781b      	ldrb	r3, [r3, #0]
 800d44e:	f003 030f 	and.w	r3, r3, #15
 800d452:	2101      	movs	r1, #1
 800d454:	fa01 f303 	lsl.w	r3, r1, r3
 800d458:	041b      	lsls	r3, r3, #16
 800d45a:	68f9      	ldr	r1, [r7, #12]
 800d45c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d460:	4313      	orrs	r3, r2
 800d462:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	015a      	lsls	r2, r3, #5
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	4413      	add	r3, r2
 800d46c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d476:	2b00      	cmp	r3, #0
 800d478:	d11a      	bne.n	800d4b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	015a      	lsls	r2, r3, #5
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	4413      	add	r3, r2
 800d482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d486:	681a      	ldr	r2, [r3, #0]
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	68db      	ldr	r3, [r3, #12]
 800d48c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	791b      	ldrb	r3, [r3, #4]
 800d494:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d496:	430b      	orrs	r3, r1
 800d498:	4313      	orrs	r3, r2
 800d49a:	68ba      	ldr	r2, [r7, #8]
 800d49c:	0151      	lsls	r1, r2, #5
 800d49e:	68fa      	ldr	r2, [r7, #12]
 800d4a0:	440a      	add	r2, r1
 800d4a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d4aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d4ae:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d4b0:	2300      	movs	r3, #0
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3714      	adds	r7, #20
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4bc:	4770      	bx	lr
	...

0800d4c0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b085      	sub	sp, #20
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
 800d4c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	785b      	ldrb	r3, [r3, #1]
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	d161      	bne.n	800d5a0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d4dc:	68bb      	ldr	r3, [r7, #8]
 800d4de:	015a      	lsls	r2, r3, #5
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	4413      	add	r3, r2
 800d4e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d4ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d4f2:	d11f      	bne.n	800d534 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	015a      	lsls	r2, r3, #5
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	4413      	add	r3, r2
 800d4fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	68ba      	ldr	r2, [r7, #8]
 800d504:	0151      	lsls	r1, r2, #5
 800d506:	68fa      	ldr	r2, [r7, #12]
 800d508:	440a      	add	r2, r1
 800d50a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d50e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d512:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	015a      	lsls	r2, r3, #5
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	4413      	add	r3, r2
 800d51c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	68ba      	ldr	r2, [r7, #8]
 800d524:	0151      	lsls	r1, r2, #5
 800d526:	68fa      	ldr	r2, [r7, #12]
 800d528:	440a      	add	r2, r1
 800d52a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d52e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d532:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d53a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	f003 030f 	and.w	r3, r3, #15
 800d544:	2101      	movs	r1, #1
 800d546:	fa01 f303 	lsl.w	r3, r1, r3
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	43db      	mvns	r3, r3
 800d54e:	68f9      	ldr	r1, [r7, #12]
 800d550:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d554:	4013      	ands	r3, r2
 800d556:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d55e:	69da      	ldr	r2, [r3, #28]
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	f003 030f 	and.w	r3, r3, #15
 800d568:	2101      	movs	r1, #1
 800d56a:	fa01 f303 	lsl.w	r3, r1, r3
 800d56e:	b29b      	uxth	r3, r3
 800d570:	43db      	mvns	r3, r3
 800d572:	68f9      	ldr	r1, [r7, #12]
 800d574:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d578:	4013      	ands	r3, r2
 800d57a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	015a      	lsls	r2, r3, #5
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	4413      	add	r3, r2
 800d584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d588:	681a      	ldr	r2, [r3, #0]
 800d58a:	68bb      	ldr	r3, [r7, #8]
 800d58c:	0159      	lsls	r1, r3, #5
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	440b      	add	r3, r1
 800d592:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d596:	4619      	mov	r1, r3
 800d598:	4b35      	ldr	r3, [pc, #212]	; (800d670 <USB_DeactivateEndpoint+0x1b0>)
 800d59a:	4013      	ands	r3, r2
 800d59c:	600b      	str	r3, [r1, #0]
 800d59e:	e060      	b.n	800d662 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	015a      	lsls	r2, r3, #5
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	4413      	add	r3, r2
 800d5a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d5b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d5b6:	d11f      	bne.n	800d5f8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	015a      	lsls	r2, r3, #5
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	4413      	add	r3, r2
 800d5c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	68ba      	ldr	r2, [r7, #8]
 800d5c8:	0151      	lsls	r1, r2, #5
 800d5ca:	68fa      	ldr	r2, [r7, #12]
 800d5cc:	440a      	add	r2, r1
 800d5ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d5d2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d5d6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	015a      	lsls	r2, r3, #5
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	4413      	add	r3, r2
 800d5e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	68ba      	ldr	r2, [r7, #8]
 800d5e8:	0151      	lsls	r1, r2, #5
 800d5ea:	68fa      	ldr	r2, [r7, #12]
 800d5ec:	440a      	add	r2, r1
 800d5ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d5f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d5f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d5fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	781b      	ldrb	r3, [r3, #0]
 800d604:	f003 030f 	and.w	r3, r3, #15
 800d608:	2101      	movs	r1, #1
 800d60a:	fa01 f303 	lsl.w	r3, r1, r3
 800d60e:	041b      	lsls	r3, r3, #16
 800d610:	43db      	mvns	r3, r3
 800d612:	68f9      	ldr	r1, [r7, #12]
 800d614:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d618:	4013      	ands	r3, r2
 800d61a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d622:	69da      	ldr	r2, [r3, #28]
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	f003 030f 	and.w	r3, r3, #15
 800d62c:	2101      	movs	r1, #1
 800d62e:	fa01 f303 	lsl.w	r3, r1, r3
 800d632:	041b      	lsls	r3, r3, #16
 800d634:	43db      	mvns	r3, r3
 800d636:	68f9      	ldr	r1, [r7, #12]
 800d638:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d63c:	4013      	ands	r3, r2
 800d63e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d640:	68bb      	ldr	r3, [r7, #8]
 800d642:	015a      	lsls	r2, r3, #5
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	4413      	add	r3, r2
 800d648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d64c:	681a      	ldr	r2, [r3, #0]
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	0159      	lsls	r1, r3, #5
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	440b      	add	r3, r1
 800d656:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d65a:	4619      	mov	r1, r3
 800d65c:	4b05      	ldr	r3, [pc, #20]	; (800d674 <USB_DeactivateEndpoint+0x1b4>)
 800d65e:	4013      	ands	r3, r2
 800d660:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d662:	2300      	movs	r3, #0
}
 800d664:	4618      	mov	r0, r3
 800d666:	3714      	adds	r7, #20
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr
 800d670:	ec337800 	.word	0xec337800
 800d674:	eff37800 	.word	0xeff37800

0800d678 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b086      	sub	sp, #24
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	785b      	ldrb	r3, [r3, #1]
 800d690:	2b01      	cmp	r3, #1
 800d692:	f040 810a 	bne.w	800d8aa <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	699b      	ldr	r3, [r3, #24]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d132      	bne.n	800d704 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d69e:	693b      	ldr	r3, [r7, #16]
 800d6a0:	015a      	lsls	r2, r3, #5
 800d6a2:	697b      	ldr	r3, [r7, #20]
 800d6a4:	4413      	add	r3, r2
 800d6a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6aa:	691b      	ldr	r3, [r3, #16]
 800d6ac:	693a      	ldr	r2, [r7, #16]
 800d6ae:	0151      	lsls	r1, r2, #5
 800d6b0:	697a      	ldr	r2, [r7, #20]
 800d6b2:	440a      	add	r2, r1
 800d6b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d6bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d6c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	015a      	lsls	r2, r3, #5
 800d6c6:	697b      	ldr	r3, [r7, #20]
 800d6c8:	4413      	add	r3, r2
 800d6ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6ce:	691b      	ldr	r3, [r3, #16]
 800d6d0:	693a      	ldr	r2, [r7, #16]
 800d6d2:	0151      	lsls	r1, r2, #5
 800d6d4:	697a      	ldr	r2, [r7, #20]
 800d6d6:	440a      	add	r2, r1
 800d6d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d6e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d6e2:	693b      	ldr	r3, [r7, #16]
 800d6e4:	015a      	lsls	r2, r3, #5
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	4413      	add	r3, r2
 800d6ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6ee:	691b      	ldr	r3, [r3, #16]
 800d6f0:	693a      	ldr	r2, [r7, #16]
 800d6f2:	0151      	lsls	r1, r2, #5
 800d6f4:	697a      	ldr	r2, [r7, #20]
 800d6f6:	440a      	add	r2, r1
 800d6f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6fc:	0cdb      	lsrs	r3, r3, #19
 800d6fe:	04db      	lsls	r3, r3, #19
 800d700:	6113      	str	r3, [r2, #16]
 800d702:	e074      	b.n	800d7ee <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	015a      	lsls	r2, r3, #5
 800d708:	697b      	ldr	r3, [r7, #20]
 800d70a:	4413      	add	r3, r2
 800d70c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d710:	691b      	ldr	r3, [r3, #16]
 800d712:	693a      	ldr	r2, [r7, #16]
 800d714:	0151      	lsls	r1, r2, #5
 800d716:	697a      	ldr	r2, [r7, #20]
 800d718:	440a      	add	r2, r1
 800d71a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d71e:	0cdb      	lsrs	r3, r3, #19
 800d720:	04db      	lsls	r3, r3, #19
 800d722:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	015a      	lsls	r2, r3, #5
 800d728:	697b      	ldr	r3, [r7, #20]
 800d72a:	4413      	add	r3, r2
 800d72c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d730:	691b      	ldr	r3, [r3, #16]
 800d732:	693a      	ldr	r2, [r7, #16]
 800d734:	0151      	lsls	r1, r2, #5
 800d736:	697a      	ldr	r2, [r7, #20]
 800d738:	440a      	add	r2, r1
 800d73a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d73e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d742:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d746:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	015a      	lsls	r2, r3, #5
 800d74c:	697b      	ldr	r3, [r7, #20]
 800d74e:	4413      	add	r3, r2
 800d750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d754:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d756:	683b      	ldr	r3, [r7, #0]
 800d758:	6999      	ldr	r1, [r3, #24]
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	68db      	ldr	r3, [r3, #12]
 800d75e:	440b      	add	r3, r1
 800d760:	1e59      	subs	r1, r3, #1
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	68db      	ldr	r3, [r3, #12]
 800d766:	fbb1 f3f3 	udiv	r3, r1, r3
 800d76a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d76c:	4b9e      	ldr	r3, [pc, #632]	; (800d9e8 <USB_EPStartXfer+0x370>)
 800d76e:	400b      	ands	r3, r1
 800d770:	6939      	ldr	r1, [r7, #16]
 800d772:	0148      	lsls	r0, r1, #5
 800d774:	6979      	ldr	r1, [r7, #20]
 800d776:	4401      	add	r1, r0
 800d778:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d77c:	4313      	orrs	r3, r2
 800d77e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	015a      	lsls	r2, r3, #5
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	4413      	add	r3, r2
 800d788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d78c:	691a      	ldr	r2, [r3, #16]
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	699b      	ldr	r3, [r3, #24]
 800d792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d796:	6939      	ldr	r1, [r7, #16]
 800d798:	0148      	lsls	r0, r1, #5
 800d79a:	6979      	ldr	r1, [r7, #20]
 800d79c:	4401      	add	r1, r0
 800d79e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d7a2:	4313      	orrs	r3, r2
 800d7a4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	791b      	ldrb	r3, [r3, #4]
 800d7aa:	2b01      	cmp	r3, #1
 800d7ac:	d11f      	bne.n	800d7ee <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d7ae:	693b      	ldr	r3, [r7, #16]
 800d7b0:	015a      	lsls	r2, r3, #5
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	4413      	add	r3, r2
 800d7b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7ba:	691b      	ldr	r3, [r3, #16]
 800d7bc:	693a      	ldr	r2, [r7, #16]
 800d7be:	0151      	lsls	r1, r2, #5
 800d7c0:	697a      	ldr	r2, [r7, #20]
 800d7c2:	440a      	add	r2, r1
 800d7c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d7c8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800d7cc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d7ce:	693b      	ldr	r3, [r7, #16]
 800d7d0:	015a      	lsls	r2, r3, #5
 800d7d2:	697b      	ldr	r3, [r7, #20]
 800d7d4:	4413      	add	r3, r2
 800d7d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	693a      	ldr	r2, [r7, #16]
 800d7de:	0151      	lsls	r1, r2, #5
 800d7e0:	697a      	ldr	r2, [r7, #20]
 800d7e2:	440a      	add	r2, r1
 800d7e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d7e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d7ec:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	015a      	lsls	r2, r3, #5
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	4413      	add	r3, r2
 800d7f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	693a      	ldr	r2, [r7, #16]
 800d7fe:	0151      	lsls	r1, r2, #5
 800d800:	697a      	ldr	r2, [r7, #20]
 800d802:	440a      	add	r2, r1
 800d804:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d808:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d80c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	791b      	ldrb	r3, [r3, #4]
 800d812:	2b01      	cmp	r3, #1
 800d814:	d015      	beq.n	800d842 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d816:	683b      	ldr	r3, [r7, #0]
 800d818:	699b      	ldr	r3, [r3, #24]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	f000 8106 	beq.w	800da2c <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d826:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	781b      	ldrb	r3, [r3, #0]
 800d82c:	f003 030f 	and.w	r3, r3, #15
 800d830:	2101      	movs	r1, #1
 800d832:	fa01 f303 	lsl.w	r3, r1, r3
 800d836:	6979      	ldr	r1, [r7, #20]
 800d838:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d83c:	4313      	orrs	r3, r2
 800d83e:	634b      	str	r3, [r1, #52]	; 0x34
 800d840:	e0f4      	b.n	800da2c <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d842:	697b      	ldr	r3, [r7, #20]
 800d844:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d848:	689b      	ldr	r3, [r3, #8]
 800d84a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d110      	bne.n	800d874 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d852:	693b      	ldr	r3, [r7, #16]
 800d854:	015a      	lsls	r2, r3, #5
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	4413      	add	r3, r2
 800d85a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	693a      	ldr	r2, [r7, #16]
 800d862:	0151      	lsls	r1, r2, #5
 800d864:	697a      	ldr	r2, [r7, #20]
 800d866:	440a      	add	r2, r1
 800d868:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d86c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d870:	6013      	str	r3, [r2, #0]
 800d872:	e00f      	b.n	800d894 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d874:	693b      	ldr	r3, [r7, #16]
 800d876:	015a      	lsls	r2, r3, #5
 800d878:	697b      	ldr	r3, [r7, #20]
 800d87a:	4413      	add	r3, r2
 800d87c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	693a      	ldr	r2, [r7, #16]
 800d884:	0151      	lsls	r1, r2, #5
 800d886:	697a      	ldr	r2, [r7, #20]
 800d888:	440a      	add	r2, r1
 800d88a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d88e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d892:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	6919      	ldr	r1, [r3, #16]
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	781a      	ldrb	r2, [r3, #0]
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	699b      	ldr	r3, [r3, #24]
 800d8a0:	b29b      	uxth	r3, r3
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f000 fa94 	bl	800ddd0 <USB_WritePacket>
 800d8a8:	e0c0      	b.n	800da2c <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d8aa:	693b      	ldr	r3, [r7, #16]
 800d8ac:	015a      	lsls	r2, r3, #5
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	4413      	add	r3, r2
 800d8b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8b6:	691b      	ldr	r3, [r3, #16]
 800d8b8:	693a      	ldr	r2, [r7, #16]
 800d8ba:	0151      	lsls	r1, r2, #5
 800d8bc:	697a      	ldr	r2, [r7, #20]
 800d8be:	440a      	add	r2, r1
 800d8c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8c4:	0cdb      	lsrs	r3, r3, #19
 800d8c6:	04db      	lsls	r3, r3, #19
 800d8c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d8ca:	693b      	ldr	r3, [r7, #16]
 800d8cc:	015a      	lsls	r2, r3, #5
 800d8ce:	697b      	ldr	r3, [r7, #20]
 800d8d0:	4413      	add	r3, r2
 800d8d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8d6:	691b      	ldr	r3, [r3, #16]
 800d8d8:	693a      	ldr	r2, [r7, #16]
 800d8da:	0151      	lsls	r1, r2, #5
 800d8dc:	697a      	ldr	r2, [r7, #20]
 800d8de:	440a      	add	r2, r1
 800d8e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d8e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d8ec:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	699b      	ldr	r3, [r3, #24]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d123      	bne.n	800d93e <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d8f6:	693b      	ldr	r3, [r7, #16]
 800d8f8:	015a      	lsls	r2, r3, #5
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	4413      	add	r3, r2
 800d8fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d902:	691a      	ldr	r2, [r3, #16]
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	68db      	ldr	r3, [r3, #12]
 800d908:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d90c:	6939      	ldr	r1, [r7, #16]
 800d90e:	0148      	lsls	r0, r1, #5
 800d910:	6979      	ldr	r1, [r7, #20]
 800d912:	4401      	add	r1, r0
 800d914:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d918:	4313      	orrs	r3, r2
 800d91a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d91c:	693b      	ldr	r3, [r7, #16]
 800d91e:	015a      	lsls	r2, r3, #5
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	4413      	add	r3, r2
 800d924:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d928:	691b      	ldr	r3, [r3, #16]
 800d92a:	693a      	ldr	r2, [r7, #16]
 800d92c:	0151      	lsls	r1, r2, #5
 800d92e:	697a      	ldr	r2, [r7, #20]
 800d930:	440a      	add	r2, r1
 800d932:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d936:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d93a:	6113      	str	r3, [r2, #16]
 800d93c:	e037      	b.n	800d9ae <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	699a      	ldr	r2, [r3, #24]
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	68db      	ldr	r3, [r3, #12]
 800d946:	4413      	add	r3, r2
 800d948:	1e5a      	subs	r2, r3, #1
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	68db      	ldr	r3, [r3, #12]
 800d94e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d952:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	68db      	ldr	r3, [r3, #12]
 800d958:	89fa      	ldrh	r2, [r7, #14]
 800d95a:	fb03 f202 	mul.w	r2, r3, r2
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d962:	693b      	ldr	r3, [r7, #16]
 800d964:	015a      	lsls	r2, r3, #5
 800d966:	697b      	ldr	r3, [r7, #20]
 800d968:	4413      	add	r3, r2
 800d96a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d96e:	691a      	ldr	r2, [r3, #16]
 800d970:	89fb      	ldrh	r3, [r7, #14]
 800d972:	04d9      	lsls	r1, r3, #19
 800d974:	4b1c      	ldr	r3, [pc, #112]	; (800d9e8 <USB_EPStartXfer+0x370>)
 800d976:	400b      	ands	r3, r1
 800d978:	6939      	ldr	r1, [r7, #16]
 800d97a:	0148      	lsls	r0, r1, #5
 800d97c:	6979      	ldr	r1, [r7, #20]
 800d97e:	4401      	add	r1, r0
 800d980:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d984:	4313      	orrs	r3, r2
 800d986:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	015a      	lsls	r2, r3, #5
 800d98c:	697b      	ldr	r3, [r7, #20]
 800d98e:	4413      	add	r3, r2
 800d990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d994:	691a      	ldr	r2, [r3, #16]
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	69db      	ldr	r3, [r3, #28]
 800d99a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d99e:	6939      	ldr	r1, [r7, #16]
 800d9a0:	0148      	lsls	r0, r1, #5
 800d9a2:	6979      	ldr	r1, [r7, #20]
 800d9a4:	4401      	add	r1, r0
 800d9a6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800d9ae:	683b      	ldr	r3, [r7, #0]
 800d9b0:	791b      	ldrb	r3, [r3, #4]
 800d9b2:	2b01      	cmp	r3, #1
 800d9b4:	d12a      	bne.n	800da0c <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d9b6:	697b      	ldr	r3, [r7, #20]
 800d9b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d9bc:	689b      	ldr	r3, [r3, #8]
 800d9be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d112      	bne.n	800d9ec <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d9c6:	693b      	ldr	r3, [r7, #16]
 800d9c8:	015a      	lsls	r2, r3, #5
 800d9ca:	697b      	ldr	r3, [r7, #20]
 800d9cc:	4413      	add	r3, r2
 800d9ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	693a      	ldr	r2, [r7, #16]
 800d9d6:	0151      	lsls	r1, r2, #5
 800d9d8:	697a      	ldr	r2, [r7, #20]
 800d9da:	440a      	add	r2, r1
 800d9dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d9e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d9e4:	6013      	str	r3, [r2, #0]
 800d9e6:	e011      	b.n	800da0c <USB_EPStartXfer+0x394>
 800d9e8:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	015a      	lsls	r2, r3, #5
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	4413      	add	r3, r2
 800d9f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	693a      	ldr	r2, [r7, #16]
 800d9fc:	0151      	lsls	r1, r2, #5
 800d9fe:	697a      	ldr	r2, [r7, #20]
 800da00:	440a      	add	r2, r1
 800da02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800da0a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800da0c:	693b      	ldr	r3, [r7, #16]
 800da0e:	015a      	lsls	r2, r3, #5
 800da10:	697b      	ldr	r3, [r7, #20]
 800da12:	4413      	add	r3, r2
 800da14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	693a      	ldr	r2, [r7, #16]
 800da1c:	0151      	lsls	r1, r2, #5
 800da1e:	697a      	ldr	r2, [r7, #20]
 800da20:	440a      	add	r2, r1
 800da22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800da2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da2c:	2300      	movs	r3, #0
}
 800da2e:	4618      	mov	r0, r3
 800da30:	3718      	adds	r7, #24
 800da32:	46bd      	mov	sp, r7
 800da34:	bd80      	pop	{r7, pc}
 800da36:	bf00      	nop

0800da38 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800da38:	b480      	push	{r7}
 800da3a:	b085      	sub	sp, #20
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	6078      	str	r0, [r7, #4]
 800da40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	781b      	ldrb	r3, [r3, #0]
 800da4a:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	785b      	ldrb	r3, [r3, #1]
 800da50:	2b01      	cmp	r3, #1
 800da52:	f040 80ab 	bne.w	800dbac <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	699b      	ldr	r3, [r3, #24]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d132      	bne.n	800dac4 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800da5e:	68bb      	ldr	r3, [r7, #8]
 800da60:	015a      	lsls	r2, r3, #5
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	4413      	add	r3, r2
 800da66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da6a:	691b      	ldr	r3, [r3, #16]
 800da6c:	68ba      	ldr	r2, [r7, #8]
 800da6e:	0151      	lsls	r1, r2, #5
 800da70:	68fa      	ldr	r2, [r7, #12]
 800da72:	440a      	add	r2, r1
 800da74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da78:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800da7c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800da80:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800da82:	68bb      	ldr	r3, [r7, #8]
 800da84:	015a      	lsls	r2, r3, #5
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	4413      	add	r3, r2
 800da8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da8e:	691b      	ldr	r3, [r3, #16]
 800da90:	68ba      	ldr	r2, [r7, #8]
 800da92:	0151      	lsls	r1, r2, #5
 800da94:	68fa      	ldr	r2, [r7, #12]
 800da96:	440a      	add	r2, r1
 800da98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800daa0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800daa2:	68bb      	ldr	r3, [r7, #8]
 800daa4:	015a      	lsls	r2, r3, #5
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	4413      	add	r3, r2
 800daaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800daae:	691b      	ldr	r3, [r3, #16]
 800dab0:	68ba      	ldr	r2, [r7, #8]
 800dab2:	0151      	lsls	r1, r2, #5
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	440a      	add	r2, r1
 800dab8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dabc:	0cdb      	lsrs	r3, r3, #19
 800dabe:	04db      	lsls	r3, r3, #19
 800dac0:	6113      	str	r3, [r2, #16]
 800dac2:	e04e      	b.n	800db62 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800dac4:	68bb      	ldr	r3, [r7, #8]
 800dac6:	015a      	lsls	r2, r3, #5
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	4413      	add	r3, r2
 800dacc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dad0:	691b      	ldr	r3, [r3, #16]
 800dad2:	68ba      	ldr	r2, [r7, #8]
 800dad4:	0151      	lsls	r1, r2, #5
 800dad6:	68fa      	ldr	r2, [r7, #12]
 800dad8:	440a      	add	r2, r1
 800dada:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dade:	0cdb      	lsrs	r3, r3, #19
 800dae0:	04db      	lsls	r3, r3, #19
 800dae2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	015a      	lsls	r2, r3, #5
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	4413      	add	r3, r2
 800daec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800daf0:	691b      	ldr	r3, [r3, #16]
 800daf2:	68ba      	ldr	r2, [r7, #8]
 800daf4:	0151      	lsls	r1, r2, #5
 800daf6:	68fa      	ldr	r2, [r7, #12]
 800daf8:	440a      	add	r2, r1
 800dafa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dafe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800db02:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800db06:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	699a      	ldr	r2, [r3, #24]
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	68db      	ldr	r3, [r3, #12]
 800db10:	429a      	cmp	r2, r3
 800db12:	d903      	bls.n	800db1c <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	68da      	ldr	r2, [r3, #12]
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	015a      	lsls	r2, r3, #5
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	4413      	add	r3, r2
 800db24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db28:	691b      	ldr	r3, [r3, #16]
 800db2a:	68ba      	ldr	r2, [r7, #8]
 800db2c:	0151      	lsls	r1, r2, #5
 800db2e:	68fa      	ldr	r2, [r7, #12]
 800db30:	440a      	add	r2, r1
 800db32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db36:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800db3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	015a      	lsls	r2, r3, #5
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	4413      	add	r3, r2
 800db44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db48:	691a      	ldr	r2, [r3, #16]
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	699b      	ldr	r3, [r3, #24]
 800db4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800db52:	68b9      	ldr	r1, [r7, #8]
 800db54:	0148      	lsls	r0, r1, #5
 800db56:	68f9      	ldr	r1, [r7, #12]
 800db58:	4401      	add	r1, r0
 800db5a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800db5e:	4313      	orrs	r3, r2
 800db60:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	015a      	lsls	r2, r3, #5
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	4413      	add	r3, r2
 800db6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	68ba      	ldr	r2, [r7, #8]
 800db72:	0151      	lsls	r1, r2, #5
 800db74:	68fa      	ldr	r2, [r7, #12]
 800db76:	440a      	add	r2, r1
 800db78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db7c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800db80:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	699b      	ldr	r3, [r3, #24]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d071      	beq.n	800dc6e <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800db90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	781b      	ldrb	r3, [r3, #0]
 800db96:	f003 030f 	and.w	r3, r3, #15
 800db9a:	2101      	movs	r1, #1
 800db9c:	fa01 f303 	lsl.w	r3, r1, r3
 800dba0:	68f9      	ldr	r1, [r7, #12]
 800dba2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dba6:	4313      	orrs	r3, r2
 800dba8:	634b      	str	r3, [r1, #52]	; 0x34
 800dbaa:	e060      	b.n	800dc6e <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800dbac:	68bb      	ldr	r3, [r7, #8]
 800dbae:	015a      	lsls	r2, r3, #5
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	4413      	add	r3, r2
 800dbb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbb8:	691b      	ldr	r3, [r3, #16]
 800dbba:	68ba      	ldr	r2, [r7, #8]
 800dbbc:	0151      	lsls	r1, r2, #5
 800dbbe:	68fa      	ldr	r2, [r7, #12]
 800dbc0:	440a      	add	r2, r1
 800dbc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbc6:	0cdb      	lsrs	r3, r3, #19
 800dbc8:	04db      	lsls	r3, r3, #19
 800dbca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800dbcc:	68bb      	ldr	r3, [r7, #8]
 800dbce:	015a      	lsls	r2, r3, #5
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	4413      	add	r3, r2
 800dbd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbd8:	691b      	ldr	r3, [r3, #16]
 800dbda:	68ba      	ldr	r2, [r7, #8]
 800dbdc:	0151      	lsls	r1, r2, #5
 800dbde:	68fa      	ldr	r2, [r7, #12]
 800dbe0:	440a      	add	r2, r1
 800dbe2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbe6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800dbea:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800dbee:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	699b      	ldr	r3, [r3, #24]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d003      	beq.n	800dc00 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	68da      	ldr	r2, [r3, #12]
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	68da      	ldr	r2, [r3, #12]
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	015a      	lsls	r2, r3, #5
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	4413      	add	r3, r2
 800dc10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc14:	691b      	ldr	r3, [r3, #16]
 800dc16:	68ba      	ldr	r2, [r7, #8]
 800dc18:	0151      	lsls	r1, r2, #5
 800dc1a:	68fa      	ldr	r2, [r7, #12]
 800dc1c:	440a      	add	r2, r1
 800dc1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc22:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dc26:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	015a      	lsls	r2, r3, #5
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	4413      	add	r3, r2
 800dc30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc34:	691a      	ldr	r2, [r3, #16]
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	69db      	ldr	r3, [r3, #28]
 800dc3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dc3e:	68b9      	ldr	r1, [r7, #8]
 800dc40:	0148      	lsls	r0, r1, #5
 800dc42:	68f9      	ldr	r1, [r7, #12]
 800dc44:	4401      	add	r1, r0
 800dc46:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	015a      	lsls	r2, r3, #5
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	4413      	add	r3, r2
 800dc56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	68ba      	ldr	r2, [r7, #8]
 800dc5e:	0151      	lsls	r1, r2, #5
 800dc60:	68fa      	ldr	r2, [r7, #12]
 800dc62:	440a      	add	r2, r1
 800dc64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc68:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800dc6c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dc6e:	2300      	movs	r3, #0
}
 800dc70:	4618      	mov	r0, r3
 800dc72:	3714      	adds	r7, #20
 800dc74:	46bd      	mov	sp, r7
 800dc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc7a:	4770      	bx	lr

0800dc7c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dc7c:	b480      	push	{r7}
 800dc7e:	b087      	sub	sp, #28
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dc86:	2300      	movs	r3, #0
 800dc88:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	785b      	ldrb	r3, [r3, #1]
 800dc96:	2b01      	cmp	r3, #1
 800dc98:	d14a      	bne.n	800dd30 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	781b      	ldrb	r3, [r3, #0]
 800dc9e:	015a      	lsls	r2, r3, #5
 800dca0:	693b      	ldr	r3, [r7, #16]
 800dca2:	4413      	add	r3, r2
 800dca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dcae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dcb2:	f040 8086 	bne.w	800ddc2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	781b      	ldrb	r3, [r3, #0]
 800dcba:	015a      	lsls	r2, r3, #5
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	4413      	add	r3, r2
 800dcc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	683a      	ldr	r2, [r7, #0]
 800dcc8:	7812      	ldrb	r2, [r2, #0]
 800dcca:	0151      	lsls	r1, r2, #5
 800dccc:	693a      	ldr	r2, [r7, #16]
 800dcce:	440a      	add	r2, r1
 800dcd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dcd4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dcd8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	015a      	lsls	r2, r3, #5
 800dce0:	693b      	ldr	r3, [r7, #16]
 800dce2:	4413      	add	r3, r2
 800dce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	683a      	ldr	r2, [r7, #0]
 800dcec:	7812      	ldrb	r2, [r2, #0]
 800dcee:	0151      	lsls	r1, r2, #5
 800dcf0:	693a      	ldr	r2, [r7, #16]
 800dcf2:	440a      	add	r2, r1
 800dcf4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dcf8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dcfc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	3301      	adds	r3, #1
 800dd02:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	f242 7210 	movw	r2, #10000	; 0x2710
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	d902      	bls.n	800dd14 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800dd0e:	2301      	movs	r3, #1
 800dd10:	75fb      	strb	r3, [r7, #23]
          break;
 800dd12:	e056      	b.n	800ddc2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	781b      	ldrb	r3, [r3, #0]
 800dd18:	015a      	lsls	r2, r3, #5
 800dd1a:	693b      	ldr	r3, [r7, #16]
 800dd1c:	4413      	add	r3, r2
 800dd1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd2c:	d0e7      	beq.n	800dcfe <USB_EPStopXfer+0x82>
 800dd2e:	e048      	b.n	800ddc2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	781b      	ldrb	r3, [r3, #0]
 800dd34:	015a      	lsls	r2, r3, #5
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	4413      	add	r3, r2
 800dd3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd48:	d13b      	bne.n	800ddc2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	781b      	ldrb	r3, [r3, #0]
 800dd4e:	015a      	lsls	r2, r3, #5
 800dd50:	693b      	ldr	r3, [r7, #16]
 800dd52:	4413      	add	r3, r2
 800dd54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	683a      	ldr	r2, [r7, #0]
 800dd5c:	7812      	ldrb	r2, [r2, #0]
 800dd5e:	0151      	lsls	r1, r2, #5
 800dd60:	693a      	ldr	r2, [r7, #16]
 800dd62:	440a      	add	r2, r1
 800dd64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dd68:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dd6c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	781b      	ldrb	r3, [r3, #0]
 800dd72:	015a      	lsls	r2, r3, #5
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	4413      	add	r3, r2
 800dd78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	683a      	ldr	r2, [r7, #0]
 800dd80:	7812      	ldrb	r2, [r2, #0]
 800dd82:	0151      	lsls	r1, r2, #5
 800dd84:	693a      	ldr	r2, [r7, #16]
 800dd86:	440a      	add	r2, r1
 800dd88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dd8c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dd90:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	3301      	adds	r3, #1
 800dd96:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	f242 7210 	movw	r2, #10000	; 0x2710
 800dd9e:	4293      	cmp	r3, r2
 800dda0:	d902      	bls.n	800dda8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800dda2:	2301      	movs	r3, #1
 800dda4:	75fb      	strb	r3, [r7, #23]
          break;
 800dda6:	e00c      	b.n	800ddc2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	015a      	lsls	r2, r3, #5
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	4413      	add	r3, r2
 800ddb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ddbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ddc0:	d0e7      	beq.n	800dd92 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ddc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	371c      	adds	r7, #28
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddce:	4770      	bx	lr

0800ddd0 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b089      	sub	sp, #36	; 0x24
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	60f8      	str	r0, [r7, #12]
 800ddd8:	60b9      	str	r1, [r7, #8]
 800ddda:	4611      	mov	r1, r2
 800dddc:	461a      	mov	r2, r3
 800ddde:	460b      	mov	r3, r1
 800dde0:	71fb      	strb	r3, [r7, #7]
 800dde2:	4613      	mov	r3, r2
 800dde4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800ddee:	88bb      	ldrh	r3, [r7, #4]
 800ddf0:	3303      	adds	r3, #3
 800ddf2:	089b      	lsrs	r3, r3, #2
 800ddf4:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	61bb      	str	r3, [r7, #24]
 800ddfa:	e018      	b.n	800de2e <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ddfc:	79fb      	ldrb	r3, [r7, #7]
 800ddfe:	031a      	lsls	r2, r3, #12
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	4413      	add	r3, r2
 800de04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de08:	461a      	mov	r2, r3
 800de0a:	69fb      	ldr	r3, [r7, #28]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	6013      	str	r3, [r2, #0]
    pSrc++;
 800de10:	69fb      	ldr	r3, [r7, #28]
 800de12:	3301      	adds	r3, #1
 800de14:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800de16:	69fb      	ldr	r3, [r7, #28]
 800de18:	3301      	adds	r3, #1
 800de1a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800de1c:	69fb      	ldr	r3, [r7, #28]
 800de1e:	3301      	adds	r3, #1
 800de20:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800de22:	69fb      	ldr	r3, [r7, #28]
 800de24:	3301      	adds	r3, #1
 800de26:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800de28:	69bb      	ldr	r3, [r7, #24]
 800de2a:	3301      	adds	r3, #1
 800de2c:	61bb      	str	r3, [r7, #24]
 800de2e:	69ba      	ldr	r2, [r7, #24]
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	429a      	cmp	r2, r3
 800de34:	d3e2      	bcc.n	800ddfc <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800de36:	2300      	movs	r3, #0
}
 800de38:	4618      	mov	r0, r3
 800de3a:	3724      	adds	r7, #36	; 0x24
 800de3c:	46bd      	mov	sp, r7
 800de3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de42:	4770      	bx	lr

0800de44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800de44:	b480      	push	{r7}
 800de46:	b08b      	sub	sp, #44	; 0x2c
 800de48:	af00      	add	r7, sp, #0
 800de4a:	60f8      	str	r0, [r7, #12]
 800de4c:	60b9      	str	r1, [r7, #8]
 800de4e:	4613      	mov	r3, r2
 800de50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800de56:	68bb      	ldr	r3, [r7, #8]
 800de58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800de5a:	88fb      	ldrh	r3, [r7, #6]
 800de5c:	089b      	lsrs	r3, r3, #2
 800de5e:	b29b      	uxth	r3, r3
 800de60:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800de62:	88fb      	ldrh	r3, [r7, #6]
 800de64:	f003 0303 	and.w	r3, r3, #3
 800de68:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800de6a:	2300      	movs	r3, #0
 800de6c:	623b      	str	r3, [r7, #32]
 800de6e:	e014      	b.n	800de9a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800de70:	69bb      	ldr	r3, [r7, #24]
 800de72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de76:	681a      	ldr	r2, [r3, #0]
 800de78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7a:	601a      	str	r2, [r3, #0]
    pDest++;
 800de7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7e:	3301      	adds	r3, #1
 800de80:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800de82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de84:	3301      	adds	r3, #1
 800de86:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800de88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de8a:	3301      	adds	r3, #1
 800de8c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800de8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de90:	3301      	adds	r3, #1
 800de92:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800de94:	6a3b      	ldr	r3, [r7, #32]
 800de96:	3301      	adds	r3, #1
 800de98:	623b      	str	r3, [r7, #32]
 800de9a:	6a3a      	ldr	r2, [r7, #32]
 800de9c:	697b      	ldr	r3, [r7, #20]
 800de9e:	429a      	cmp	r2, r3
 800dea0:	d3e6      	bcc.n	800de70 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800dea2:	8bfb      	ldrh	r3, [r7, #30]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d01e      	beq.n	800dee6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800dea8:	2300      	movs	r3, #0
 800deaa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800deac:	69bb      	ldr	r3, [r7, #24]
 800deae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800deb2:	461a      	mov	r2, r3
 800deb4:	f107 0310 	add.w	r3, r7, #16
 800deb8:	6812      	ldr	r2, [r2, #0]
 800deba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800debc:	693a      	ldr	r2, [r7, #16]
 800debe:	6a3b      	ldr	r3, [r7, #32]
 800dec0:	b2db      	uxtb	r3, r3
 800dec2:	00db      	lsls	r3, r3, #3
 800dec4:	fa22 f303 	lsr.w	r3, r2, r3
 800dec8:	b2da      	uxtb	r2, r3
 800deca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800decc:	701a      	strb	r2, [r3, #0]
      i++;
 800dece:	6a3b      	ldr	r3, [r7, #32]
 800ded0:	3301      	adds	r3, #1
 800ded2:	623b      	str	r3, [r7, #32]
      pDest++;
 800ded4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded6:	3301      	adds	r3, #1
 800ded8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800deda:	8bfb      	ldrh	r3, [r7, #30]
 800dedc:	3b01      	subs	r3, #1
 800dede:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800dee0:	8bfb      	ldrh	r3, [r7, #30]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d1ea      	bne.n	800debc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800dee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dee8:	4618      	mov	r0, r3
 800deea:	372c      	adds	r7, #44	; 0x2c
 800deec:	46bd      	mov	sp, r7
 800deee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def2:	4770      	bx	lr

0800def4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800def4:	b480      	push	{r7}
 800def6:	b085      	sub	sp, #20
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
 800defc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	781b      	ldrb	r3, [r3, #0]
 800df06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800df08:	683b      	ldr	r3, [r7, #0]
 800df0a:	785b      	ldrb	r3, [r3, #1]
 800df0c:	2b01      	cmp	r3, #1
 800df0e:	d12c      	bne.n	800df6a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	015a      	lsls	r2, r3, #5
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	4413      	add	r3, r2
 800df18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	db12      	blt.n	800df48 <USB_EPSetStall+0x54>
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d00f      	beq.n	800df48 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800df28:	68bb      	ldr	r3, [r7, #8]
 800df2a:	015a      	lsls	r2, r3, #5
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	4413      	add	r3, r2
 800df30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	68ba      	ldr	r2, [r7, #8]
 800df38:	0151      	lsls	r1, r2, #5
 800df3a:	68fa      	ldr	r2, [r7, #12]
 800df3c:	440a      	add	r2, r1
 800df3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800df46:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	015a      	lsls	r2, r3, #5
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	4413      	add	r3, r2
 800df50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	68ba      	ldr	r2, [r7, #8]
 800df58:	0151      	lsls	r1, r2, #5
 800df5a:	68fa      	ldr	r2, [r7, #12]
 800df5c:	440a      	add	r2, r1
 800df5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800df66:	6013      	str	r3, [r2, #0]
 800df68:	e02b      	b.n	800dfc2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	015a      	lsls	r2, r3, #5
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	4413      	add	r3, r2
 800df72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	db12      	blt.n	800dfa2 <USB_EPSetStall+0xae>
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d00f      	beq.n	800dfa2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	015a      	lsls	r2, r3, #5
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	4413      	add	r3, r2
 800df8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	68ba      	ldr	r2, [r7, #8]
 800df92:	0151      	lsls	r1, r2, #5
 800df94:	68fa      	ldr	r2, [r7, #12]
 800df96:	440a      	add	r2, r1
 800df98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800df9c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800dfa0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	015a      	lsls	r2, r3, #5
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	4413      	add	r3, r2
 800dfaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	68ba      	ldr	r2, [r7, #8]
 800dfb2:	0151      	lsls	r1, r2, #5
 800dfb4:	68fa      	ldr	r2, [r7, #12]
 800dfb6:	440a      	add	r2, r1
 800dfb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dfbc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800dfc0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dfc2:	2300      	movs	r3, #0
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	3714      	adds	r7, #20
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr

0800dfd0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dfd0:	b480      	push	{r7}
 800dfd2:	b085      	sub	sp, #20
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dfde:	683b      	ldr	r3, [r7, #0]
 800dfe0:	781b      	ldrb	r3, [r3, #0]
 800dfe2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	785b      	ldrb	r3, [r3, #1]
 800dfe8:	2b01      	cmp	r3, #1
 800dfea:	d128      	bne.n	800e03e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	015a      	lsls	r2, r3, #5
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	4413      	add	r3, r2
 800dff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	68ba      	ldr	r2, [r7, #8]
 800dffc:	0151      	lsls	r1, r2, #5
 800dffe:	68fa      	ldr	r2, [r7, #12]
 800e000:	440a      	add	r2, r1
 800e002:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e006:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e00a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	791b      	ldrb	r3, [r3, #4]
 800e010:	2b03      	cmp	r3, #3
 800e012:	d003      	beq.n	800e01c <USB_EPClearStall+0x4c>
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	791b      	ldrb	r3, [r3, #4]
 800e018:	2b02      	cmp	r3, #2
 800e01a:	d138      	bne.n	800e08e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e01c:	68bb      	ldr	r3, [r7, #8]
 800e01e:	015a      	lsls	r2, r3, #5
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	4413      	add	r3, r2
 800e024:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	68ba      	ldr	r2, [r7, #8]
 800e02c:	0151      	lsls	r1, r2, #5
 800e02e:	68fa      	ldr	r2, [r7, #12]
 800e030:	440a      	add	r2, r1
 800e032:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e03a:	6013      	str	r3, [r2, #0]
 800e03c:	e027      	b.n	800e08e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800e03e:	68bb      	ldr	r3, [r7, #8]
 800e040:	015a      	lsls	r2, r3, #5
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	4413      	add	r3, r2
 800e046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	68ba      	ldr	r2, [r7, #8]
 800e04e:	0151      	lsls	r1, r2, #5
 800e050:	68fa      	ldr	r2, [r7, #12]
 800e052:	440a      	add	r2, r1
 800e054:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e058:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e05c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	791b      	ldrb	r3, [r3, #4]
 800e062:	2b03      	cmp	r3, #3
 800e064:	d003      	beq.n	800e06e <USB_EPClearStall+0x9e>
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	791b      	ldrb	r3, [r3, #4]
 800e06a:	2b02      	cmp	r3, #2
 800e06c:	d10f      	bne.n	800e08e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	015a      	lsls	r2, r3, #5
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	4413      	add	r3, r2
 800e076:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	68ba      	ldr	r2, [r7, #8]
 800e07e:	0151      	lsls	r1, r2, #5
 800e080:	68fa      	ldr	r2, [r7, #12]
 800e082:	440a      	add	r2, r1
 800e084:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e08c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800e08e:	2300      	movs	r3, #0
}
 800e090:	4618      	mov	r0, r3
 800e092:	3714      	adds	r7, #20
 800e094:	46bd      	mov	sp, r7
 800e096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09a:	4770      	bx	lr

0800e09c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800e09c:	b480      	push	{r7}
 800e09e:	b085      	sub	sp, #20
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
 800e0a4:	460b      	mov	r3, r1
 800e0a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	68fa      	ldr	r2, [r7, #12]
 800e0b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e0ba:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e0be:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0c6:	681a      	ldr	r2, [r3, #0]
 800e0c8:	78fb      	ldrb	r3, [r7, #3]
 800e0ca:	011b      	lsls	r3, r3, #4
 800e0cc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800e0d0:	68f9      	ldr	r1, [r7, #12]
 800e0d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e0d6:	4313      	orrs	r3, r2
 800e0d8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800e0da:	2300      	movs	r3, #0
}
 800e0dc:	4618      	mov	r0, r3
 800e0de:	3714      	adds	r7, #20
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e6:	4770      	bx	lr

0800e0e8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e0e8:	b480      	push	{r7}
 800e0ea:	b085      	sub	sp, #20
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	68fa      	ldr	r2, [r7, #12]
 800e0fe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e102:	f023 0303 	bic.w	r3, r3, #3
 800e106:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e10e:	685b      	ldr	r3, [r3, #4]
 800e110:	68fa      	ldr	r2, [r7, #12]
 800e112:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e116:	f023 0302 	bic.w	r3, r3, #2
 800e11a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e11c:	2300      	movs	r3, #0
}
 800e11e:	4618      	mov	r0, r3
 800e120:	3714      	adds	r7, #20
 800e122:	46bd      	mov	sp, r7
 800e124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e128:	4770      	bx	lr

0800e12a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e12a:	b480      	push	{r7}
 800e12c:	b085      	sub	sp, #20
 800e12e:	af00      	add	r7, sp, #0
 800e130:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	68fa      	ldr	r2, [r7, #12]
 800e140:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e144:	f023 0303 	bic.w	r3, r3, #3
 800e148:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	68fa      	ldr	r2, [r7, #12]
 800e154:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e158:	f043 0302 	orr.w	r3, r3, #2
 800e15c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e15e:	2300      	movs	r3, #0
}
 800e160:	4618      	mov	r0, r3
 800e162:	3714      	adds	r7, #20
 800e164:	46bd      	mov	sp, r7
 800e166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16a:	4770      	bx	lr

0800e16c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800e16c:	b480      	push	{r7}
 800e16e:	b085      	sub	sp, #20
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	695b      	ldr	r3, [r3, #20]
 800e178:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	699b      	ldr	r3, [r3, #24]
 800e17e:	68fa      	ldr	r2, [r7, #12]
 800e180:	4013      	ands	r3, r2
 800e182:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e184:	68fb      	ldr	r3, [r7, #12]
}
 800e186:	4618      	mov	r0, r3
 800e188:	3714      	adds	r7, #20
 800e18a:	46bd      	mov	sp, r7
 800e18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e190:	4770      	bx	lr

0800e192 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e192:	b480      	push	{r7}
 800e194:	b085      	sub	sp, #20
 800e196:	af00      	add	r7, sp, #0
 800e198:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1a4:	699b      	ldr	r3, [r3, #24]
 800e1a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1ae:	69db      	ldr	r3, [r3, #28]
 800e1b0:	68ba      	ldr	r2, [r7, #8]
 800e1b2:	4013      	ands	r3, r2
 800e1b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800e1b6:	68bb      	ldr	r3, [r7, #8]
 800e1b8:	0c1b      	lsrs	r3, r3, #16
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3714      	adds	r7, #20
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c4:	4770      	bx	lr

0800e1c6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e1c6:	b480      	push	{r7}
 800e1c8:	b085      	sub	sp, #20
 800e1ca:	af00      	add	r7, sp, #0
 800e1cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1d8:	699b      	ldr	r3, [r3, #24]
 800e1da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1e2:	69db      	ldr	r3, [r3, #28]
 800e1e4:	68ba      	ldr	r2, [r7, #8]
 800e1e6:	4013      	ands	r3, r2
 800e1e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800e1ea:	68bb      	ldr	r3, [r7, #8]
 800e1ec:	b29b      	uxth	r3, r3
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	3714      	adds	r7, #20
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f8:	4770      	bx	lr

0800e1fa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e1fa:	b480      	push	{r7}
 800e1fc:	b085      	sub	sp, #20
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	6078      	str	r0, [r7, #4]
 800e202:	460b      	mov	r3, r1
 800e204:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e20a:	78fb      	ldrb	r3, [r7, #3]
 800e20c:	015a      	lsls	r2, r3, #5
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	4413      	add	r3, r2
 800e212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e216:	689b      	ldr	r3, [r3, #8]
 800e218:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e220:	695b      	ldr	r3, [r3, #20]
 800e222:	68ba      	ldr	r2, [r7, #8]
 800e224:	4013      	ands	r3, r2
 800e226:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e228:	68bb      	ldr	r3, [r7, #8]
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	3714      	adds	r7, #20
 800e22e:	46bd      	mov	sp, r7
 800e230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e234:	4770      	bx	lr

0800e236 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e236:	b480      	push	{r7}
 800e238:	b087      	sub	sp, #28
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	6078      	str	r0, [r7, #4]
 800e23e:	460b      	mov	r3, r1
 800e240:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800e246:	697b      	ldr	r3, [r7, #20]
 800e248:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e24c:	691b      	ldr	r3, [r3, #16]
 800e24e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e250:	697b      	ldr	r3, [r7, #20]
 800e252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e258:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e25a:	78fb      	ldrb	r3, [r7, #3]
 800e25c:	f003 030f 	and.w	r3, r3, #15
 800e260:	68fa      	ldr	r2, [r7, #12]
 800e262:	fa22 f303 	lsr.w	r3, r2, r3
 800e266:	01db      	lsls	r3, r3, #7
 800e268:	b2db      	uxtb	r3, r3
 800e26a:	693a      	ldr	r2, [r7, #16]
 800e26c:	4313      	orrs	r3, r2
 800e26e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e270:	78fb      	ldrb	r3, [r7, #3]
 800e272:	015a      	lsls	r2, r3, #5
 800e274:	697b      	ldr	r3, [r7, #20]
 800e276:	4413      	add	r3, r2
 800e278:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e27c:	689b      	ldr	r3, [r3, #8]
 800e27e:	693a      	ldr	r2, [r7, #16]
 800e280:	4013      	ands	r3, r2
 800e282:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e284:	68bb      	ldr	r3, [r7, #8]
}
 800e286:	4618      	mov	r0, r3
 800e288:	371c      	adds	r7, #28
 800e28a:	46bd      	mov	sp, r7
 800e28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e290:	4770      	bx	lr

0800e292 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800e292:	b480      	push	{r7}
 800e294:	b083      	sub	sp, #12
 800e296:	af00      	add	r7, sp, #0
 800e298:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	695b      	ldr	r3, [r3, #20]
 800e29e:	f003 0301 	and.w	r3, r3, #1
}
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	370c      	adds	r7, #12
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ac:	4770      	bx	lr

0800e2ae <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800e2ae:	b480      	push	{r7}
 800e2b0:	b085      	sub	sp, #20
 800e2b2:	af00      	add	r7, sp, #0
 800e2b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	68fa      	ldr	r2, [r7, #12]
 800e2c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e2c8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800e2cc:	f023 0307 	bic.w	r3, r3, #7
 800e2d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e2d8:	685b      	ldr	r3, [r3, #4]
 800e2da:	68fa      	ldr	r2, [r7, #12]
 800e2dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e2e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e2e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e2e6:	2300      	movs	r3, #0
}
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	3714      	adds	r7, #20
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f2:	4770      	bx	lr

0800e2f4 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b085      	sub	sp, #20
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
 800e2fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	333c      	adds	r3, #60	; 0x3c
 800e306:	3304      	adds	r3, #4
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e30c:	68bb      	ldr	r3, [r7, #8]
 800e30e:	4a1c      	ldr	r2, [pc, #112]	; (800e380 <USB_EP0_OutStart+0x8c>)
 800e310:	4293      	cmp	r3, r2
 800e312:	d90a      	bls.n	800e32a <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e320:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e324:	d101      	bne.n	800e32a <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800e326:	2300      	movs	r3, #0
 800e328:	e024      	b.n	800e374 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e330:	461a      	mov	r2, r3
 800e332:	2300      	movs	r3, #0
 800e334:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e33c:	691b      	ldr	r3, [r3, #16]
 800e33e:	68fa      	ldr	r2, [r7, #12]
 800e340:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e344:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e348:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e350:	691b      	ldr	r3, [r3, #16]
 800e352:	68fa      	ldr	r2, [r7, #12]
 800e354:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e358:	f043 0318 	orr.w	r3, r3, #24
 800e35c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e364:	691b      	ldr	r3, [r3, #16]
 800e366:	68fa      	ldr	r2, [r7, #12]
 800e368:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e36c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800e370:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800e372:	2300      	movs	r3, #0
}
 800e374:	4618      	mov	r0, r3
 800e376:	3714      	adds	r7, #20
 800e378:	46bd      	mov	sp, r7
 800e37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37e:	4770      	bx	lr
 800e380:	4f54300a 	.word	0x4f54300a

0800e384 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e384:	b480      	push	{r7}
 800e386:	b085      	sub	sp, #20
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e38c:	2300      	movs	r3, #0
 800e38e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	3301      	adds	r3, #1
 800e394:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	4a13      	ldr	r2, [pc, #76]	; (800e3e8 <USB_CoreReset+0x64>)
 800e39a:	4293      	cmp	r3, r2
 800e39c:	d901      	bls.n	800e3a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e39e:	2303      	movs	r3, #3
 800e3a0:	e01b      	b.n	800e3da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	691b      	ldr	r3, [r3, #16]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	daf2      	bge.n	800e390 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	691b      	ldr	r3, [r3, #16]
 800e3b2:	f043 0201 	orr.w	r2, r3, #1
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	3301      	adds	r3, #1
 800e3be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	4a09      	ldr	r2, [pc, #36]	; (800e3e8 <USB_CoreReset+0x64>)
 800e3c4:	4293      	cmp	r3, r2
 800e3c6:	d901      	bls.n	800e3cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800e3c8:	2303      	movs	r3, #3
 800e3ca:	e006      	b.n	800e3da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	691b      	ldr	r3, [r3, #16]
 800e3d0:	f003 0301 	and.w	r3, r3, #1
 800e3d4:	2b01      	cmp	r3, #1
 800e3d6:	d0f0      	beq.n	800e3ba <USB_CoreReset+0x36>

  return HAL_OK;
 800e3d8:	2300      	movs	r3, #0
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3714      	adds	r7, #20
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e4:	4770      	bx	lr
 800e3e6:	bf00      	nop
 800e3e8:	00030d40 	.word	0x00030d40

0800e3ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b084      	sub	sp, #16
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	6078      	str	r0, [r7, #4]
 800e3f4:	460b      	mov	r3, r1
 800e3f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e3f8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e3fc:	f005 f89a 	bl	8013534 <USBD_static_malloc>
 800e400:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d105      	bne.n	800e414 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	2200      	movs	r2, #0
 800e40c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800e410:	2302      	movs	r3, #2
 800e412:	e066      	b.n	800e4e2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	68fa      	ldr	r2, [r7, #12]
 800e418:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	7c1b      	ldrb	r3, [r3, #16]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d119      	bne.n	800e458 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e424:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e428:	2202      	movs	r2, #2
 800e42a:	2181      	movs	r1, #129	; 0x81
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f004 fe6d 	bl	801310c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2201      	movs	r2, #1
 800e436:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e438:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e43c:	2202      	movs	r2, #2
 800e43e:	2101      	movs	r1, #1
 800e440:	6878      	ldr	r0, [r7, #4]
 800e442:	f004 fe63 	bl	801310c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2201      	movs	r2, #1
 800e44a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2210      	movs	r2, #16
 800e452:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800e456:	e016      	b.n	800e486 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e458:	2340      	movs	r3, #64	; 0x40
 800e45a:	2202      	movs	r2, #2
 800e45c:	2181      	movs	r1, #129	; 0x81
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f004 fe54 	bl	801310c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	2201      	movs	r2, #1
 800e468:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e46a:	2340      	movs	r3, #64	; 0x40
 800e46c:	2202      	movs	r2, #2
 800e46e:	2101      	movs	r1, #1
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	f004 fe4b 	bl	801310c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	2201      	movs	r2, #1
 800e47a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2210      	movs	r2, #16
 800e482:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e486:	2308      	movs	r3, #8
 800e488:	2203      	movs	r2, #3
 800e48a:	2182      	movs	r1, #130	; 0x82
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f004 fe3d 	bl	801310c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	2201      	movs	r2, #1
 800e496:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	7c1b      	ldrb	r3, [r3, #16]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d109      	bne.n	800e4d0 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e4c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e4c6:	2101      	movs	r1, #1
 800e4c8:	6878      	ldr	r0, [r7, #4]
 800e4ca:	f004 ff99 	bl	8013400 <USBD_LL_PrepareReceive>
 800e4ce:	e007      	b.n	800e4e0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e4d6:	2340      	movs	r3, #64	; 0x40
 800e4d8:	2101      	movs	r1, #1
 800e4da:	6878      	ldr	r0, [r7, #4]
 800e4dc:	f004 ff90 	bl	8013400 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e4e0:	2300      	movs	r3, #0
}
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	3710      	adds	r7, #16
 800e4e6:	46bd      	mov	sp, r7
 800e4e8:	bd80      	pop	{r7, pc}

0800e4ea <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e4ea:	b580      	push	{r7, lr}
 800e4ec:	b082      	sub	sp, #8
 800e4ee:	af00      	add	r7, sp, #0
 800e4f0:	6078      	str	r0, [r7, #4]
 800e4f2:	460b      	mov	r3, r1
 800e4f4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e4f6:	2181      	movs	r1, #129	; 0x81
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f004 fe45 	bl	8013188 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2200      	movs	r2, #0
 800e502:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e504:	2101      	movs	r1, #1
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f004 fe3e 	bl	8013188 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	2200      	movs	r2, #0
 800e510:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e514:	2182      	movs	r1, #130	; 0x82
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f004 fe36 	bl	8013188 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2200      	movs	r2, #0
 800e520:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2200      	movs	r2, #0
 800e528:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e532:	2b00      	cmp	r3, #0
 800e534:	d00e      	beq.n	800e554 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e53c:	685b      	ldr	r3, [r3, #4]
 800e53e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e546:	4618      	mov	r0, r3
 800e548:	f005 f802 	bl	8013550 <USBD_static_free>
    pdev->pClassData = NULL;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2200      	movs	r2, #0
 800e550:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e554:	2300      	movs	r3, #0
}
 800e556:	4618      	mov	r0, r3
 800e558:	3708      	adds	r7, #8
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}
	...

0800e560 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b086      	sub	sp, #24
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
 800e568:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e570:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e572:	2300      	movs	r3, #0
 800e574:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e576:	2300      	movs	r3, #0
 800e578:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e57a:	2300      	movs	r3, #0
 800e57c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e57e:	693b      	ldr	r3, [r7, #16]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d101      	bne.n	800e588 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e584:	2303      	movs	r3, #3
 800e586:	e0af      	b.n	800e6e8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	781b      	ldrb	r3, [r3, #0]
 800e58c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e590:	2b00      	cmp	r3, #0
 800e592:	d03f      	beq.n	800e614 <USBD_CDC_Setup+0xb4>
 800e594:	2b20      	cmp	r3, #32
 800e596:	f040 809f 	bne.w	800e6d8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e59a:	683b      	ldr	r3, [r7, #0]
 800e59c:	88db      	ldrh	r3, [r3, #6]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d02e      	beq.n	800e600 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	781b      	ldrb	r3, [r3, #0]
 800e5a6:	b25b      	sxtb	r3, r3
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	da16      	bge.n	800e5da <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e5b2:	689b      	ldr	r3, [r3, #8]
 800e5b4:	683a      	ldr	r2, [r7, #0]
 800e5b6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e5b8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e5ba:	683a      	ldr	r2, [r7, #0]
 800e5bc:	88d2      	ldrh	r2, [r2, #6]
 800e5be:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e5c0:	683b      	ldr	r3, [r7, #0]
 800e5c2:	88db      	ldrh	r3, [r3, #6]
 800e5c4:	2b07      	cmp	r3, #7
 800e5c6:	bf28      	it	cs
 800e5c8:	2307      	movcs	r3, #7
 800e5ca:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e5cc:	693b      	ldr	r3, [r7, #16]
 800e5ce:	89fa      	ldrh	r2, [r7, #14]
 800e5d0:	4619      	mov	r1, r3
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f001 fb43 	bl	800fc5e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e5d8:	e085      	b.n	800e6e6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	785a      	ldrb	r2, [r3, #1]
 800e5de:	693b      	ldr	r3, [r7, #16]
 800e5e0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	88db      	ldrh	r3, [r3, #6]
 800e5e8:	b2da      	uxtb	r2, r3
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e5f0:	6939      	ldr	r1, [r7, #16]
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	88db      	ldrh	r3, [r3, #6]
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f001 fb5c 	bl	800fcb6 <USBD_CtlPrepareRx>
      break;
 800e5fe:	e072      	b.n	800e6e6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e606:	689b      	ldr	r3, [r3, #8]
 800e608:	683a      	ldr	r2, [r7, #0]
 800e60a:	7850      	ldrb	r0, [r2, #1]
 800e60c:	2200      	movs	r2, #0
 800e60e:	6839      	ldr	r1, [r7, #0]
 800e610:	4798      	blx	r3
      break;
 800e612:	e068      	b.n	800e6e6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	785b      	ldrb	r3, [r3, #1]
 800e618:	2b0b      	cmp	r3, #11
 800e61a:	d852      	bhi.n	800e6c2 <USBD_CDC_Setup+0x162>
 800e61c:	a201      	add	r2, pc, #4	; (adr r2, 800e624 <USBD_CDC_Setup+0xc4>)
 800e61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e622:	bf00      	nop
 800e624:	0800e655 	.word	0x0800e655
 800e628:	0800e6d1 	.word	0x0800e6d1
 800e62c:	0800e6c3 	.word	0x0800e6c3
 800e630:	0800e6c3 	.word	0x0800e6c3
 800e634:	0800e6c3 	.word	0x0800e6c3
 800e638:	0800e6c3 	.word	0x0800e6c3
 800e63c:	0800e6c3 	.word	0x0800e6c3
 800e640:	0800e6c3 	.word	0x0800e6c3
 800e644:	0800e6c3 	.word	0x0800e6c3
 800e648:	0800e6c3 	.word	0x0800e6c3
 800e64c:	0800e67f 	.word	0x0800e67f
 800e650:	0800e6a9 	.word	0x0800e6a9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e65a:	b2db      	uxtb	r3, r3
 800e65c:	2b03      	cmp	r3, #3
 800e65e:	d107      	bne.n	800e670 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e660:	f107 030a 	add.w	r3, r7, #10
 800e664:	2202      	movs	r2, #2
 800e666:	4619      	mov	r1, r3
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f001 faf8 	bl	800fc5e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e66e:	e032      	b.n	800e6d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e670:	6839      	ldr	r1, [r7, #0]
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f001 fa82 	bl	800fb7c <USBD_CtlError>
            ret = USBD_FAIL;
 800e678:	2303      	movs	r3, #3
 800e67a:	75fb      	strb	r3, [r7, #23]
          break;
 800e67c:	e02b      	b.n	800e6d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e684:	b2db      	uxtb	r3, r3
 800e686:	2b03      	cmp	r3, #3
 800e688:	d107      	bne.n	800e69a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e68a:	f107 030d 	add.w	r3, r7, #13
 800e68e:	2201      	movs	r2, #1
 800e690:	4619      	mov	r1, r3
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f001 fae3 	bl	800fc5e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e698:	e01d      	b.n	800e6d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e69a:	6839      	ldr	r1, [r7, #0]
 800e69c:	6878      	ldr	r0, [r7, #4]
 800e69e:	f001 fa6d 	bl	800fb7c <USBD_CtlError>
            ret = USBD_FAIL;
 800e6a2:	2303      	movs	r3, #3
 800e6a4:	75fb      	strb	r3, [r7, #23]
          break;
 800e6a6:	e016      	b.n	800e6d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6ae:	b2db      	uxtb	r3, r3
 800e6b0:	2b03      	cmp	r3, #3
 800e6b2:	d00f      	beq.n	800e6d4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e6b4:	6839      	ldr	r1, [r7, #0]
 800e6b6:	6878      	ldr	r0, [r7, #4]
 800e6b8:	f001 fa60 	bl	800fb7c <USBD_CtlError>
            ret = USBD_FAIL;
 800e6bc:	2303      	movs	r3, #3
 800e6be:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e6c0:	e008      	b.n	800e6d4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e6c2:	6839      	ldr	r1, [r7, #0]
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	f001 fa59 	bl	800fb7c <USBD_CtlError>
          ret = USBD_FAIL;
 800e6ca:	2303      	movs	r3, #3
 800e6cc:	75fb      	strb	r3, [r7, #23]
          break;
 800e6ce:	e002      	b.n	800e6d6 <USBD_CDC_Setup+0x176>
          break;
 800e6d0:	bf00      	nop
 800e6d2:	e008      	b.n	800e6e6 <USBD_CDC_Setup+0x186>
          break;
 800e6d4:	bf00      	nop
      }
      break;
 800e6d6:	e006      	b.n	800e6e6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e6d8:	6839      	ldr	r1, [r7, #0]
 800e6da:	6878      	ldr	r0, [r7, #4]
 800e6dc:	f001 fa4e 	bl	800fb7c <USBD_CtlError>
      ret = USBD_FAIL;
 800e6e0:	2303      	movs	r3, #3
 800e6e2:	75fb      	strb	r3, [r7, #23]
      break;
 800e6e4:	bf00      	nop
  }

  return (uint8_t)ret;
 800e6e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3718      	adds	r7, #24
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e6f0:	b580      	push	{r7, lr}
 800e6f2:	b084      	sub	sp, #16
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
 800e6f8:	460b      	mov	r3, r1
 800e6fa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e702:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d101      	bne.n	800e712 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e70e:	2303      	movs	r3, #3
 800e710:	e04f      	b.n	800e7b2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e718:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e71a:	78fa      	ldrb	r2, [r7, #3]
 800e71c:	6879      	ldr	r1, [r7, #4]
 800e71e:	4613      	mov	r3, r2
 800e720:	009b      	lsls	r3, r3, #2
 800e722:	4413      	add	r3, r2
 800e724:	009b      	lsls	r3, r3, #2
 800e726:	440b      	add	r3, r1
 800e728:	3318      	adds	r3, #24
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d029      	beq.n	800e784 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e730:	78fa      	ldrb	r2, [r7, #3]
 800e732:	6879      	ldr	r1, [r7, #4]
 800e734:	4613      	mov	r3, r2
 800e736:	009b      	lsls	r3, r3, #2
 800e738:	4413      	add	r3, r2
 800e73a:	009b      	lsls	r3, r3, #2
 800e73c:	440b      	add	r3, r1
 800e73e:	3318      	adds	r3, #24
 800e740:	681a      	ldr	r2, [r3, #0]
 800e742:	78f9      	ldrb	r1, [r7, #3]
 800e744:	68f8      	ldr	r0, [r7, #12]
 800e746:	460b      	mov	r3, r1
 800e748:	00db      	lsls	r3, r3, #3
 800e74a:	440b      	add	r3, r1
 800e74c:	009b      	lsls	r3, r3, #2
 800e74e:	4403      	add	r3, r0
 800e750:	3348      	adds	r3, #72	; 0x48
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	fbb2 f1f3 	udiv	r1, r2, r3
 800e758:	fb01 f303 	mul.w	r3, r1, r3
 800e75c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d110      	bne.n	800e784 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e762:	78fa      	ldrb	r2, [r7, #3]
 800e764:	6879      	ldr	r1, [r7, #4]
 800e766:	4613      	mov	r3, r2
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	4413      	add	r3, r2
 800e76c:	009b      	lsls	r3, r3, #2
 800e76e:	440b      	add	r3, r1
 800e770:	3318      	adds	r3, #24
 800e772:	2200      	movs	r2, #0
 800e774:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e776:	78f9      	ldrb	r1, [r7, #3]
 800e778:	2300      	movs	r3, #0
 800e77a:	2200      	movs	r2, #0
 800e77c:	6878      	ldr	r0, [r7, #4]
 800e77e:	f004 fe07 	bl	8013390 <USBD_LL_Transmit>
 800e782:	e015      	b.n	800e7b0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e784:	68bb      	ldr	r3, [r7, #8]
 800e786:	2200      	movs	r2, #0
 800e788:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e792:	691b      	ldr	r3, [r3, #16]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d00b      	beq.n	800e7b0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e79e:	691b      	ldr	r3, [r3, #16]
 800e7a0:	68ba      	ldr	r2, [r7, #8]
 800e7a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e7a6:	68ba      	ldr	r2, [r7, #8]
 800e7a8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e7ac:	78fa      	ldrb	r2, [r7, #3]
 800e7ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e7b0:	2300      	movs	r3, #0
}
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	3710      	adds	r7, #16
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bd80      	pop	{r7, pc}

0800e7ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e7ba:	b580      	push	{r7, lr}
 800e7bc:	b084      	sub	sp, #16
 800e7be:	af00      	add	r7, sp, #0
 800e7c0:	6078      	str	r0, [r7, #4]
 800e7c2:	460b      	mov	r3, r1
 800e7c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e7cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d101      	bne.n	800e7dc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e7d8:	2303      	movs	r3, #3
 800e7da:	e015      	b.n	800e808 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e7dc:	78fb      	ldrb	r3, [r7, #3]
 800e7de:	4619      	mov	r1, r3
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f004 fe45 	bl	8013470 <USBD_LL_GetRxDataSize>
 800e7e6:	4602      	mov	r2, r0
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7f4:	68db      	ldr	r3, [r3, #12]
 800e7f6:	68fa      	ldr	r2, [r7, #12]
 800e7f8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e7fc:	68fa      	ldr	r2, [r7, #12]
 800e7fe:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e802:	4611      	mov	r1, r2
 800e804:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e806:	2300      	movs	r3, #0
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3710      	adds	r7, #16
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b084      	sub	sp, #16
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e81e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d101      	bne.n	800e82a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e826:	2303      	movs	r3, #3
 800e828:	e01b      	b.n	800e862 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e830:	2b00      	cmp	r3, #0
 800e832:	d015      	beq.n	800e860 <USBD_CDC_EP0_RxReady+0x50>
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e83a:	2bff      	cmp	r3, #255	; 0xff
 800e83c:	d010      	beq.n	800e860 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e844:	689b      	ldr	r3, [r3, #8]
 800e846:	68fa      	ldr	r2, [r7, #12]
 800e848:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800e84c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e84e:	68fa      	ldr	r2, [r7, #12]
 800e850:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e854:	b292      	uxth	r2, r2
 800e856:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	22ff      	movs	r2, #255	; 0xff
 800e85c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800e860:	2300      	movs	r3, #0
}
 800e862:	4618      	mov	r0, r3
 800e864:	3710      	adds	r7, #16
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
	...

0800e86c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e86c:	b480      	push	{r7}
 800e86e:	b083      	sub	sp, #12
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2243      	movs	r2, #67	; 0x43
 800e878:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e87a:	4b03      	ldr	r3, [pc, #12]	; (800e888 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e87c:	4618      	mov	r0, r3
 800e87e:	370c      	adds	r7, #12
 800e880:	46bd      	mov	sp, r7
 800e882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e886:	4770      	bx	lr
 800e888:	2000029c 	.word	0x2000029c

0800e88c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e88c:	b480      	push	{r7}
 800e88e:	b083      	sub	sp, #12
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	2243      	movs	r2, #67	; 0x43
 800e898:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e89a:	4b03      	ldr	r3, [pc, #12]	; (800e8a8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	370c      	adds	r7, #12
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a6:	4770      	bx	lr
 800e8a8:	20000258 	.word	0x20000258

0800e8ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b083      	sub	sp, #12
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2243      	movs	r2, #67	; 0x43
 800e8b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e8ba:	4b03      	ldr	r3, [pc, #12]	; (800e8c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e8bc:	4618      	mov	r0, r3
 800e8be:	370c      	adds	r7, #12
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c6:	4770      	bx	lr
 800e8c8:	200002e0 	.word	0x200002e0

0800e8cc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e8cc:	b480      	push	{r7}
 800e8ce:	b083      	sub	sp, #12
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	220a      	movs	r2, #10
 800e8d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e8da:	4b03      	ldr	r3, [pc, #12]	; (800e8e8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e8dc:	4618      	mov	r0, r3
 800e8de:	370c      	adds	r7, #12
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e6:	4770      	bx	lr
 800e8e8:	20000214 	.word	0x20000214

0800e8ec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e8ec:	b480      	push	{r7}
 800e8ee:	b083      	sub	sp, #12
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
 800e8f4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e8f6:	683b      	ldr	r3, [r7, #0]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d101      	bne.n	800e900 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e8fc:	2303      	movs	r3, #3
 800e8fe:	e004      	b.n	800e90a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	683a      	ldr	r2, [r7, #0]
 800e904:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800e908:	2300      	movs	r3, #0
}
 800e90a:	4618      	mov	r0, r3
 800e90c:	370c      	adds	r7, #12
 800e90e:	46bd      	mov	sp, r7
 800e910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e914:	4770      	bx	lr

0800e916 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e916:	b480      	push	{r7}
 800e918:	b087      	sub	sp, #28
 800e91a:	af00      	add	r7, sp, #0
 800e91c:	60f8      	str	r0, [r7, #12]
 800e91e:	60b9      	str	r1, [r7, #8]
 800e920:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e928:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e92a:	697b      	ldr	r3, [r7, #20]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d101      	bne.n	800e934 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e930:	2303      	movs	r3, #3
 800e932:	e008      	b.n	800e946 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e934:	697b      	ldr	r3, [r7, #20]
 800e936:	68ba      	ldr	r2, [r7, #8]
 800e938:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	687a      	ldr	r2, [r7, #4]
 800e940:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	371c      	adds	r7, #28
 800e94a:	46bd      	mov	sp, r7
 800e94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e950:	4770      	bx	lr

0800e952 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e952:	b480      	push	{r7}
 800e954:	b085      	sub	sp, #20
 800e956:	af00      	add	r7, sp, #0
 800e958:	6078      	str	r0, [r7, #4]
 800e95a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e962:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d101      	bne.n	800e96e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e96a:	2303      	movs	r3, #3
 800e96c:	e004      	b.n	800e978 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	683a      	ldr	r2, [r7, #0]
 800e972:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800e976:	2300      	movs	r3, #0
}
 800e978:	4618      	mov	r0, r3
 800e97a:	3714      	adds	r7, #20
 800e97c:	46bd      	mov	sp, r7
 800e97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e982:	4770      	bx	lr

0800e984 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e984:	b580      	push	{r7, lr}
 800e986:	b084      	sub	sp, #16
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e992:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e994:	2301      	movs	r3, #1
 800e996:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d101      	bne.n	800e9a6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e9a2:	2303      	movs	r3, #3
 800e9a4:	e01a      	b.n	800e9dc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d114      	bne.n	800e9da <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e9b0:	68bb      	ldr	r3, [r7, #8]
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e9b8:	68bb      	ldr	r3, [r7, #8]
 800e9ba:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800e9c8:	68bb      	ldr	r3, [r7, #8]
 800e9ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e9ce:	2181      	movs	r1, #129	; 0x81
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	f004 fcdd 	bl	8013390 <USBD_LL_Transmit>

    ret = USBD_OK;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e9da:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9dc:	4618      	mov	r0, r3
 800e9de:	3710      	adds	r7, #16
 800e9e0:	46bd      	mov	sp, r7
 800e9e2:	bd80      	pop	{r7, pc}

0800e9e4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b084      	sub	sp, #16
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9f2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d101      	bne.n	800ea02 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e9fe:	2303      	movs	r3, #3
 800ea00:	e016      	b.n	800ea30 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	7c1b      	ldrb	r3, [r3, #16]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d109      	bne.n	800ea1e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ea10:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ea14:	2101      	movs	r1, #1
 800ea16:	6878      	ldr	r0, [r7, #4]
 800ea18:	f004 fcf2 	bl	8013400 <USBD_LL_PrepareReceive>
 800ea1c:	e007      	b.n	800ea2e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ea24:	2340      	movs	r3, #64	; 0x40
 800ea26:	2101      	movs	r1, #1
 800ea28:	6878      	ldr	r0, [r7, #4]
 800ea2a:	f004 fce9 	bl	8013400 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ea2e:	2300      	movs	r3, #0
}
 800ea30:	4618      	mov	r0, r3
 800ea32:	3710      	adds	r7, #16
 800ea34:	46bd      	mov	sp, r7
 800ea36:	bd80      	pop	{r7, pc}

0800ea38 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ea38:	b580      	push	{r7, lr}
 800ea3a:	b086      	sub	sp, #24
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	60f8      	str	r0, [r7, #12]
 800ea40:	60b9      	str	r1, [r7, #8]
 800ea42:	4613      	mov	r3, r2
 800ea44:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d101      	bne.n	800ea50 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ea4c:	2303      	movs	r3, #3
 800ea4e:	e01f      	b.n	800ea90 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	2200      	movs	r2, #0
 800ea54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	2200      	movs	r2, #0
 800ea64:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ea68:	68bb      	ldr	r3, [r7, #8]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d003      	beq.n	800ea76 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	68ba      	ldr	r2, [r7, #8]
 800ea72:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	2201      	movs	r2, #1
 800ea7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	79fa      	ldrb	r2, [r7, #7]
 800ea82:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ea84:	68f8      	ldr	r0, [r7, #12]
 800ea86:	f004 fac5 	bl	8013014 <USBD_LL_Init>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ea8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	3718      	adds	r7, #24
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}

0800ea98 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b084      	sub	sp, #16
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800eaa6:	683b      	ldr	r3, [r7, #0]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d101      	bne.n	800eab0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800eaac:	2303      	movs	r3, #3
 800eaae:	e016      	b.n	800eade <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	683a      	ldr	r2, [r7, #0]
 800eab4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eabe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d00b      	beq.n	800eadc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eaca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eacc:	f107 020e 	add.w	r2, r7, #14
 800ead0:	4610      	mov	r0, r2
 800ead2:	4798      	blx	r3
 800ead4:	4602      	mov	r2, r0
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800eadc:	2300      	movs	r3, #0
}
 800eade:	4618      	mov	r0, r3
 800eae0:	3710      	adds	r7, #16
 800eae2:	46bd      	mov	sp, r7
 800eae4:	bd80      	pop	{r7, pc}

0800eae6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800eae6:	b580      	push	{r7, lr}
 800eae8:	b082      	sub	sp, #8
 800eaea:	af00      	add	r7, sp, #0
 800eaec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800eaee:	6878      	ldr	r0, [r7, #4]
 800eaf0:	f004 fada 	bl	80130a8 <USBD_LL_Start>
 800eaf4:	4603      	mov	r3, r0
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3708      	adds	r7, #8
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}

0800eafe <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800eafe:	b480      	push	{r7}
 800eb00:	b083      	sub	sp, #12
 800eb02:	af00      	add	r7, sp, #0
 800eb04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eb06:	2300      	movs	r3, #0
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	370c      	adds	r7, #12
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb12:	4770      	bx	lr

0800eb14 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b084      	sub	sp, #16
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
 800eb1c:	460b      	mov	r3, r1
 800eb1e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800eb20:	2303      	movs	r3, #3
 800eb22:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d009      	beq.n	800eb42 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	78fa      	ldrb	r2, [r7, #3]
 800eb38:	4611      	mov	r1, r2
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	4798      	blx	r3
 800eb3e:	4603      	mov	r3, r0
 800eb40:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800eb42:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	3710      	adds	r7, #16
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}

0800eb4c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b082      	sub	sp, #8
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
 800eb54:	460b      	mov	r3, r1
 800eb56:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d007      	beq.n	800eb72 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb68:	685b      	ldr	r3, [r3, #4]
 800eb6a:	78fa      	ldrb	r2, [r7, #3]
 800eb6c:	4611      	mov	r1, r2
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	4798      	blx	r3
  }

  return USBD_OK;
 800eb72:	2300      	movs	r3, #0
}
 800eb74:	4618      	mov	r0, r3
 800eb76:	3708      	adds	r7, #8
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	bd80      	pop	{r7, pc}

0800eb7c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b084      	sub	sp, #16
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
 800eb84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800eb8c:	6839      	ldr	r1, [r7, #0]
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f000 ffba 	bl	800fb08 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2201      	movs	r2, #1
 800eb98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800eba2:	461a      	mov	r2, r3
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ebb0:	f003 031f 	and.w	r3, r3, #31
 800ebb4:	2b02      	cmp	r3, #2
 800ebb6:	d01a      	beq.n	800ebee <USBD_LL_SetupStage+0x72>
 800ebb8:	2b02      	cmp	r3, #2
 800ebba:	d822      	bhi.n	800ec02 <USBD_LL_SetupStage+0x86>
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d002      	beq.n	800ebc6 <USBD_LL_SetupStage+0x4a>
 800ebc0:	2b01      	cmp	r3, #1
 800ebc2:	d00a      	beq.n	800ebda <USBD_LL_SetupStage+0x5e>
 800ebc4:	e01d      	b.n	800ec02 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ebcc:	4619      	mov	r1, r3
 800ebce:	6878      	ldr	r0, [r7, #4]
 800ebd0:	f000 fa62 	bl	800f098 <USBD_StdDevReq>
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	73fb      	strb	r3, [r7, #15]
      break;
 800ebd8:	e020      	b.n	800ec1c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ebe0:	4619      	mov	r1, r3
 800ebe2:	6878      	ldr	r0, [r7, #4]
 800ebe4:	f000 fac6 	bl	800f174 <USBD_StdItfReq>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	73fb      	strb	r3, [r7, #15]
      break;
 800ebec:	e016      	b.n	800ec1c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ebf4:	4619      	mov	r1, r3
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f000 fb05 	bl	800f206 <USBD_StdEPReq>
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	73fb      	strb	r3, [r7, #15]
      break;
 800ec00:	e00c      	b.n	800ec1c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ec08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ec0c:	b2db      	uxtb	r3, r3
 800ec0e:	4619      	mov	r1, r3
 800ec10:	6878      	ldr	r0, [r7, #4]
 800ec12:	f004 faef 	bl	80131f4 <USBD_LL_StallEP>
 800ec16:	4603      	mov	r3, r0
 800ec18:	73fb      	strb	r3, [r7, #15]
      break;
 800ec1a:	bf00      	nop
  }

  return ret;
 800ec1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec1e:	4618      	mov	r0, r3
 800ec20:	3710      	adds	r7, #16
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd80      	pop	{r7, pc}

0800ec26 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ec26:	b580      	push	{r7, lr}
 800ec28:	b086      	sub	sp, #24
 800ec2a:	af00      	add	r7, sp, #0
 800ec2c:	60f8      	str	r0, [r7, #12]
 800ec2e:	460b      	mov	r3, r1
 800ec30:	607a      	str	r2, [r7, #4]
 800ec32:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ec34:	7afb      	ldrb	r3, [r7, #11]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d138      	bne.n	800ecac <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ec40:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ec48:	2b03      	cmp	r3, #3
 800ec4a:	d14a      	bne.n	800ece2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ec4c:	693b      	ldr	r3, [r7, #16]
 800ec4e:	689a      	ldr	r2, [r3, #8]
 800ec50:	693b      	ldr	r3, [r7, #16]
 800ec52:	68db      	ldr	r3, [r3, #12]
 800ec54:	429a      	cmp	r2, r3
 800ec56:	d913      	bls.n	800ec80 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ec58:	693b      	ldr	r3, [r7, #16]
 800ec5a:	689a      	ldr	r2, [r3, #8]
 800ec5c:	693b      	ldr	r3, [r7, #16]
 800ec5e:	68db      	ldr	r3, [r3, #12]
 800ec60:	1ad2      	subs	r2, r2, r3
 800ec62:	693b      	ldr	r3, [r7, #16]
 800ec64:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ec66:	693b      	ldr	r3, [r7, #16]
 800ec68:	68da      	ldr	r2, [r3, #12]
 800ec6a:	693b      	ldr	r3, [r7, #16]
 800ec6c:	689b      	ldr	r3, [r3, #8]
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	bf28      	it	cs
 800ec72:	4613      	movcs	r3, r2
 800ec74:	461a      	mov	r2, r3
 800ec76:	6879      	ldr	r1, [r7, #4]
 800ec78:	68f8      	ldr	r0, [r7, #12]
 800ec7a:	f001 f839 	bl	800fcf0 <USBD_CtlContinueRx>
 800ec7e:	e030      	b.n	800ece2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec86:	b2db      	uxtb	r3, r3
 800ec88:	2b03      	cmp	r3, #3
 800ec8a:	d10b      	bne.n	800eca4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec92:	691b      	ldr	r3, [r3, #16]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d005      	beq.n	800eca4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec9e:	691b      	ldr	r3, [r3, #16]
 800eca0:	68f8      	ldr	r0, [r7, #12]
 800eca2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eca4:	68f8      	ldr	r0, [r7, #12]
 800eca6:	f001 f834 	bl	800fd12 <USBD_CtlSendStatus>
 800ecaa:	e01a      	b.n	800ece2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ecb2:	b2db      	uxtb	r3, r3
 800ecb4:	2b03      	cmp	r3, #3
 800ecb6:	d114      	bne.n	800ece2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecbe:	699b      	ldr	r3, [r3, #24]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d00e      	beq.n	800ece2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecca:	699b      	ldr	r3, [r3, #24]
 800eccc:	7afa      	ldrb	r2, [r7, #11]
 800ecce:	4611      	mov	r1, r2
 800ecd0:	68f8      	ldr	r0, [r7, #12]
 800ecd2:	4798      	blx	r3
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ecd8:	7dfb      	ldrb	r3, [r7, #23]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d001      	beq.n	800ece2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ecde:	7dfb      	ldrb	r3, [r7, #23]
 800ece0:	e000      	b.n	800ece4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ece2:	2300      	movs	r3, #0
}
 800ece4:	4618      	mov	r0, r3
 800ece6:	3718      	adds	r7, #24
 800ece8:	46bd      	mov	sp, r7
 800ecea:	bd80      	pop	{r7, pc}

0800ecec <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b086      	sub	sp, #24
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	60f8      	str	r0, [r7, #12]
 800ecf4:	460b      	mov	r3, r1
 800ecf6:	607a      	str	r2, [r7, #4]
 800ecf8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ecfa:	7afb      	ldrb	r3, [r7, #11]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d16b      	bne.n	800edd8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	3314      	adds	r3, #20
 800ed04:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ed0c:	2b02      	cmp	r3, #2
 800ed0e:	d156      	bne.n	800edbe <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ed10:	693b      	ldr	r3, [r7, #16]
 800ed12:	689a      	ldr	r2, [r3, #8]
 800ed14:	693b      	ldr	r3, [r7, #16]
 800ed16:	68db      	ldr	r3, [r3, #12]
 800ed18:	429a      	cmp	r2, r3
 800ed1a:	d914      	bls.n	800ed46 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ed1c:	693b      	ldr	r3, [r7, #16]
 800ed1e:	689a      	ldr	r2, [r3, #8]
 800ed20:	693b      	ldr	r3, [r7, #16]
 800ed22:	68db      	ldr	r3, [r3, #12]
 800ed24:	1ad2      	subs	r2, r2, r3
 800ed26:	693b      	ldr	r3, [r7, #16]
 800ed28:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ed2a:	693b      	ldr	r3, [r7, #16]
 800ed2c:	689b      	ldr	r3, [r3, #8]
 800ed2e:	461a      	mov	r2, r3
 800ed30:	6879      	ldr	r1, [r7, #4]
 800ed32:	68f8      	ldr	r0, [r7, #12]
 800ed34:	f000 ffae 	bl	800fc94 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed38:	2300      	movs	r3, #0
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	2100      	movs	r1, #0
 800ed3e:	68f8      	ldr	r0, [r7, #12]
 800ed40:	f004 fb5e 	bl	8013400 <USBD_LL_PrepareReceive>
 800ed44:	e03b      	b.n	800edbe <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ed46:	693b      	ldr	r3, [r7, #16]
 800ed48:	68da      	ldr	r2, [r3, #12]
 800ed4a:	693b      	ldr	r3, [r7, #16]
 800ed4c:	689b      	ldr	r3, [r3, #8]
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	d11c      	bne.n	800ed8c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ed52:	693b      	ldr	r3, [r7, #16]
 800ed54:	685a      	ldr	r2, [r3, #4]
 800ed56:	693b      	ldr	r3, [r7, #16]
 800ed58:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ed5a:	429a      	cmp	r2, r3
 800ed5c:	d316      	bcc.n	800ed8c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ed5e:	693b      	ldr	r3, [r7, #16]
 800ed60:	685a      	ldr	r2, [r3, #4]
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ed68:	429a      	cmp	r2, r3
 800ed6a:	d20f      	bcs.n	800ed8c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	2100      	movs	r1, #0
 800ed70:	68f8      	ldr	r0, [r7, #12]
 800ed72:	f000 ff8f 	bl	800fc94 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	2200      	movs	r2, #0
 800ed7a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed7e:	2300      	movs	r3, #0
 800ed80:	2200      	movs	r2, #0
 800ed82:	2100      	movs	r1, #0
 800ed84:	68f8      	ldr	r0, [r7, #12]
 800ed86:	f004 fb3b 	bl	8013400 <USBD_LL_PrepareReceive>
 800ed8a:	e018      	b.n	800edbe <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed92:	b2db      	uxtb	r3, r3
 800ed94:	2b03      	cmp	r3, #3
 800ed96:	d10b      	bne.n	800edb0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed9e:	68db      	ldr	r3, [r3, #12]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d005      	beq.n	800edb0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edaa:	68db      	ldr	r3, [r3, #12]
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800edb0:	2180      	movs	r1, #128	; 0x80
 800edb2:	68f8      	ldr	r0, [r7, #12]
 800edb4:	f004 fa1e 	bl	80131f4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800edb8:	68f8      	ldr	r0, [r7, #12]
 800edba:	f000 ffbd 	bl	800fd38 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800edc4:	2b01      	cmp	r3, #1
 800edc6:	d122      	bne.n	800ee0e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800edc8:	68f8      	ldr	r0, [r7, #12]
 800edca:	f7ff fe98 	bl	800eafe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2200      	movs	r2, #0
 800edd2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800edd6:	e01a      	b.n	800ee0e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800edde:	b2db      	uxtb	r3, r3
 800ede0:	2b03      	cmp	r3, #3
 800ede2:	d114      	bne.n	800ee0e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edea:	695b      	ldr	r3, [r3, #20]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d00e      	beq.n	800ee0e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edf6:	695b      	ldr	r3, [r3, #20]
 800edf8:	7afa      	ldrb	r2, [r7, #11]
 800edfa:	4611      	mov	r1, r2
 800edfc:	68f8      	ldr	r0, [r7, #12]
 800edfe:	4798      	blx	r3
 800ee00:	4603      	mov	r3, r0
 800ee02:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ee04:	7dfb      	ldrb	r3, [r7, #23]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d001      	beq.n	800ee0e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ee0a:	7dfb      	ldrb	r3, [r7, #23]
 800ee0c:	e000      	b.n	800ee10 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ee0e:	2300      	movs	r3, #0
}
 800ee10:	4618      	mov	r0, r3
 800ee12:	3718      	adds	r7, #24
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bd80      	pop	{r7, pc}

0800ee18 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b082      	sub	sp, #8
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2201      	movs	r2, #1
 800ee24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	2200      	movs	r2, #0
 800ee34:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	2200      	movs	r2, #0
 800ee3a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d101      	bne.n	800ee4c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800ee48:	2303      	movs	r3, #3
 800ee4a:	e02f      	b.n	800eeac <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d00f      	beq.n	800ee76 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee5c:	685b      	ldr	r3, [r3, #4]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d009      	beq.n	800ee76 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee68:	685b      	ldr	r3, [r3, #4]
 800ee6a:	687a      	ldr	r2, [r7, #4]
 800ee6c:	6852      	ldr	r2, [r2, #4]
 800ee6e:	b2d2      	uxtb	r2, r2
 800ee70:	4611      	mov	r1, r2
 800ee72:	6878      	ldr	r0, [r7, #4]
 800ee74:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ee76:	2340      	movs	r3, #64	; 0x40
 800ee78:	2200      	movs	r2, #0
 800ee7a:	2100      	movs	r1, #0
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	f004 f945 	bl	801310c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	2201      	movs	r2, #1
 800ee86:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2240      	movs	r2, #64	; 0x40
 800ee8e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ee92:	2340      	movs	r3, #64	; 0x40
 800ee94:	2200      	movs	r2, #0
 800ee96:	2180      	movs	r1, #128	; 0x80
 800ee98:	6878      	ldr	r0, [r7, #4]
 800ee9a:	f004 f937 	bl	801310c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	2201      	movs	r2, #1
 800eea2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	2240      	movs	r2, #64	; 0x40
 800eea8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800eeaa:	2300      	movs	r3, #0
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3708      	adds	r7, #8
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	bd80      	pop	{r7, pc}

0800eeb4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	b083      	sub	sp, #12
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	6078      	str	r0, [r7, #4]
 800eebc:	460b      	mov	r3, r1
 800eebe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	78fa      	ldrb	r2, [r7, #3]
 800eec4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800eec6:	2300      	movs	r3, #0
}
 800eec8:	4618      	mov	r0, r3
 800eeca:	370c      	adds	r7, #12
 800eecc:	46bd      	mov	sp, r7
 800eece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed2:	4770      	bx	lr

0800eed4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800eed4:	b480      	push	{r7}
 800eed6:	b083      	sub	sp, #12
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eee2:	b2da      	uxtb	r2, r3
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2204      	movs	r2, #4
 800eeee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800eef2:	2300      	movs	r3, #0
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	370c      	adds	r7, #12
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr

0800ef00 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ef00:	b480      	push	{r7}
 800ef02:	b083      	sub	sp, #12
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef0e:	b2db      	uxtb	r3, r3
 800ef10:	2b04      	cmp	r3, #4
 800ef12:	d106      	bne.n	800ef22 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ef1a:	b2da      	uxtb	r2, r3
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ef22:	2300      	movs	r3, #0
}
 800ef24:	4618      	mov	r0, r3
 800ef26:	370c      	adds	r7, #12
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2e:	4770      	bx	lr

0800ef30 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b082      	sub	sp, #8
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d101      	bne.n	800ef46 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ef42:	2303      	movs	r3, #3
 800ef44:	e012      	b.n	800ef6c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef4c:	b2db      	uxtb	r3, r3
 800ef4e:	2b03      	cmp	r3, #3
 800ef50:	d10b      	bne.n	800ef6a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef58:	69db      	ldr	r3, [r3, #28]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d005      	beq.n	800ef6a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef64:	69db      	ldr	r3, [r3, #28]
 800ef66:	6878      	ldr	r0, [r7, #4]
 800ef68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ef6a:	2300      	movs	r3, #0
}
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	3708      	adds	r7, #8
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bd80      	pop	{r7, pc}

0800ef74 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ef74:	b580      	push	{r7, lr}
 800ef76:	b082      	sub	sp, #8
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	6078      	str	r0, [r7, #4]
 800ef7c:	460b      	mov	r3, r1
 800ef7e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d101      	bne.n	800ef8e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ef8a:	2303      	movs	r3, #3
 800ef8c:	e014      	b.n	800efb8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef94:	b2db      	uxtb	r3, r3
 800ef96:	2b03      	cmp	r3, #3
 800ef98:	d10d      	bne.n	800efb6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efa0:	6a1b      	ldr	r3, [r3, #32]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d007      	beq.n	800efb6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efac:	6a1b      	ldr	r3, [r3, #32]
 800efae:	78fa      	ldrb	r2, [r7, #3]
 800efb0:	4611      	mov	r1, r2
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800efb6:	2300      	movs	r3, #0
}
 800efb8:	4618      	mov	r0, r3
 800efba:	3708      	adds	r7, #8
 800efbc:	46bd      	mov	sp, r7
 800efbe:	bd80      	pop	{r7, pc}

0800efc0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b082      	sub	sp, #8
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	6078      	str	r0, [r7, #4]
 800efc8:	460b      	mov	r3, r1
 800efca:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d101      	bne.n	800efda <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800efd6:	2303      	movs	r3, #3
 800efd8:	e014      	b.n	800f004 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800efe0:	b2db      	uxtb	r3, r3
 800efe2:	2b03      	cmp	r3, #3
 800efe4:	d10d      	bne.n	800f002 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d007      	beq.n	800f002 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800effa:	78fa      	ldrb	r2, [r7, #3]
 800effc:	4611      	mov	r1, r2
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f002:	2300      	movs	r3, #0
}
 800f004:	4618      	mov	r0, r3
 800f006:	3708      	adds	r7, #8
 800f008:	46bd      	mov	sp, r7
 800f00a:	bd80      	pop	{r7, pc}

0800f00c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f00c:	b480      	push	{r7}
 800f00e:	b083      	sub	sp, #12
 800f010:	af00      	add	r7, sp, #0
 800f012:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f014:	2300      	movs	r3, #0
}
 800f016:	4618      	mov	r0, r3
 800f018:	370c      	adds	r7, #12
 800f01a:	46bd      	mov	sp, r7
 800f01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f020:	4770      	bx	lr

0800f022 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f022:	b580      	push	{r7, lr}
 800f024:	b082      	sub	sp, #8
 800f026:	af00      	add	r7, sp, #0
 800f028:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	2201      	movs	r2, #1
 800f02e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d009      	beq.n	800f050 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f042:	685b      	ldr	r3, [r3, #4]
 800f044:	687a      	ldr	r2, [r7, #4]
 800f046:	6852      	ldr	r2, [r2, #4]
 800f048:	b2d2      	uxtb	r2, r2
 800f04a:	4611      	mov	r1, r2
 800f04c:	6878      	ldr	r0, [r7, #4]
 800f04e:	4798      	blx	r3
  }

  return USBD_OK;
 800f050:	2300      	movs	r3, #0
}
 800f052:	4618      	mov	r0, r3
 800f054:	3708      	adds	r7, #8
 800f056:	46bd      	mov	sp, r7
 800f058:	bd80      	pop	{r7, pc}

0800f05a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f05a:	b480      	push	{r7}
 800f05c:	b087      	sub	sp, #28
 800f05e:	af00      	add	r7, sp, #0
 800f060:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f066:	697b      	ldr	r3, [r7, #20]
 800f068:	781b      	ldrb	r3, [r3, #0]
 800f06a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f06c:	697b      	ldr	r3, [r7, #20]
 800f06e:	3301      	adds	r3, #1
 800f070:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f072:	697b      	ldr	r3, [r7, #20]
 800f074:	781b      	ldrb	r3, [r3, #0]
 800f076:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f078:	8a3b      	ldrh	r3, [r7, #16]
 800f07a:	021b      	lsls	r3, r3, #8
 800f07c:	b21a      	sxth	r2, r3
 800f07e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f082:	4313      	orrs	r3, r2
 800f084:	b21b      	sxth	r3, r3
 800f086:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f088:	89fb      	ldrh	r3, [r7, #14]
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	371c      	adds	r7, #28
 800f08e:	46bd      	mov	sp, r7
 800f090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f094:	4770      	bx	lr
	...

0800f098 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b084      	sub	sp, #16
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
 800f0a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	781b      	ldrb	r3, [r3, #0]
 800f0aa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f0ae:	2b40      	cmp	r3, #64	; 0x40
 800f0b0:	d005      	beq.n	800f0be <USBD_StdDevReq+0x26>
 800f0b2:	2b40      	cmp	r3, #64	; 0x40
 800f0b4:	d853      	bhi.n	800f15e <USBD_StdDevReq+0xc6>
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d00b      	beq.n	800f0d2 <USBD_StdDevReq+0x3a>
 800f0ba:	2b20      	cmp	r3, #32
 800f0bc:	d14f      	bne.n	800f15e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f0c4:	689b      	ldr	r3, [r3, #8]
 800f0c6:	6839      	ldr	r1, [r7, #0]
 800f0c8:	6878      	ldr	r0, [r7, #4]
 800f0ca:	4798      	blx	r3
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	73fb      	strb	r3, [r7, #15]
      break;
 800f0d0:	e04a      	b.n	800f168 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f0d2:	683b      	ldr	r3, [r7, #0]
 800f0d4:	785b      	ldrb	r3, [r3, #1]
 800f0d6:	2b09      	cmp	r3, #9
 800f0d8:	d83b      	bhi.n	800f152 <USBD_StdDevReq+0xba>
 800f0da:	a201      	add	r2, pc, #4	; (adr r2, 800f0e0 <USBD_StdDevReq+0x48>)
 800f0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0e0:	0800f135 	.word	0x0800f135
 800f0e4:	0800f149 	.word	0x0800f149
 800f0e8:	0800f153 	.word	0x0800f153
 800f0ec:	0800f13f 	.word	0x0800f13f
 800f0f0:	0800f153 	.word	0x0800f153
 800f0f4:	0800f113 	.word	0x0800f113
 800f0f8:	0800f109 	.word	0x0800f109
 800f0fc:	0800f153 	.word	0x0800f153
 800f100:	0800f12b 	.word	0x0800f12b
 800f104:	0800f11d 	.word	0x0800f11d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f108:	6839      	ldr	r1, [r7, #0]
 800f10a:	6878      	ldr	r0, [r7, #4]
 800f10c:	f000 f9de 	bl	800f4cc <USBD_GetDescriptor>
          break;
 800f110:	e024      	b.n	800f15c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f112:	6839      	ldr	r1, [r7, #0]
 800f114:	6878      	ldr	r0, [r7, #4]
 800f116:	f000 fb6d 	bl	800f7f4 <USBD_SetAddress>
          break;
 800f11a:	e01f      	b.n	800f15c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f11c:	6839      	ldr	r1, [r7, #0]
 800f11e:	6878      	ldr	r0, [r7, #4]
 800f120:	f000 fbac 	bl	800f87c <USBD_SetConfig>
 800f124:	4603      	mov	r3, r0
 800f126:	73fb      	strb	r3, [r7, #15]
          break;
 800f128:	e018      	b.n	800f15c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f12a:	6839      	ldr	r1, [r7, #0]
 800f12c:	6878      	ldr	r0, [r7, #4]
 800f12e:	f000 fc4b 	bl	800f9c8 <USBD_GetConfig>
          break;
 800f132:	e013      	b.n	800f15c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f134:	6839      	ldr	r1, [r7, #0]
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f000 fc7c 	bl	800fa34 <USBD_GetStatus>
          break;
 800f13c:	e00e      	b.n	800f15c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f13e:	6839      	ldr	r1, [r7, #0]
 800f140:	6878      	ldr	r0, [r7, #4]
 800f142:	f000 fcab 	bl	800fa9c <USBD_SetFeature>
          break;
 800f146:	e009      	b.n	800f15c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f148:	6839      	ldr	r1, [r7, #0]
 800f14a:	6878      	ldr	r0, [r7, #4]
 800f14c:	f000 fcba 	bl	800fac4 <USBD_ClrFeature>
          break;
 800f150:	e004      	b.n	800f15c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f152:	6839      	ldr	r1, [r7, #0]
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	f000 fd11 	bl	800fb7c <USBD_CtlError>
          break;
 800f15a:	bf00      	nop
      }
      break;
 800f15c:	e004      	b.n	800f168 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f15e:	6839      	ldr	r1, [r7, #0]
 800f160:	6878      	ldr	r0, [r7, #4]
 800f162:	f000 fd0b 	bl	800fb7c <USBD_CtlError>
      break;
 800f166:	bf00      	nop
  }

  return ret;
 800f168:	7bfb      	ldrb	r3, [r7, #15]
}
 800f16a:	4618      	mov	r0, r3
 800f16c:	3710      	adds	r7, #16
 800f16e:	46bd      	mov	sp, r7
 800f170:	bd80      	pop	{r7, pc}
 800f172:	bf00      	nop

0800f174 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f174:	b580      	push	{r7, lr}
 800f176:	b084      	sub	sp, #16
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
 800f17c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f17e:	2300      	movs	r3, #0
 800f180:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f182:	683b      	ldr	r3, [r7, #0]
 800f184:	781b      	ldrb	r3, [r3, #0]
 800f186:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f18a:	2b40      	cmp	r3, #64	; 0x40
 800f18c:	d005      	beq.n	800f19a <USBD_StdItfReq+0x26>
 800f18e:	2b40      	cmp	r3, #64	; 0x40
 800f190:	d82f      	bhi.n	800f1f2 <USBD_StdItfReq+0x7e>
 800f192:	2b00      	cmp	r3, #0
 800f194:	d001      	beq.n	800f19a <USBD_StdItfReq+0x26>
 800f196:	2b20      	cmp	r3, #32
 800f198:	d12b      	bne.n	800f1f2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1a0:	b2db      	uxtb	r3, r3
 800f1a2:	3b01      	subs	r3, #1
 800f1a4:	2b02      	cmp	r3, #2
 800f1a6:	d81d      	bhi.n	800f1e4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f1a8:	683b      	ldr	r3, [r7, #0]
 800f1aa:	889b      	ldrh	r3, [r3, #4]
 800f1ac:	b2db      	uxtb	r3, r3
 800f1ae:	2b01      	cmp	r3, #1
 800f1b0:	d813      	bhi.n	800f1da <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1b8:	689b      	ldr	r3, [r3, #8]
 800f1ba:	6839      	ldr	r1, [r7, #0]
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	4798      	blx	r3
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	88db      	ldrh	r3, [r3, #6]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d110      	bne.n	800f1ee <USBD_StdItfReq+0x7a>
 800f1cc:	7bfb      	ldrb	r3, [r7, #15]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d10d      	bne.n	800f1ee <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f1d2:	6878      	ldr	r0, [r7, #4]
 800f1d4:	f000 fd9d 	bl	800fd12 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f1d8:	e009      	b.n	800f1ee <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f1da:	6839      	ldr	r1, [r7, #0]
 800f1dc:	6878      	ldr	r0, [r7, #4]
 800f1de:	f000 fccd 	bl	800fb7c <USBD_CtlError>
          break;
 800f1e2:	e004      	b.n	800f1ee <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f1e4:	6839      	ldr	r1, [r7, #0]
 800f1e6:	6878      	ldr	r0, [r7, #4]
 800f1e8:	f000 fcc8 	bl	800fb7c <USBD_CtlError>
          break;
 800f1ec:	e000      	b.n	800f1f0 <USBD_StdItfReq+0x7c>
          break;
 800f1ee:	bf00      	nop
      }
      break;
 800f1f0:	e004      	b.n	800f1fc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f1f2:	6839      	ldr	r1, [r7, #0]
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 fcc1 	bl	800fb7c <USBD_CtlError>
      break;
 800f1fa:	bf00      	nop
  }

  return ret;
 800f1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1fe:	4618      	mov	r0, r3
 800f200:	3710      	adds	r7, #16
 800f202:	46bd      	mov	sp, r7
 800f204:	bd80      	pop	{r7, pc}

0800f206 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f206:	b580      	push	{r7, lr}
 800f208:	b084      	sub	sp, #16
 800f20a:	af00      	add	r7, sp, #0
 800f20c:	6078      	str	r0, [r7, #4]
 800f20e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f210:	2300      	movs	r3, #0
 800f212:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	889b      	ldrh	r3, [r3, #4]
 800f218:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f222:	2b40      	cmp	r3, #64	; 0x40
 800f224:	d007      	beq.n	800f236 <USBD_StdEPReq+0x30>
 800f226:	2b40      	cmp	r3, #64	; 0x40
 800f228:	f200 8145 	bhi.w	800f4b6 <USBD_StdEPReq+0x2b0>
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d00c      	beq.n	800f24a <USBD_StdEPReq+0x44>
 800f230:	2b20      	cmp	r3, #32
 800f232:	f040 8140 	bne.w	800f4b6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f23c:	689b      	ldr	r3, [r3, #8]
 800f23e:	6839      	ldr	r1, [r7, #0]
 800f240:	6878      	ldr	r0, [r7, #4]
 800f242:	4798      	blx	r3
 800f244:	4603      	mov	r3, r0
 800f246:	73fb      	strb	r3, [r7, #15]
      break;
 800f248:	e13a      	b.n	800f4c0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	785b      	ldrb	r3, [r3, #1]
 800f24e:	2b03      	cmp	r3, #3
 800f250:	d007      	beq.n	800f262 <USBD_StdEPReq+0x5c>
 800f252:	2b03      	cmp	r3, #3
 800f254:	f300 8129 	bgt.w	800f4aa <USBD_StdEPReq+0x2a4>
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d07f      	beq.n	800f35c <USBD_StdEPReq+0x156>
 800f25c:	2b01      	cmp	r3, #1
 800f25e:	d03c      	beq.n	800f2da <USBD_StdEPReq+0xd4>
 800f260:	e123      	b.n	800f4aa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f268:	b2db      	uxtb	r3, r3
 800f26a:	2b02      	cmp	r3, #2
 800f26c:	d002      	beq.n	800f274 <USBD_StdEPReq+0x6e>
 800f26e:	2b03      	cmp	r3, #3
 800f270:	d016      	beq.n	800f2a0 <USBD_StdEPReq+0x9a>
 800f272:	e02c      	b.n	800f2ce <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f274:	7bbb      	ldrb	r3, [r7, #14]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d00d      	beq.n	800f296 <USBD_StdEPReq+0x90>
 800f27a:	7bbb      	ldrb	r3, [r7, #14]
 800f27c:	2b80      	cmp	r3, #128	; 0x80
 800f27e:	d00a      	beq.n	800f296 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f280:	7bbb      	ldrb	r3, [r7, #14]
 800f282:	4619      	mov	r1, r3
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f003 ffb5 	bl	80131f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f28a:	2180      	movs	r1, #128	; 0x80
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f003 ffb1 	bl	80131f4 <USBD_LL_StallEP>
 800f292:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f294:	e020      	b.n	800f2d8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f296:	6839      	ldr	r1, [r7, #0]
 800f298:	6878      	ldr	r0, [r7, #4]
 800f29a:	f000 fc6f 	bl	800fb7c <USBD_CtlError>
              break;
 800f29e:	e01b      	b.n	800f2d8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f2a0:	683b      	ldr	r3, [r7, #0]
 800f2a2:	885b      	ldrh	r3, [r3, #2]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d10e      	bne.n	800f2c6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f2a8:	7bbb      	ldrb	r3, [r7, #14]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d00b      	beq.n	800f2c6 <USBD_StdEPReq+0xc0>
 800f2ae:	7bbb      	ldrb	r3, [r7, #14]
 800f2b0:	2b80      	cmp	r3, #128	; 0x80
 800f2b2:	d008      	beq.n	800f2c6 <USBD_StdEPReq+0xc0>
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	88db      	ldrh	r3, [r3, #6]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d104      	bne.n	800f2c6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f2bc:	7bbb      	ldrb	r3, [r7, #14]
 800f2be:	4619      	mov	r1, r3
 800f2c0:	6878      	ldr	r0, [r7, #4]
 800f2c2:	f003 ff97 	bl	80131f4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f2c6:	6878      	ldr	r0, [r7, #4]
 800f2c8:	f000 fd23 	bl	800fd12 <USBD_CtlSendStatus>

              break;
 800f2cc:	e004      	b.n	800f2d8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f2ce:	6839      	ldr	r1, [r7, #0]
 800f2d0:	6878      	ldr	r0, [r7, #4]
 800f2d2:	f000 fc53 	bl	800fb7c <USBD_CtlError>
              break;
 800f2d6:	bf00      	nop
          }
          break;
 800f2d8:	e0ec      	b.n	800f4b4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2e0:	b2db      	uxtb	r3, r3
 800f2e2:	2b02      	cmp	r3, #2
 800f2e4:	d002      	beq.n	800f2ec <USBD_StdEPReq+0xe6>
 800f2e6:	2b03      	cmp	r3, #3
 800f2e8:	d016      	beq.n	800f318 <USBD_StdEPReq+0x112>
 800f2ea:	e030      	b.n	800f34e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f2ec:	7bbb      	ldrb	r3, [r7, #14]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d00d      	beq.n	800f30e <USBD_StdEPReq+0x108>
 800f2f2:	7bbb      	ldrb	r3, [r7, #14]
 800f2f4:	2b80      	cmp	r3, #128	; 0x80
 800f2f6:	d00a      	beq.n	800f30e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f2f8:	7bbb      	ldrb	r3, [r7, #14]
 800f2fa:	4619      	mov	r1, r3
 800f2fc:	6878      	ldr	r0, [r7, #4]
 800f2fe:	f003 ff79 	bl	80131f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f302:	2180      	movs	r1, #128	; 0x80
 800f304:	6878      	ldr	r0, [r7, #4]
 800f306:	f003 ff75 	bl	80131f4 <USBD_LL_StallEP>
 800f30a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f30c:	e025      	b.n	800f35a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f30e:	6839      	ldr	r1, [r7, #0]
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f000 fc33 	bl	800fb7c <USBD_CtlError>
              break;
 800f316:	e020      	b.n	800f35a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	885b      	ldrh	r3, [r3, #2]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d11b      	bne.n	800f358 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f320:	7bbb      	ldrb	r3, [r7, #14]
 800f322:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f326:	2b00      	cmp	r3, #0
 800f328:	d004      	beq.n	800f334 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f32a:	7bbb      	ldrb	r3, [r7, #14]
 800f32c:	4619      	mov	r1, r3
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f003 ff96 	bl	8013260 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	f000 fcec 	bl	800fd12 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f340:	689b      	ldr	r3, [r3, #8]
 800f342:	6839      	ldr	r1, [r7, #0]
 800f344:	6878      	ldr	r0, [r7, #4]
 800f346:	4798      	blx	r3
 800f348:	4603      	mov	r3, r0
 800f34a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f34c:	e004      	b.n	800f358 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f34e:	6839      	ldr	r1, [r7, #0]
 800f350:	6878      	ldr	r0, [r7, #4]
 800f352:	f000 fc13 	bl	800fb7c <USBD_CtlError>
              break;
 800f356:	e000      	b.n	800f35a <USBD_StdEPReq+0x154>
              break;
 800f358:	bf00      	nop
          }
          break;
 800f35a:	e0ab      	b.n	800f4b4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f362:	b2db      	uxtb	r3, r3
 800f364:	2b02      	cmp	r3, #2
 800f366:	d002      	beq.n	800f36e <USBD_StdEPReq+0x168>
 800f368:	2b03      	cmp	r3, #3
 800f36a:	d032      	beq.n	800f3d2 <USBD_StdEPReq+0x1cc>
 800f36c:	e097      	b.n	800f49e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f36e:	7bbb      	ldrb	r3, [r7, #14]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d007      	beq.n	800f384 <USBD_StdEPReq+0x17e>
 800f374:	7bbb      	ldrb	r3, [r7, #14]
 800f376:	2b80      	cmp	r3, #128	; 0x80
 800f378:	d004      	beq.n	800f384 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f37a:	6839      	ldr	r1, [r7, #0]
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f000 fbfd 	bl	800fb7c <USBD_CtlError>
                break;
 800f382:	e091      	b.n	800f4a8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f384:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	da0b      	bge.n	800f3a4 <USBD_StdEPReq+0x19e>
 800f38c:	7bbb      	ldrb	r3, [r7, #14]
 800f38e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f392:	4613      	mov	r3, r2
 800f394:	009b      	lsls	r3, r3, #2
 800f396:	4413      	add	r3, r2
 800f398:	009b      	lsls	r3, r3, #2
 800f39a:	3310      	adds	r3, #16
 800f39c:	687a      	ldr	r2, [r7, #4]
 800f39e:	4413      	add	r3, r2
 800f3a0:	3304      	adds	r3, #4
 800f3a2:	e00b      	b.n	800f3bc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f3a4:	7bbb      	ldrb	r3, [r7, #14]
 800f3a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3aa:	4613      	mov	r3, r2
 800f3ac:	009b      	lsls	r3, r3, #2
 800f3ae:	4413      	add	r3, r2
 800f3b0:	009b      	lsls	r3, r3, #2
 800f3b2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f3b6:	687a      	ldr	r2, [r7, #4]
 800f3b8:	4413      	add	r3, r2
 800f3ba:	3304      	adds	r3, #4
 800f3bc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f3c4:	68bb      	ldr	r3, [r7, #8]
 800f3c6:	2202      	movs	r2, #2
 800f3c8:	4619      	mov	r1, r3
 800f3ca:	6878      	ldr	r0, [r7, #4]
 800f3cc:	f000 fc47 	bl	800fc5e <USBD_CtlSendData>
              break;
 800f3d0:	e06a      	b.n	800f4a8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f3d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	da11      	bge.n	800f3fe <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f3da:	7bbb      	ldrb	r3, [r7, #14]
 800f3dc:	f003 020f 	and.w	r2, r3, #15
 800f3e0:	6879      	ldr	r1, [r7, #4]
 800f3e2:	4613      	mov	r3, r2
 800f3e4:	009b      	lsls	r3, r3, #2
 800f3e6:	4413      	add	r3, r2
 800f3e8:	009b      	lsls	r3, r3, #2
 800f3ea:	440b      	add	r3, r1
 800f3ec:	3324      	adds	r3, #36	; 0x24
 800f3ee:	881b      	ldrh	r3, [r3, #0]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d117      	bne.n	800f424 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f3f4:	6839      	ldr	r1, [r7, #0]
 800f3f6:	6878      	ldr	r0, [r7, #4]
 800f3f8:	f000 fbc0 	bl	800fb7c <USBD_CtlError>
                  break;
 800f3fc:	e054      	b.n	800f4a8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f3fe:	7bbb      	ldrb	r3, [r7, #14]
 800f400:	f003 020f 	and.w	r2, r3, #15
 800f404:	6879      	ldr	r1, [r7, #4]
 800f406:	4613      	mov	r3, r2
 800f408:	009b      	lsls	r3, r3, #2
 800f40a:	4413      	add	r3, r2
 800f40c:	009b      	lsls	r3, r3, #2
 800f40e:	440b      	add	r3, r1
 800f410:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800f414:	881b      	ldrh	r3, [r3, #0]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d104      	bne.n	800f424 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f41a:	6839      	ldr	r1, [r7, #0]
 800f41c:	6878      	ldr	r0, [r7, #4]
 800f41e:	f000 fbad 	bl	800fb7c <USBD_CtlError>
                  break;
 800f422:	e041      	b.n	800f4a8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f424:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	da0b      	bge.n	800f444 <USBD_StdEPReq+0x23e>
 800f42c:	7bbb      	ldrb	r3, [r7, #14]
 800f42e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f432:	4613      	mov	r3, r2
 800f434:	009b      	lsls	r3, r3, #2
 800f436:	4413      	add	r3, r2
 800f438:	009b      	lsls	r3, r3, #2
 800f43a:	3310      	adds	r3, #16
 800f43c:	687a      	ldr	r2, [r7, #4]
 800f43e:	4413      	add	r3, r2
 800f440:	3304      	adds	r3, #4
 800f442:	e00b      	b.n	800f45c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f444:	7bbb      	ldrb	r3, [r7, #14]
 800f446:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f44a:	4613      	mov	r3, r2
 800f44c:	009b      	lsls	r3, r3, #2
 800f44e:	4413      	add	r3, r2
 800f450:	009b      	lsls	r3, r3, #2
 800f452:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f456:	687a      	ldr	r2, [r7, #4]
 800f458:	4413      	add	r3, r2
 800f45a:	3304      	adds	r3, #4
 800f45c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f45e:	7bbb      	ldrb	r3, [r7, #14]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d002      	beq.n	800f46a <USBD_StdEPReq+0x264>
 800f464:	7bbb      	ldrb	r3, [r7, #14]
 800f466:	2b80      	cmp	r3, #128	; 0x80
 800f468:	d103      	bne.n	800f472 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	2200      	movs	r2, #0
 800f46e:	601a      	str	r2, [r3, #0]
 800f470:	e00e      	b.n	800f490 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f472:	7bbb      	ldrb	r3, [r7, #14]
 800f474:	4619      	mov	r1, r3
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f003 ff28 	bl	80132cc <USBD_LL_IsStallEP>
 800f47c:	4603      	mov	r3, r0
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d003      	beq.n	800f48a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f482:	68bb      	ldr	r3, [r7, #8]
 800f484:	2201      	movs	r2, #1
 800f486:	601a      	str	r2, [r3, #0]
 800f488:	e002      	b.n	800f490 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f48a:	68bb      	ldr	r3, [r7, #8]
 800f48c:	2200      	movs	r2, #0
 800f48e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	2202      	movs	r2, #2
 800f494:	4619      	mov	r1, r3
 800f496:	6878      	ldr	r0, [r7, #4]
 800f498:	f000 fbe1 	bl	800fc5e <USBD_CtlSendData>
              break;
 800f49c:	e004      	b.n	800f4a8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f49e:	6839      	ldr	r1, [r7, #0]
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f000 fb6b 	bl	800fb7c <USBD_CtlError>
              break;
 800f4a6:	bf00      	nop
          }
          break;
 800f4a8:	e004      	b.n	800f4b4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f4aa:	6839      	ldr	r1, [r7, #0]
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f000 fb65 	bl	800fb7c <USBD_CtlError>
          break;
 800f4b2:	bf00      	nop
      }
      break;
 800f4b4:	e004      	b.n	800f4c0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f4b6:	6839      	ldr	r1, [r7, #0]
 800f4b8:	6878      	ldr	r0, [r7, #4]
 800f4ba:	f000 fb5f 	bl	800fb7c <USBD_CtlError>
      break;
 800f4be:	bf00      	nop
  }

  return ret;
 800f4c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	3710      	adds	r7, #16
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd80      	pop	{r7, pc}
	...

0800f4cc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b084      	sub	sp, #16
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
 800f4d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f4da:	2300      	movs	r3, #0
 800f4dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f4de:	2300      	movs	r3, #0
 800f4e0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	885b      	ldrh	r3, [r3, #2]
 800f4e6:	0a1b      	lsrs	r3, r3, #8
 800f4e8:	b29b      	uxth	r3, r3
 800f4ea:	3b01      	subs	r3, #1
 800f4ec:	2b0e      	cmp	r3, #14
 800f4ee:	f200 8152 	bhi.w	800f796 <USBD_GetDescriptor+0x2ca>
 800f4f2:	a201      	add	r2, pc, #4	; (adr r2, 800f4f8 <USBD_GetDescriptor+0x2c>)
 800f4f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4f8:	0800f569 	.word	0x0800f569
 800f4fc:	0800f581 	.word	0x0800f581
 800f500:	0800f5c1 	.word	0x0800f5c1
 800f504:	0800f797 	.word	0x0800f797
 800f508:	0800f797 	.word	0x0800f797
 800f50c:	0800f737 	.word	0x0800f737
 800f510:	0800f763 	.word	0x0800f763
 800f514:	0800f797 	.word	0x0800f797
 800f518:	0800f797 	.word	0x0800f797
 800f51c:	0800f797 	.word	0x0800f797
 800f520:	0800f797 	.word	0x0800f797
 800f524:	0800f797 	.word	0x0800f797
 800f528:	0800f797 	.word	0x0800f797
 800f52c:	0800f797 	.word	0x0800f797
 800f530:	0800f535 	.word	0x0800f535
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f53a:	69db      	ldr	r3, [r3, #28]
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d00b      	beq.n	800f558 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f546:	69db      	ldr	r3, [r3, #28]
 800f548:	687a      	ldr	r2, [r7, #4]
 800f54a:	7c12      	ldrb	r2, [r2, #16]
 800f54c:	f107 0108 	add.w	r1, r7, #8
 800f550:	4610      	mov	r0, r2
 800f552:	4798      	blx	r3
 800f554:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f556:	e126      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f558:	6839      	ldr	r1, [r7, #0]
 800f55a:	6878      	ldr	r0, [r7, #4]
 800f55c:	f000 fb0e 	bl	800fb7c <USBD_CtlError>
        err++;
 800f560:	7afb      	ldrb	r3, [r7, #11]
 800f562:	3301      	adds	r3, #1
 800f564:	72fb      	strb	r3, [r7, #11]
      break;
 800f566:	e11e      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	687a      	ldr	r2, [r7, #4]
 800f572:	7c12      	ldrb	r2, [r2, #16]
 800f574:	f107 0108 	add.w	r1, r7, #8
 800f578:	4610      	mov	r0, r2
 800f57a:	4798      	blx	r3
 800f57c:	60f8      	str	r0, [r7, #12]
      break;
 800f57e:	e112      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	7c1b      	ldrb	r3, [r3, #16]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d10d      	bne.n	800f5a4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f58e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f590:	f107 0208 	add.w	r2, r7, #8
 800f594:	4610      	mov	r0, r2
 800f596:	4798      	blx	r3
 800f598:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	3301      	adds	r3, #1
 800f59e:	2202      	movs	r2, #2
 800f5a0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f5a2:	e100      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5ac:	f107 0208 	add.w	r2, r7, #8
 800f5b0:	4610      	mov	r0, r2
 800f5b2:	4798      	blx	r3
 800f5b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	3301      	adds	r3, #1
 800f5ba:	2202      	movs	r2, #2
 800f5bc:	701a      	strb	r2, [r3, #0]
      break;
 800f5be:	e0f2      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	885b      	ldrh	r3, [r3, #2]
 800f5c4:	b2db      	uxtb	r3, r3
 800f5c6:	2b05      	cmp	r3, #5
 800f5c8:	f200 80ac 	bhi.w	800f724 <USBD_GetDescriptor+0x258>
 800f5cc:	a201      	add	r2, pc, #4	; (adr r2, 800f5d4 <USBD_GetDescriptor+0x108>)
 800f5ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5d2:	bf00      	nop
 800f5d4:	0800f5ed 	.word	0x0800f5ed
 800f5d8:	0800f621 	.word	0x0800f621
 800f5dc:	0800f655 	.word	0x0800f655
 800f5e0:	0800f689 	.word	0x0800f689
 800f5e4:	0800f6bd 	.word	0x0800f6bd
 800f5e8:	0800f6f1 	.word	0x0800f6f1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5f2:	685b      	ldr	r3, [r3, #4]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d00b      	beq.n	800f610 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5fe:	685b      	ldr	r3, [r3, #4]
 800f600:	687a      	ldr	r2, [r7, #4]
 800f602:	7c12      	ldrb	r2, [r2, #16]
 800f604:	f107 0108 	add.w	r1, r7, #8
 800f608:	4610      	mov	r0, r2
 800f60a:	4798      	blx	r3
 800f60c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f60e:	e091      	b.n	800f734 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f610:	6839      	ldr	r1, [r7, #0]
 800f612:	6878      	ldr	r0, [r7, #4]
 800f614:	f000 fab2 	bl	800fb7c <USBD_CtlError>
            err++;
 800f618:	7afb      	ldrb	r3, [r7, #11]
 800f61a:	3301      	adds	r3, #1
 800f61c:	72fb      	strb	r3, [r7, #11]
          break;
 800f61e:	e089      	b.n	800f734 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f626:	689b      	ldr	r3, [r3, #8]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d00b      	beq.n	800f644 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f632:	689b      	ldr	r3, [r3, #8]
 800f634:	687a      	ldr	r2, [r7, #4]
 800f636:	7c12      	ldrb	r2, [r2, #16]
 800f638:	f107 0108 	add.w	r1, r7, #8
 800f63c:	4610      	mov	r0, r2
 800f63e:	4798      	blx	r3
 800f640:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f642:	e077      	b.n	800f734 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f644:	6839      	ldr	r1, [r7, #0]
 800f646:	6878      	ldr	r0, [r7, #4]
 800f648:	f000 fa98 	bl	800fb7c <USBD_CtlError>
            err++;
 800f64c:	7afb      	ldrb	r3, [r7, #11]
 800f64e:	3301      	adds	r3, #1
 800f650:	72fb      	strb	r3, [r7, #11]
          break;
 800f652:	e06f      	b.n	800f734 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f65a:	68db      	ldr	r3, [r3, #12]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d00b      	beq.n	800f678 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f666:	68db      	ldr	r3, [r3, #12]
 800f668:	687a      	ldr	r2, [r7, #4]
 800f66a:	7c12      	ldrb	r2, [r2, #16]
 800f66c:	f107 0108 	add.w	r1, r7, #8
 800f670:	4610      	mov	r0, r2
 800f672:	4798      	blx	r3
 800f674:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f676:	e05d      	b.n	800f734 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f678:	6839      	ldr	r1, [r7, #0]
 800f67a:	6878      	ldr	r0, [r7, #4]
 800f67c:	f000 fa7e 	bl	800fb7c <USBD_CtlError>
            err++;
 800f680:	7afb      	ldrb	r3, [r7, #11]
 800f682:	3301      	adds	r3, #1
 800f684:	72fb      	strb	r3, [r7, #11]
          break;
 800f686:	e055      	b.n	800f734 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f68e:	691b      	ldr	r3, [r3, #16]
 800f690:	2b00      	cmp	r3, #0
 800f692:	d00b      	beq.n	800f6ac <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f69a:	691b      	ldr	r3, [r3, #16]
 800f69c:	687a      	ldr	r2, [r7, #4]
 800f69e:	7c12      	ldrb	r2, [r2, #16]
 800f6a0:	f107 0108 	add.w	r1, r7, #8
 800f6a4:	4610      	mov	r0, r2
 800f6a6:	4798      	blx	r3
 800f6a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6aa:	e043      	b.n	800f734 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6ac:	6839      	ldr	r1, [r7, #0]
 800f6ae:	6878      	ldr	r0, [r7, #4]
 800f6b0:	f000 fa64 	bl	800fb7c <USBD_CtlError>
            err++;
 800f6b4:	7afb      	ldrb	r3, [r7, #11]
 800f6b6:	3301      	adds	r3, #1
 800f6b8:	72fb      	strb	r3, [r7, #11]
          break;
 800f6ba:	e03b      	b.n	800f734 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6c2:	695b      	ldr	r3, [r3, #20]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d00b      	beq.n	800f6e0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6ce:	695b      	ldr	r3, [r3, #20]
 800f6d0:	687a      	ldr	r2, [r7, #4]
 800f6d2:	7c12      	ldrb	r2, [r2, #16]
 800f6d4:	f107 0108 	add.w	r1, r7, #8
 800f6d8:	4610      	mov	r0, r2
 800f6da:	4798      	blx	r3
 800f6dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6de:	e029      	b.n	800f734 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6e0:	6839      	ldr	r1, [r7, #0]
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f000 fa4a 	bl	800fb7c <USBD_CtlError>
            err++;
 800f6e8:	7afb      	ldrb	r3, [r7, #11]
 800f6ea:	3301      	adds	r3, #1
 800f6ec:	72fb      	strb	r3, [r7, #11]
          break;
 800f6ee:	e021      	b.n	800f734 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6f6:	699b      	ldr	r3, [r3, #24]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d00b      	beq.n	800f714 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f702:	699b      	ldr	r3, [r3, #24]
 800f704:	687a      	ldr	r2, [r7, #4]
 800f706:	7c12      	ldrb	r2, [r2, #16]
 800f708:	f107 0108 	add.w	r1, r7, #8
 800f70c:	4610      	mov	r0, r2
 800f70e:	4798      	blx	r3
 800f710:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f712:	e00f      	b.n	800f734 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f714:	6839      	ldr	r1, [r7, #0]
 800f716:	6878      	ldr	r0, [r7, #4]
 800f718:	f000 fa30 	bl	800fb7c <USBD_CtlError>
            err++;
 800f71c:	7afb      	ldrb	r3, [r7, #11]
 800f71e:	3301      	adds	r3, #1
 800f720:	72fb      	strb	r3, [r7, #11]
          break;
 800f722:	e007      	b.n	800f734 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f724:	6839      	ldr	r1, [r7, #0]
 800f726:	6878      	ldr	r0, [r7, #4]
 800f728:	f000 fa28 	bl	800fb7c <USBD_CtlError>
          err++;
 800f72c:	7afb      	ldrb	r3, [r7, #11]
 800f72e:	3301      	adds	r3, #1
 800f730:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f732:	bf00      	nop
      }
      break;
 800f734:	e037      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	7c1b      	ldrb	r3, [r3, #16]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d109      	bne.n	800f752 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f746:	f107 0208 	add.w	r2, r7, #8
 800f74a:	4610      	mov	r0, r2
 800f74c:	4798      	blx	r3
 800f74e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f750:	e029      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f752:	6839      	ldr	r1, [r7, #0]
 800f754:	6878      	ldr	r0, [r7, #4]
 800f756:	f000 fa11 	bl	800fb7c <USBD_CtlError>
        err++;
 800f75a:	7afb      	ldrb	r3, [r7, #11]
 800f75c:	3301      	adds	r3, #1
 800f75e:	72fb      	strb	r3, [r7, #11]
      break;
 800f760:	e021      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	7c1b      	ldrb	r3, [r3, #16]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d10d      	bne.n	800f786 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f772:	f107 0208 	add.w	r2, r7, #8
 800f776:	4610      	mov	r0, r2
 800f778:	4798      	blx	r3
 800f77a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	3301      	adds	r3, #1
 800f780:	2207      	movs	r2, #7
 800f782:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f784:	e00f      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f786:	6839      	ldr	r1, [r7, #0]
 800f788:	6878      	ldr	r0, [r7, #4]
 800f78a:	f000 f9f7 	bl	800fb7c <USBD_CtlError>
        err++;
 800f78e:	7afb      	ldrb	r3, [r7, #11]
 800f790:	3301      	adds	r3, #1
 800f792:	72fb      	strb	r3, [r7, #11]
      break;
 800f794:	e007      	b.n	800f7a6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f796:	6839      	ldr	r1, [r7, #0]
 800f798:	6878      	ldr	r0, [r7, #4]
 800f79a:	f000 f9ef 	bl	800fb7c <USBD_CtlError>
      err++;
 800f79e:	7afb      	ldrb	r3, [r7, #11]
 800f7a0:	3301      	adds	r3, #1
 800f7a2:	72fb      	strb	r3, [r7, #11]
      break;
 800f7a4:	bf00      	nop
  }

  if (err != 0U)
 800f7a6:	7afb      	ldrb	r3, [r7, #11]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d11e      	bne.n	800f7ea <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f7ac:	683b      	ldr	r3, [r7, #0]
 800f7ae:	88db      	ldrh	r3, [r3, #6]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d016      	beq.n	800f7e2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f7b4:	893b      	ldrh	r3, [r7, #8]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d00e      	beq.n	800f7d8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f7ba:	683b      	ldr	r3, [r7, #0]
 800f7bc:	88da      	ldrh	r2, [r3, #6]
 800f7be:	893b      	ldrh	r3, [r7, #8]
 800f7c0:	4293      	cmp	r3, r2
 800f7c2:	bf28      	it	cs
 800f7c4:	4613      	movcs	r3, r2
 800f7c6:	b29b      	uxth	r3, r3
 800f7c8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f7ca:	893b      	ldrh	r3, [r7, #8]
 800f7cc:	461a      	mov	r2, r3
 800f7ce:	68f9      	ldr	r1, [r7, #12]
 800f7d0:	6878      	ldr	r0, [r7, #4]
 800f7d2:	f000 fa44 	bl	800fc5e <USBD_CtlSendData>
 800f7d6:	e009      	b.n	800f7ec <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f7d8:	6839      	ldr	r1, [r7, #0]
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f000 f9ce 	bl	800fb7c <USBD_CtlError>
 800f7e0:	e004      	b.n	800f7ec <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f7e2:	6878      	ldr	r0, [r7, #4]
 800f7e4:	f000 fa95 	bl	800fd12 <USBD_CtlSendStatus>
 800f7e8:	e000      	b.n	800f7ec <USBD_GetDescriptor+0x320>
    return;
 800f7ea:	bf00      	nop
  }
}
 800f7ec:	3710      	adds	r7, #16
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bd80      	pop	{r7, pc}
 800f7f2:	bf00      	nop

0800f7f4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f7f4:	b580      	push	{r7, lr}
 800f7f6:	b084      	sub	sp, #16
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
 800f7fc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f7fe:	683b      	ldr	r3, [r7, #0]
 800f800:	889b      	ldrh	r3, [r3, #4]
 800f802:	2b00      	cmp	r3, #0
 800f804:	d131      	bne.n	800f86a <USBD_SetAddress+0x76>
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	88db      	ldrh	r3, [r3, #6]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d12d      	bne.n	800f86a <USBD_SetAddress+0x76>
 800f80e:	683b      	ldr	r3, [r7, #0]
 800f810:	885b      	ldrh	r3, [r3, #2]
 800f812:	2b7f      	cmp	r3, #127	; 0x7f
 800f814:	d829      	bhi.n	800f86a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f816:	683b      	ldr	r3, [r7, #0]
 800f818:	885b      	ldrh	r3, [r3, #2]
 800f81a:	b2db      	uxtb	r3, r3
 800f81c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f820:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f828:	b2db      	uxtb	r3, r3
 800f82a:	2b03      	cmp	r3, #3
 800f82c:	d104      	bne.n	800f838 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f82e:	6839      	ldr	r1, [r7, #0]
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f000 f9a3 	bl	800fb7c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f836:	e01d      	b.n	800f874 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	7bfa      	ldrb	r2, [r7, #15]
 800f83c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f840:	7bfb      	ldrb	r3, [r7, #15]
 800f842:	4619      	mov	r1, r3
 800f844:	6878      	ldr	r0, [r7, #4]
 800f846:	f003 fd6d 	bl	8013324 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f84a:	6878      	ldr	r0, [r7, #4]
 800f84c:	f000 fa61 	bl	800fd12 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f850:	7bfb      	ldrb	r3, [r7, #15]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d004      	beq.n	800f860 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	2202      	movs	r2, #2
 800f85a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f85e:	e009      	b.n	800f874 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	2201      	movs	r2, #1
 800f864:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f868:	e004      	b.n	800f874 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f86a:	6839      	ldr	r1, [r7, #0]
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	f000 f985 	bl	800fb7c <USBD_CtlError>
  }
}
 800f872:	bf00      	nop
 800f874:	bf00      	nop
 800f876:	3710      	adds	r7, #16
 800f878:	46bd      	mov	sp, r7
 800f87a:	bd80      	pop	{r7, pc}

0800f87c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f87c:	b580      	push	{r7, lr}
 800f87e:	b084      	sub	sp, #16
 800f880:	af00      	add	r7, sp, #0
 800f882:	6078      	str	r0, [r7, #4]
 800f884:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f886:	2300      	movs	r3, #0
 800f888:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f88a:	683b      	ldr	r3, [r7, #0]
 800f88c:	885b      	ldrh	r3, [r3, #2]
 800f88e:	b2da      	uxtb	r2, r3
 800f890:	4b4c      	ldr	r3, [pc, #304]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f892:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f894:	4b4b      	ldr	r3, [pc, #300]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f896:	781b      	ldrb	r3, [r3, #0]
 800f898:	2b01      	cmp	r3, #1
 800f89a:	d905      	bls.n	800f8a8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f89c:	6839      	ldr	r1, [r7, #0]
 800f89e:	6878      	ldr	r0, [r7, #4]
 800f8a0:	f000 f96c 	bl	800fb7c <USBD_CtlError>
    return USBD_FAIL;
 800f8a4:	2303      	movs	r3, #3
 800f8a6:	e088      	b.n	800f9ba <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f8ae:	b2db      	uxtb	r3, r3
 800f8b0:	2b02      	cmp	r3, #2
 800f8b2:	d002      	beq.n	800f8ba <USBD_SetConfig+0x3e>
 800f8b4:	2b03      	cmp	r3, #3
 800f8b6:	d025      	beq.n	800f904 <USBD_SetConfig+0x88>
 800f8b8:	e071      	b.n	800f99e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f8ba:	4b42      	ldr	r3, [pc, #264]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f8bc:	781b      	ldrb	r3, [r3, #0]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d01c      	beq.n	800f8fc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f8c2:	4b40      	ldr	r3, [pc, #256]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	461a      	mov	r2, r3
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f8cc:	4b3d      	ldr	r3, [pc, #244]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f8ce:	781b      	ldrb	r3, [r3, #0]
 800f8d0:	4619      	mov	r1, r3
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f7ff f91e 	bl	800eb14 <USBD_SetClassConfig>
 800f8d8:	4603      	mov	r3, r0
 800f8da:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f8dc:	7bfb      	ldrb	r3, [r7, #15]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d004      	beq.n	800f8ec <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f8e2:	6839      	ldr	r1, [r7, #0]
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f000 f949 	bl	800fb7c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f8ea:	e065      	b.n	800f9b8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f8ec:	6878      	ldr	r0, [r7, #4]
 800f8ee:	f000 fa10 	bl	800fd12 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	2203      	movs	r2, #3
 800f8f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f8fa:	e05d      	b.n	800f9b8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f8fc:	6878      	ldr	r0, [r7, #4]
 800f8fe:	f000 fa08 	bl	800fd12 <USBD_CtlSendStatus>
      break;
 800f902:	e059      	b.n	800f9b8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f904:	4b2f      	ldr	r3, [pc, #188]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d112      	bne.n	800f932 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	2202      	movs	r2, #2
 800f910:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800f914:	4b2b      	ldr	r3, [pc, #172]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f916:	781b      	ldrb	r3, [r3, #0]
 800f918:	461a      	mov	r2, r3
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f91e:	4b29      	ldr	r3, [pc, #164]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	4619      	mov	r1, r3
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f7ff f911 	bl	800eb4c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f92a:	6878      	ldr	r0, [r7, #4]
 800f92c:	f000 f9f1 	bl	800fd12 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f930:	e042      	b.n	800f9b8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f932:	4b24      	ldr	r3, [pc, #144]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f934:	781b      	ldrb	r3, [r3, #0]
 800f936:	461a      	mov	r2, r3
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	685b      	ldr	r3, [r3, #4]
 800f93c:	429a      	cmp	r2, r3
 800f93e:	d02a      	beq.n	800f996 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	685b      	ldr	r3, [r3, #4]
 800f944:	b2db      	uxtb	r3, r3
 800f946:	4619      	mov	r1, r3
 800f948:	6878      	ldr	r0, [r7, #4]
 800f94a:	f7ff f8ff 	bl	800eb4c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f94e:	4b1d      	ldr	r3, [pc, #116]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f950:	781b      	ldrb	r3, [r3, #0]
 800f952:	461a      	mov	r2, r3
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f958:	4b1a      	ldr	r3, [pc, #104]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f95a:	781b      	ldrb	r3, [r3, #0]
 800f95c:	4619      	mov	r1, r3
 800f95e:	6878      	ldr	r0, [r7, #4]
 800f960:	f7ff f8d8 	bl	800eb14 <USBD_SetClassConfig>
 800f964:	4603      	mov	r3, r0
 800f966:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f968:	7bfb      	ldrb	r3, [r7, #15]
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d00f      	beq.n	800f98e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f96e:	6839      	ldr	r1, [r7, #0]
 800f970:	6878      	ldr	r0, [r7, #4]
 800f972:	f000 f903 	bl	800fb7c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	685b      	ldr	r3, [r3, #4]
 800f97a:	b2db      	uxtb	r3, r3
 800f97c:	4619      	mov	r1, r3
 800f97e:	6878      	ldr	r0, [r7, #4]
 800f980:	f7ff f8e4 	bl	800eb4c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	2202      	movs	r2, #2
 800f988:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f98c:	e014      	b.n	800f9b8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f98e:	6878      	ldr	r0, [r7, #4]
 800f990:	f000 f9bf 	bl	800fd12 <USBD_CtlSendStatus>
      break;
 800f994:	e010      	b.n	800f9b8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f996:	6878      	ldr	r0, [r7, #4]
 800f998:	f000 f9bb 	bl	800fd12 <USBD_CtlSendStatus>
      break;
 800f99c:	e00c      	b.n	800f9b8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f99e:	6839      	ldr	r1, [r7, #0]
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f000 f8eb 	bl	800fb7c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f9a6:	4b07      	ldr	r3, [pc, #28]	; (800f9c4 <USBD_SetConfig+0x148>)
 800f9a8:	781b      	ldrb	r3, [r3, #0]
 800f9aa:	4619      	mov	r1, r3
 800f9ac:	6878      	ldr	r0, [r7, #4]
 800f9ae:	f7ff f8cd 	bl	800eb4c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f9b2:	2303      	movs	r3, #3
 800f9b4:	73fb      	strb	r3, [r7, #15]
      break;
 800f9b6:	bf00      	nop
  }

  return ret;
 800f9b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	3710      	adds	r7, #16
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	bd80      	pop	{r7, pc}
 800f9c2:	bf00      	nop
 800f9c4:	20003f54 	.word	0x20003f54

0800f9c8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b082      	sub	sp, #8
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f9d2:	683b      	ldr	r3, [r7, #0]
 800f9d4:	88db      	ldrh	r3, [r3, #6]
 800f9d6:	2b01      	cmp	r3, #1
 800f9d8:	d004      	beq.n	800f9e4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f9da:	6839      	ldr	r1, [r7, #0]
 800f9dc:	6878      	ldr	r0, [r7, #4]
 800f9de:	f000 f8cd 	bl	800fb7c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f9e2:	e023      	b.n	800fa2c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f9ea:	b2db      	uxtb	r3, r3
 800f9ec:	2b02      	cmp	r3, #2
 800f9ee:	dc02      	bgt.n	800f9f6 <USBD_GetConfig+0x2e>
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	dc03      	bgt.n	800f9fc <USBD_GetConfig+0x34>
 800f9f4:	e015      	b.n	800fa22 <USBD_GetConfig+0x5a>
 800f9f6:	2b03      	cmp	r3, #3
 800f9f8:	d00b      	beq.n	800fa12 <USBD_GetConfig+0x4a>
 800f9fa:	e012      	b.n	800fa22 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	2200      	movs	r2, #0
 800fa00:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	3308      	adds	r3, #8
 800fa06:	2201      	movs	r2, #1
 800fa08:	4619      	mov	r1, r3
 800fa0a:	6878      	ldr	r0, [r7, #4]
 800fa0c:	f000 f927 	bl	800fc5e <USBD_CtlSendData>
        break;
 800fa10:	e00c      	b.n	800fa2c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	3304      	adds	r3, #4
 800fa16:	2201      	movs	r2, #1
 800fa18:	4619      	mov	r1, r3
 800fa1a:	6878      	ldr	r0, [r7, #4]
 800fa1c:	f000 f91f 	bl	800fc5e <USBD_CtlSendData>
        break;
 800fa20:	e004      	b.n	800fa2c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fa22:	6839      	ldr	r1, [r7, #0]
 800fa24:	6878      	ldr	r0, [r7, #4]
 800fa26:	f000 f8a9 	bl	800fb7c <USBD_CtlError>
        break;
 800fa2a:	bf00      	nop
}
 800fa2c:	bf00      	nop
 800fa2e:	3708      	adds	r7, #8
 800fa30:	46bd      	mov	sp, r7
 800fa32:	bd80      	pop	{r7, pc}

0800fa34 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b082      	sub	sp, #8
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
 800fa3c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa44:	b2db      	uxtb	r3, r3
 800fa46:	3b01      	subs	r3, #1
 800fa48:	2b02      	cmp	r3, #2
 800fa4a:	d81e      	bhi.n	800fa8a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fa4c:	683b      	ldr	r3, [r7, #0]
 800fa4e:	88db      	ldrh	r3, [r3, #6]
 800fa50:	2b02      	cmp	r3, #2
 800fa52:	d004      	beq.n	800fa5e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fa54:	6839      	ldr	r1, [r7, #0]
 800fa56:	6878      	ldr	r0, [r7, #4]
 800fa58:	f000 f890 	bl	800fb7c <USBD_CtlError>
        break;
 800fa5c:	e01a      	b.n	800fa94 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	2201      	movs	r2, #1
 800fa62:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d005      	beq.n	800fa7a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	68db      	ldr	r3, [r3, #12]
 800fa72:	f043 0202 	orr.w	r2, r3, #2
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	330c      	adds	r3, #12
 800fa7e:	2202      	movs	r2, #2
 800fa80:	4619      	mov	r1, r3
 800fa82:	6878      	ldr	r0, [r7, #4]
 800fa84:	f000 f8eb 	bl	800fc5e <USBD_CtlSendData>
      break;
 800fa88:	e004      	b.n	800fa94 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fa8a:	6839      	ldr	r1, [r7, #0]
 800fa8c:	6878      	ldr	r0, [r7, #4]
 800fa8e:	f000 f875 	bl	800fb7c <USBD_CtlError>
      break;
 800fa92:	bf00      	nop
  }
}
 800fa94:	bf00      	nop
 800fa96:	3708      	adds	r7, #8
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd80      	pop	{r7, pc}

0800fa9c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b082      	sub	sp, #8
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
 800faa4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	885b      	ldrh	r3, [r3, #2]
 800faaa:	2b01      	cmp	r3, #1
 800faac:	d106      	bne.n	800fabc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	2201      	movs	r2, #1
 800fab2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fab6:	6878      	ldr	r0, [r7, #4]
 800fab8:	f000 f92b 	bl	800fd12 <USBD_CtlSendStatus>
  }
}
 800fabc:	bf00      	nop
 800fabe:	3708      	adds	r7, #8
 800fac0:	46bd      	mov	sp, r7
 800fac2:	bd80      	pop	{r7, pc}

0800fac4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fac4:	b580      	push	{r7, lr}
 800fac6:	b082      	sub	sp, #8
 800fac8:	af00      	add	r7, sp, #0
 800faca:	6078      	str	r0, [r7, #4]
 800facc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fad4:	b2db      	uxtb	r3, r3
 800fad6:	3b01      	subs	r3, #1
 800fad8:	2b02      	cmp	r3, #2
 800fada:	d80b      	bhi.n	800faf4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fadc:	683b      	ldr	r3, [r7, #0]
 800fade:	885b      	ldrh	r3, [r3, #2]
 800fae0:	2b01      	cmp	r3, #1
 800fae2:	d10c      	bne.n	800fafe <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2200      	movs	r2, #0
 800fae8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f000 f910 	bl	800fd12 <USBD_CtlSendStatus>
      }
      break;
 800faf2:	e004      	b.n	800fafe <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800faf4:	6839      	ldr	r1, [r7, #0]
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f000 f840 	bl	800fb7c <USBD_CtlError>
      break;
 800fafc:	e000      	b.n	800fb00 <USBD_ClrFeature+0x3c>
      break;
 800fafe:	bf00      	nop
  }
}
 800fb00:	bf00      	nop
 800fb02:	3708      	adds	r7, #8
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b084      	sub	sp, #16
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fb12:	683b      	ldr	r3, [r7, #0]
 800fb14:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	781a      	ldrb	r2, [r3, #0]
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	3301      	adds	r3, #1
 800fb22:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	781a      	ldrb	r2, [r3, #0]
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	3301      	adds	r3, #1
 800fb30:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fb32:	68f8      	ldr	r0, [r7, #12]
 800fb34:	f7ff fa91 	bl	800f05a <SWAPBYTE>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	461a      	mov	r2, r3
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	3301      	adds	r3, #1
 800fb44:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	3301      	adds	r3, #1
 800fb4a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fb4c:	68f8      	ldr	r0, [r7, #12]
 800fb4e:	f7ff fa84 	bl	800f05a <SWAPBYTE>
 800fb52:	4603      	mov	r3, r0
 800fb54:	461a      	mov	r2, r3
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	3301      	adds	r3, #1
 800fb5e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	3301      	adds	r3, #1
 800fb64:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fb66:	68f8      	ldr	r0, [r7, #12]
 800fb68:	f7ff fa77 	bl	800f05a <SWAPBYTE>
 800fb6c:	4603      	mov	r3, r0
 800fb6e:	461a      	mov	r2, r3
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	80da      	strh	r2, [r3, #6]
}
 800fb74:	bf00      	nop
 800fb76:	3710      	adds	r7, #16
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	bd80      	pop	{r7, pc}

0800fb7c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb7c:	b580      	push	{r7, lr}
 800fb7e:	b082      	sub	sp, #8
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]
 800fb84:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fb86:	2180      	movs	r1, #128	; 0x80
 800fb88:	6878      	ldr	r0, [r7, #4]
 800fb8a:	f003 fb33 	bl	80131f4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fb8e:	2100      	movs	r1, #0
 800fb90:	6878      	ldr	r0, [r7, #4]
 800fb92:	f003 fb2f 	bl	80131f4 <USBD_LL_StallEP>
}
 800fb96:	bf00      	nop
 800fb98:	3708      	adds	r7, #8
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	bd80      	pop	{r7, pc}

0800fb9e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fb9e:	b580      	push	{r7, lr}
 800fba0:	b086      	sub	sp, #24
 800fba2:	af00      	add	r7, sp, #0
 800fba4:	60f8      	str	r0, [r7, #12]
 800fba6:	60b9      	str	r1, [r7, #8]
 800fba8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fbaa:	2300      	movs	r3, #0
 800fbac:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d036      	beq.n	800fc22 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fbb8:	6938      	ldr	r0, [r7, #16]
 800fbba:	f000 f836 	bl	800fc2a <USBD_GetLen>
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	3301      	adds	r3, #1
 800fbc2:	b29b      	uxth	r3, r3
 800fbc4:	005b      	lsls	r3, r3, #1
 800fbc6:	b29a      	uxth	r2, r3
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fbcc:	7dfb      	ldrb	r3, [r7, #23]
 800fbce:	68ba      	ldr	r2, [r7, #8]
 800fbd0:	4413      	add	r3, r2
 800fbd2:	687a      	ldr	r2, [r7, #4]
 800fbd4:	7812      	ldrb	r2, [r2, #0]
 800fbd6:	701a      	strb	r2, [r3, #0]
  idx++;
 800fbd8:	7dfb      	ldrb	r3, [r7, #23]
 800fbda:	3301      	adds	r3, #1
 800fbdc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fbde:	7dfb      	ldrb	r3, [r7, #23]
 800fbe0:	68ba      	ldr	r2, [r7, #8]
 800fbe2:	4413      	add	r3, r2
 800fbe4:	2203      	movs	r2, #3
 800fbe6:	701a      	strb	r2, [r3, #0]
  idx++;
 800fbe8:	7dfb      	ldrb	r3, [r7, #23]
 800fbea:	3301      	adds	r3, #1
 800fbec:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fbee:	e013      	b.n	800fc18 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fbf0:	7dfb      	ldrb	r3, [r7, #23]
 800fbf2:	68ba      	ldr	r2, [r7, #8]
 800fbf4:	4413      	add	r3, r2
 800fbf6:	693a      	ldr	r2, [r7, #16]
 800fbf8:	7812      	ldrb	r2, [r2, #0]
 800fbfa:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fbfc:	693b      	ldr	r3, [r7, #16]
 800fbfe:	3301      	adds	r3, #1
 800fc00:	613b      	str	r3, [r7, #16]
    idx++;
 800fc02:	7dfb      	ldrb	r3, [r7, #23]
 800fc04:	3301      	adds	r3, #1
 800fc06:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fc08:	7dfb      	ldrb	r3, [r7, #23]
 800fc0a:	68ba      	ldr	r2, [r7, #8]
 800fc0c:	4413      	add	r3, r2
 800fc0e:	2200      	movs	r2, #0
 800fc10:	701a      	strb	r2, [r3, #0]
    idx++;
 800fc12:	7dfb      	ldrb	r3, [r7, #23]
 800fc14:	3301      	adds	r3, #1
 800fc16:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	781b      	ldrb	r3, [r3, #0]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d1e7      	bne.n	800fbf0 <USBD_GetString+0x52>
 800fc20:	e000      	b.n	800fc24 <USBD_GetString+0x86>
    return;
 800fc22:	bf00      	nop
  }
}
 800fc24:	3718      	adds	r7, #24
 800fc26:	46bd      	mov	sp, r7
 800fc28:	bd80      	pop	{r7, pc}

0800fc2a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fc2a:	b480      	push	{r7}
 800fc2c:	b085      	sub	sp, #20
 800fc2e:	af00      	add	r7, sp, #0
 800fc30:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fc32:	2300      	movs	r3, #0
 800fc34:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fc3a:	e005      	b.n	800fc48 <USBD_GetLen+0x1e>
  {
    len++;
 800fc3c:	7bfb      	ldrb	r3, [r7, #15]
 800fc3e:	3301      	adds	r3, #1
 800fc40:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fc42:	68bb      	ldr	r3, [r7, #8]
 800fc44:	3301      	adds	r3, #1
 800fc46:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	781b      	ldrb	r3, [r3, #0]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d1f5      	bne.n	800fc3c <USBD_GetLen+0x12>
  }

  return len;
 800fc50:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc52:	4618      	mov	r0, r3
 800fc54:	3714      	adds	r7, #20
 800fc56:	46bd      	mov	sp, r7
 800fc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc5c:	4770      	bx	lr

0800fc5e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fc5e:	b580      	push	{r7, lr}
 800fc60:	b084      	sub	sp, #16
 800fc62:	af00      	add	r7, sp, #0
 800fc64:	60f8      	str	r0, [r7, #12]
 800fc66:	60b9      	str	r1, [r7, #8]
 800fc68:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	2202      	movs	r2, #2
 800fc6e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	687a      	ldr	r2, [r7, #4]
 800fc76:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	687a      	ldr	r2, [r7, #4]
 800fc7c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	68ba      	ldr	r2, [r7, #8]
 800fc82:	2100      	movs	r1, #0
 800fc84:	68f8      	ldr	r0, [r7, #12]
 800fc86:	f003 fb83 	bl	8013390 <USBD_LL_Transmit>

  return USBD_OK;
 800fc8a:	2300      	movs	r3, #0
}
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3710      	adds	r7, #16
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}

0800fc94 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	b084      	sub	sp, #16
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	60f8      	str	r0, [r7, #12]
 800fc9c:	60b9      	str	r1, [r7, #8]
 800fc9e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	68ba      	ldr	r2, [r7, #8]
 800fca4:	2100      	movs	r1, #0
 800fca6:	68f8      	ldr	r0, [r7, #12]
 800fca8:	f003 fb72 	bl	8013390 <USBD_LL_Transmit>

  return USBD_OK;
 800fcac:	2300      	movs	r3, #0
}
 800fcae:	4618      	mov	r0, r3
 800fcb0:	3710      	adds	r7, #16
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	bd80      	pop	{r7, pc}

0800fcb6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fcb6:	b580      	push	{r7, lr}
 800fcb8:	b084      	sub	sp, #16
 800fcba:	af00      	add	r7, sp, #0
 800fcbc:	60f8      	str	r0, [r7, #12]
 800fcbe:	60b9      	str	r1, [r7, #8]
 800fcc0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	2203      	movs	r2, #3
 800fcc6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	687a      	ldr	r2, [r7, #4]
 800fcce:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	687a      	ldr	r2, [r7, #4]
 800fcd6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	68ba      	ldr	r2, [r7, #8]
 800fcde:	2100      	movs	r1, #0
 800fce0:	68f8      	ldr	r0, [r7, #12]
 800fce2:	f003 fb8d 	bl	8013400 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fce6:	2300      	movs	r3, #0
}
 800fce8:	4618      	mov	r0, r3
 800fcea:	3710      	adds	r7, #16
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}

0800fcf0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b084      	sub	sp, #16
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	60f8      	str	r0, [r7, #12]
 800fcf8:	60b9      	str	r1, [r7, #8]
 800fcfa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	68ba      	ldr	r2, [r7, #8]
 800fd00:	2100      	movs	r1, #0
 800fd02:	68f8      	ldr	r0, [r7, #12]
 800fd04:	f003 fb7c 	bl	8013400 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd08:	2300      	movs	r3, #0
}
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	3710      	adds	r7, #16
 800fd0e:	46bd      	mov	sp, r7
 800fd10:	bd80      	pop	{r7, pc}

0800fd12 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fd12:	b580      	push	{r7, lr}
 800fd14:	b082      	sub	sp, #8
 800fd16:	af00      	add	r7, sp, #0
 800fd18:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	2204      	movs	r2, #4
 800fd1e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fd22:	2300      	movs	r3, #0
 800fd24:	2200      	movs	r2, #0
 800fd26:	2100      	movs	r1, #0
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f003 fb31 	bl	8013390 <USBD_LL_Transmit>

  return USBD_OK;
 800fd2e:	2300      	movs	r3, #0
}
 800fd30:	4618      	mov	r0, r3
 800fd32:	3708      	adds	r7, #8
 800fd34:	46bd      	mov	sp, r7
 800fd36:	bd80      	pop	{r7, pc}

0800fd38 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fd38:	b580      	push	{r7, lr}
 800fd3a:	b082      	sub	sp, #8
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	2205      	movs	r2, #5
 800fd44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd48:	2300      	movs	r3, #0
 800fd4a:	2200      	movs	r2, #0
 800fd4c:	2100      	movs	r1, #0
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f003 fb56 	bl	8013400 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd54:	2300      	movs	r3, #0
}
 800fd56:	4618      	mov	r0, r3
 800fd58:	3708      	adds	r7, #8
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	bd80      	pop	{r7, pc}
	...

0800fd60 <__NVIC_SetPriority>:
{
 800fd60:	b480      	push	{r7}
 800fd62:	b083      	sub	sp, #12
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	4603      	mov	r3, r0
 800fd68:	6039      	str	r1, [r7, #0]
 800fd6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fd6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	db0a      	blt.n	800fd8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fd74:	683b      	ldr	r3, [r7, #0]
 800fd76:	b2da      	uxtb	r2, r3
 800fd78:	490c      	ldr	r1, [pc, #48]	; (800fdac <__NVIC_SetPriority+0x4c>)
 800fd7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fd7e:	0112      	lsls	r2, r2, #4
 800fd80:	b2d2      	uxtb	r2, r2
 800fd82:	440b      	add	r3, r1
 800fd84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800fd88:	e00a      	b.n	800fda0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	b2da      	uxtb	r2, r3
 800fd8e:	4908      	ldr	r1, [pc, #32]	; (800fdb0 <__NVIC_SetPriority+0x50>)
 800fd90:	79fb      	ldrb	r3, [r7, #7]
 800fd92:	f003 030f 	and.w	r3, r3, #15
 800fd96:	3b04      	subs	r3, #4
 800fd98:	0112      	lsls	r2, r2, #4
 800fd9a:	b2d2      	uxtb	r2, r2
 800fd9c:	440b      	add	r3, r1
 800fd9e:	761a      	strb	r2, [r3, #24]
}
 800fda0:	bf00      	nop
 800fda2:	370c      	adds	r7, #12
 800fda4:	46bd      	mov	sp, r7
 800fda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdaa:	4770      	bx	lr
 800fdac:	e000e100 	.word	0xe000e100
 800fdb0:	e000ed00 	.word	0xe000ed00

0800fdb4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fdb8:	4b05      	ldr	r3, [pc, #20]	; (800fdd0 <SysTick_Handler+0x1c>)
 800fdba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fdbc:	f001 fd28 	bl	8011810 <xTaskGetSchedulerState>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	2b01      	cmp	r3, #1
 800fdc4:	d001      	beq.n	800fdca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fdc6:	f002 fb0f 	bl	80123e8 <xPortSysTickHandler>
  }
}
 800fdca:	bf00      	nop
 800fdcc:	bd80      	pop	{r7, pc}
 800fdce:	bf00      	nop
 800fdd0:	e000e010 	.word	0xe000e010

0800fdd4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fdd8:	2100      	movs	r1, #0
 800fdda:	f06f 0004 	mvn.w	r0, #4
 800fdde:	f7ff ffbf 	bl	800fd60 <__NVIC_SetPriority>
#endif
}
 800fde2:	bf00      	nop
 800fde4:	bd80      	pop	{r7, pc}
	...

0800fde8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fde8:	b480      	push	{r7}
 800fdea:	b083      	sub	sp, #12
 800fdec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdee:	f3ef 8305 	mrs	r3, IPSR
 800fdf2:	603b      	str	r3, [r7, #0]
  return(result);
 800fdf4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d003      	beq.n	800fe02 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fdfa:	f06f 0305 	mvn.w	r3, #5
 800fdfe:	607b      	str	r3, [r7, #4]
 800fe00:	e00c      	b.n	800fe1c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fe02:	4b0a      	ldr	r3, [pc, #40]	; (800fe2c <osKernelInitialize+0x44>)
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d105      	bne.n	800fe16 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fe0a:	4b08      	ldr	r3, [pc, #32]	; (800fe2c <osKernelInitialize+0x44>)
 800fe0c:	2201      	movs	r2, #1
 800fe0e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fe10:	2300      	movs	r3, #0
 800fe12:	607b      	str	r3, [r7, #4]
 800fe14:	e002      	b.n	800fe1c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fe16:	f04f 33ff 	mov.w	r3, #4294967295
 800fe1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fe1c:	687b      	ldr	r3, [r7, #4]
}
 800fe1e:	4618      	mov	r0, r3
 800fe20:	370c      	adds	r7, #12
 800fe22:	46bd      	mov	sp, r7
 800fe24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe28:	4770      	bx	lr
 800fe2a:	bf00      	nop
 800fe2c:	20003f58 	.word	0x20003f58

0800fe30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fe30:	b580      	push	{r7, lr}
 800fe32:	b082      	sub	sp, #8
 800fe34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe36:	f3ef 8305 	mrs	r3, IPSR
 800fe3a:	603b      	str	r3, [r7, #0]
  return(result);
 800fe3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d003      	beq.n	800fe4a <osKernelStart+0x1a>
    stat = osErrorISR;
 800fe42:	f06f 0305 	mvn.w	r3, #5
 800fe46:	607b      	str	r3, [r7, #4]
 800fe48:	e010      	b.n	800fe6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fe4a:	4b0b      	ldr	r3, [pc, #44]	; (800fe78 <osKernelStart+0x48>)
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	2b01      	cmp	r3, #1
 800fe50:	d109      	bne.n	800fe66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fe52:	f7ff ffbf 	bl	800fdd4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fe56:	4b08      	ldr	r3, [pc, #32]	; (800fe78 <osKernelStart+0x48>)
 800fe58:	2202      	movs	r2, #2
 800fe5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fe5c:	f001 f87c 	bl	8010f58 <vTaskStartScheduler>
      stat = osOK;
 800fe60:	2300      	movs	r3, #0
 800fe62:	607b      	str	r3, [r7, #4]
 800fe64:	e002      	b.n	800fe6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fe66:	f04f 33ff 	mov.w	r3, #4294967295
 800fe6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fe6c:	687b      	ldr	r3, [r7, #4]
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop
 800fe78:	20003f58 	.word	0x20003f58

0800fe7c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b08e      	sub	sp, #56	; 0x38
 800fe80:	af04      	add	r7, sp, #16
 800fe82:	60f8      	str	r0, [r7, #12]
 800fe84:	60b9      	str	r1, [r7, #8]
 800fe86:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fe88:	2300      	movs	r3, #0
 800fe8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe8c:	f3ef 8305 	mrs	r3, IPSR
 800fe90:	617b      	str	r3, [r7, #20]
  return(result);
 800fe92:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d17e      	bne.n	800ff96 <osThreadNew+0x11a>
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d07b      	beq.n	800ff96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fe9e:	2380      	movs	r3, #128	; 0x80
 800fea0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fea2:	2318      	movs	r3, #24
 800fea4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fea6:	2300      	movs	r3, #0
 800fea8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800feaa:	f04f 33ff 	mov.w	r3, #4294967295
 800feae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d045      	beq.n	800ff42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d002      	beq.n	800fec4 <osThreadNew+0x48>
        name = attr->name;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	699b      	ldr	r3, [r3, #24]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d002      	beq.n	800fed2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	699b      	ldr	r3, [r3, #24]
 800fed0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fed2:	69fb      	ldr	r3, [r7, #28]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d008      	beq.n	800feea <osThreadNew+0x6e>
 800fed8:	69fb      	ldr	r3, [r7, #28]
 800feda:	2b38      	cmp	r3, #56	; 0x38
 800fedc:	d805      	bhi.n	800feea <osThreadNew+0x6e>
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	685b      	ldr	r3, [r3, #4]
 800fee2:	f003 0301 	and.w	r3, r3, #1
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d001      	beq.n	800feee <osThreadNew+0x72>
        return (NULL);
 800feea:	2300      	movs	r3, #0
 800feec:	e054      	b.n	800ff98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	695b      	ldr	r3, [r3, #20]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d003      	beq.n	800fefe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	695b      	ldr	r3, [r3, #20]
 800fefa:	089b      	lsrs	r3, r3, #2
 800fefc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	689b      	ldr	r3, [r3, #8]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d00e      	beq.n	800ff24 <osThreadNew+0xa8>
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	68db      	ldr	r3, [r3, #12]
 800ff0a:	2bbb      	cmp	r3, #187	; 0xbb
 800ff0c:	d90a      	bls.n	800ff24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d006      	beq.n	800ff24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	695b      	ldr	r3, [r3, #20]
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d002      	beq.n	800ff24 <osThreadNew+0xa8>
        mem = 1;
 800ff1e:	2301      	movs	r3, #1
 800ff20:	61bb      	str	r3, [r7, #24]
 800ff22:	e010      	b.n	800ff46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	689b      	ldr	r3, [r3, #8]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d10c      	bne.n	800ff46 <osThreadNew+0xca>
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	68db      	ldr	r3, [r3, #12]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d108      	bne.n	800ff46 <osThreadNew+0xca>
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	691b      	ldr	r3, [r3, #16]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d104      	bne.n	800ff46 <osThreadNew+0xca>
          mem = 0;
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	61bb      	str	r3, [r7, #24]
 800ff40:	e001      	b.n	800ff46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ff42:	2300      	movs	r3, #0
 800ff44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ff46:	69bb      	ldr	r3, [r7, #24]
 800ff48:	2b01      	cmp	r3, #1
 800ff4a:	d110      	bne.n	800ff6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ff50:	687a      	ldr	r2, [r7, #4]
 800ff52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ff54:	9202      	str	r2, [sp, #8]
 800ff56:	9301      	str	r3, [sp, #4]
 800ff58:	69fb      	ldr	r3, [r7, #28]
 800ff5a:	9300      	str	r3, [sp, #0]
 800ff5c:	68bb      	ldr	r3, [r7, #8]
 800ff5e:	6a3a      	ldr	r2, [r7, #32]
 800ff60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ff62:	68f8      	ldr	r0, [r7, #12]
 800ff64:	f000 fe0c 	bl	8010b80 <xTaskCreateStatic>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	613b      	str	r3, [r7, #16]
 800ff6c:	e013      	b.n	800ff96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ff6e:	69bb      	ldr	r3, [r7, #24]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d110      	bne.n	800ff96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ff74:	6a3b      	ldr	r3, [r7, #32]
 800ff76:	b29a      	uxth	r2, r3
 800ff78:	f107 0310 	add.w	r3, r7, #16
 800ff7c:	9301      	str	r3, [sp, #4]
 800ff7e:	69fb      	ldr	r3, [r7, #28]
 800ff80:	9300      	str	r3, [sp, #0]
 800ff82:	68bb      	ldr	r3, [r7, #8]
 800ff84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ff86:	68f8      	ldr	r0, [r7, #12]
 800ff88:	f000 fe57 	bl	8010c3a <xTaskCreate>
 800ff8c:	4603      	mov	r3, r0
 800ff8e:	2b01      	cmp	r3, #1
 800ff90:	d001      	beq.n	800ff96 <osThreadNew+0x11a>
            hTask = NULL;
 800ff92:	2300      	movs	r3, #0
 800ff94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ff96:	693b      	ldr	r3, [r7, #16]
}
 800ff98:	4618      	mov	r0, r3
 800ff9a:	3728      	adds	r7, #40	; 0x28
 800ff9c:	46bd      	mov	sp, r7
 800ff9e:	bd80      	pop	{r7, pc}

0800ffa0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b084      	sub	sp, #16
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ffa8:	f3ef 8305 	mrs	r3, IPSR
 800ffac:	60bb      	str	r3, [r7, #8]
  return(result);
 800ffae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d003      	beq.n	800ffbc <osDelay+0x1c>
    stat = osErrorISR;
 800ffb4:	f06f 0305 	mvn.w	r3, #5
 800ffb8:	60fb      	str	r3, [r7, #12]
 800ffba:	e007      	b.n	800ffcc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d002      	beq.n	800ffcc <osDelay+0x2c>
      vTaskDelay(ticks);
 800ffc6:	6878      	ldr	r0, [r7, #4]
 800ffc8:	f000 ff92 	bl	8010ef0 <vTaskDelay>
    }
  }

  return (stat);
 800ffcc:	68fb      	ldr	r3, [r7, #12]
}
 800ffce:	4618      	mov	r0, r3
 800ffd0:	3710      	adds	r7, #16
 800ffd2:	46bd      	mov	sp, r7
 800ffd4:	bd80      	pop	{r7, pc}
	...

0800ffd8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ffd8:	b480      	push	{r7}
 800ffda:	b085      	sub	sp, #20
 800ffdc:	af00      	add	r7, sp, #0
 800ffde:	60f8      	str	r0, [r7, #12]
 800ffe0:	60b9      	str	r1, [r7, #8]
 800ffe2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	4a07      	ldr	r2, [pc, #28]	; (8010004 <vApplicationGetIdleTaskMemory+0x2c>)
 800ffe8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ffea:	68bb      	ldr	r3, [r7, #8]
 800ffec:	4a06      	ldr	r2, [pc, #24]	; (8010008 <vApplicationGetIdleTaskMemory+0x30>)
 800ffee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	2280      	movs	r2, #128	; 0x80
 800fff4:	601a      	str	r2, [r3, #0]
}
 800fff6:	bf00      	nop
 800fff8:	3714      	adds	r7, #20
 800fffa:	46bd      	mov	sp, r7
 800fffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010000:	4770      	bx	lr
 8010002:	bf00      	nop
 8010004:	20003f5c 	.word	0x20003f5c
 8010008:	20004018 	.word	0x20004018

0801000c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801000c:	b480      	push	{r7}
 801000e:	b085      	sub	sp, #20
 8010010:	af00      	add	r7, sp, #0
 8010012:	60f8      	str	r0, [r7, #12]
 8010014:	60b9      	str	r1, [r7, #8]
 8010016:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	4a07      	ldr	r2, [pc, #28]	; (8010038 <vApplicationGetTimerTaskMemory+0x2c>)
 801001c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	4a06      	ldr	r2, [pc, #24]	; (801003c <vApplicationGetTimerTaskMemory+0x30>)
 8010022:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	f44f 7280 	mov.w	r2, #256	; 0x100
 801002a:	601a      	str	r2, [r3, #0]
}
 801002c:	bf00      	nop
 801002e:	3714      	adds	r7, #20
 8010030:	46bd      	mov	sp, r7
 8010032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010036:	4770      	bx	lr
 8010038:	20004218 	.word	0x20004218
 801003c:	200042d4 	.word	0x200042d4

08010040 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010040:	b480      	push	{r7}
 8010042:	b083      	sub	sp, #12
 8010044:	af00      	add	r7, sp, #0
 8010046:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f103 0208 	add.w	r2, r3, #8
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	f04f 32ff 	mov.w	r2, #4294967295
 8010058:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	f103 0208 	add.w	r2, r3, #8
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	f103 0208 	add.w	r2, r3, #8
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	2200      	movs	r2, #0
 8010072:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010074:	bf00      	nop
 8010076:	370c      	adds	r7, #12
 8010078:	46bd      	mov	sp, r7
 801007a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007e:	4770      	bx	lr

08010080 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010080:	b480      	push	{r7}
 8010082:	b083      	sub	sp, #12
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	2200      	movs	r2, #0
 801008c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801008e:	bf00      	nop
 8010090:	370c      	adds	r7, #12
 8010092:	46bd      	mov	sp, r7
 8010094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010098:	4770      	bx	lr

0801009a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801009a:	b480      	push	{r7}
 801009c:	b085      	sub	sp, #20
 801009e:	af00      	add	r7, sp, #0
 80100a0:	6078      	str	r0, [r7, #4]
 80100a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	685b      	ldr	r3, [r3, #4]
 80100a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	68fa      	ldr	r2, [r7, #12]
 80100ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	689a      	ldr	r2, [r3, #8]
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	689b      	ldr	r3, [r3, #8]
 80100bc:	683a      	ldr	r2, [r7, #0]
 80100be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	683a      	ldr	r2, [r7, #0]
 80100c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80100c6:	683b      	ldr	r3, [r7, #0]
 80100c8:	687a      	ldr	r2, [r7, #4]
 80100ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	1c5a      	adds	r2, r3, #1
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	601a      	str	r2, [r3, #0]
}
 80100d6:	bf00      	nop
 80100d8:	3714      	adds	r7, #20
 80100da:	46bd      	mov	sp, r7
 80100dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e0:	4770      	bx	lr

080100e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80100e2:	b480      	push	{r7}
 80100e4:	b085      	sub	sp, #20
 80100e6:	af00      	add	r7, sp, #0
 80100e8:	6078      	str	r0, [r7, #4]
 80100ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80100ec:	683b      	ldr	r3, [r7, #0]
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80100f2:	68bb      	ldr	r3, [r7, #8]
 80100f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f8:	d103      	bne.n	8010102 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	691b      	ldr	r3, [r3, #16]
 80100fe:	60fb      	str	r3, [r7, #12]
 8010100:	e00c      	b.n	801011c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	3308      	adds	r3, #8
 8010106:	60fb      	str	r3, [r7, #12]
 8010108:	e002      	b.n	8010110 <vListInsert+0x2e>
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	685b      	ldr	r3, [r3, #4]
 801010e:	60fb      	str	r3, [r7, #12]
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	685b      	ldr	r3, [r3, #4]
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	68ba      	ldr	r2, [r7, #8]
 8010118:	429a      	cmp	r2, r3
 801011a:	d2f6      	bcs.n	801010a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	685a      	ldr	r2, [r3, #4]
 8010120:	683b      	ldr	r3, [r7, #0]
 8010122:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010124:	683b      	ldr	r3, [r7, #0]
 8010126:	685b      	ldr	r3, [r3, #4]
 8010128:	683a      	ldr	r2, [r7, #0]
 801012a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	68fa      	ldr	r2, [r7, #12]
 8010130:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	683a      	ldr	r2, [r7, #0]
 8010136:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	687a      	ldr	r2, [r7, #4]
 801013c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	1c5a      	adds	r2, r3, #1
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	601a      	str	r2, [r3, #0]
}
 8010148:	bf00      	nop
 801014a:	3714      	adds	r7, #20
 801014c:	46bd      	mov	sp, r7
 801014e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010152:	4770      	bx	lr

08010154 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010154:	b480      	push	{r7}
 8010156:	b085      	sub	sp, #20
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	691b      	ldr	r3, [r3, #16]
 8010160:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	685b      	ldr	r3, [r3, #4]
 8010166:	687a      	ldr	r2, [r7, #4]
 8010168:	6892      	ldr	r2, [r2, #8]
 801016a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	689b      	ldr	r3, [r3, #8]
 8010170:	687a      	ldr	r2, [r7, #4]
 8010172:	6852      	ldr	r2, [r2, #4]
 8010174:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	685b      	ldr	r3, [r3, #4]
 801017a:	687a      	ldr	r2, [r7, #4]
 801017c:	429a      	cmp	r2, r3
 801017e:	d103      	bne.n	8010188 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	689a      	ldr	r2, [r3, #8]
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2200      	movs	r2, #0
 801018c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	1e5a      	subs	r2, r3, #1
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	681b      	ldr	r3, [r3, #0]
}
 801019c:	4618      	mov	r0, r3
 801019e:	3714      	adds	r7, #20
 80101a0:	46bd      	mov	sp, r7
 80101a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a6:	4770      	bx	lr

080101a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b084      	sub	sp, #16
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
 80101b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d10a      	bne.n	80101d2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80101bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101c0:	f383 8811 	msr	BASEPRI, r3
 80101c4:	f3bf 8f6f 	isb	sy
 80101c8:	f3bf 8f4f 	dsb	sy
 80101cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80101ce:	bf00      	nop
 80101d0:	e7fe      	b.n	80101d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80101d2:	f002 f877 	bl	80122c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	681a      	ldr	r2, [r3, #0]
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101de:	68f9      	ldr	r1, [r7, #12]
 80101e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80101e2:	fb01 f303 	mul.w	r3, r1, r3
 80101e6:	441a      	add	r2, r3
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	2200      	movs	r2, #0
 80101f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	681a      	ldr	r2, [r3, #0]
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	681a      	ldr	r2, [r3, #0]
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010202:	3b01      	subs	r3, #1
 8010204:	68f9      	ldr	r1, [r7, #12]
 8010206:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010208:	fb01 f303 	mul.w	r3, r1, r3
 801020c:	441a      	add	r2, r3
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	22ff      	movs	r2, #255	; 0xff
 8010216:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	22ff      	movs	r2, #255	; 0xff
 801021e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010222:	683b      	ldr	r3, [r7, #0]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d114      	bne.n	8010252 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	691b      	ldr	r3, [r3, #16]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d01a      	beq.n	8010266 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	3310      	adds	r3, #16
 8010234:	4618      	mov	r0, r3
 8010236:	f001 f929 	bl	801148c <xTaskRemoveFromEventList>
 801023a:	4603      	mov	r3, r0
 801023c:	2b00      	cmp	r3, #0
 801023e:	d012      	beq.n	8010266 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010240:	4b0c      	ldr	r3, [pc, #48]	; (8010274 <xQueueGenericReset+0xcc>)
 8010242:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010246:	601a      	str	r2, [r3, #0]
 8010248:	f3bf 8f4f 	dsb	sy
 801024c:	f3bf 8f6f 	isb	sy
 8010250:	e009      	b.n	8010266 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	3310      	adds	r3, #16
 8010256:	4618      	mov	r0, r3
 8010258:	f7ff fef2 	bl	8010040 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	3324      	adds	r3, #36	; 0x24
 8010260:	4618      	mov	r0, r3
 8010262:	f7ff feed 	bl	8010040 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010266:	f002 f85d 	bl	8012324 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801026a:	2301      	movs	r3, #1
}
 801026c:	4618      	mov	r0, r3
 801026e:	3710      	adds	r7, #16
 8010270:	46bd      	mov	sp, r7
 8010272:	bd80      	pop	{r7, pc}
 8010274:	e000ed04 	.word	0xe000ed04

08010278 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010278:	b580      	push	{r7, lr}
 801027a:	b08e      	sub	sp, #56	; 0x38
 801027c:	af02      	add	r7, sp, #8
 801027e:	60f8      	str	r0, [r7, #12]
 8010280:	60b9      	str	r1, [r7, #8]
 8010282:	607a      	str	r2, [r7, #4]
 8010284:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d10a      	bne.n	80102a2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 801028c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010290:	f383 8811 	msr	BASEPRI, r3
 8010294:	f3bf 8f6f 	isb	sy
 8010298:	f3bf 8f4f 	dsb	sy
 801029c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801029e:	bf00      	nop
 80102a0:	e7fe      	b.n	80102a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80102a2:	683b      	ldr	r3, [r7, #0]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d10a      	bne.n	80102be <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80102a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102ac:	f383 8811 	msr	BASEPRI, r3
 80102b0:	f3bf 8f6f 	isb	sy
 80102b4:	f3bf 8f4f 	dsb	sy
 80102b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80102ba:	bf00      	nop
 80102bc:	e7fe      	b.n	80102bc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d002      	beq.n	80102ca <xQueueGenericCreateStatic+0x52>
 80102c4:	68bb      	ldr	r3, [r7, #8]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d001      	beq.n	80102ce <xQueueGenericCreateStatic+0x56>
 80102ca:	2301      	movs	r3, #1
 80102cc:	e000      	b.n	80102d0 <xQueueGenericCreateStatic+0x58>
 80102ce:	2300      	movs	r3, #0
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d10a      	bne.n	80102ea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80102d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102d8:	f383 8811 	msr	BASEPRI, r3
 80102dc:	f3bf 8f6f 	isb	sy
 80102e0:	f3bf 8f4f 	dsb	sy
 80102e4:	623b      	str	r3, [r7, #32]
}
 80102e6:	bf00      	nop
 80102e8:	e7fe      	b.n	80102e8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d102      	bne.n	80102f6 <xQueueGenericCreateStatic+0x7e>
 80102f0:	68bb      	ldr	r3, [r7, #8]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d101      	bne.n	80102fa <xQueueGenericCreateStatic+0x82>
 80102f6:	2301      	movs	r3, #1
 80102f8:	e000      	b.n	80102fc <xQueueGenericCreateStatic+0x84>
 80102fa:	2300      	movs	r3, #0
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d10a      	bne.n	8010316 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010304:	f383 8811 	msr	BASEPRI, r3
 8010308:	f3bf 8f6f 	isb	sy
 801030c:	f3bf 8f4f 	dsb	sy
 8010310:	61fb      	str	r3, [r7, #28]
}
 8010312:	bf00      	nop
 8010314:	e7fe      	b.n	8010314 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010316:	2350      	movs	r3, #80	; 0x50
 8010318:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801031a:	697b      	ldr	r3, [r7, #20]
 801031c:	2b50      	cmp	r3, #80	; 0x50
 801031e:	d00a      	beq.n	8010336 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010324:	f383 8811 	msr	BASEPRI, r3
 8010328:	f3bf 8f6f 	isb	sy
 801032c:	f3bf 8f4f 	dsb	sy
 8010330:	61bb      	str	r3, [r7, #24]
}
 8010332:	bf00      	nop
 8010334:	e7fe      	b.n	8010334 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010336:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010338:	683b      	ldr	r3, [r7, #0]
 801033a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801033c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801033e:	2b00      	cmp	r3, #0
 8010340:	d00d      	beq.n	801035e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010344:	2201      	movs	r2, #1
 8010346:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801034a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801034e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010350:	9300      	str	r3, [sp, #0]
 8010352:	4613      	mov	r3, r2
 8010354:	687a      	ldr	r2, [r7, #4]
 8010356:	68b9      	ldr	r1, [r7, #8]
 8010358:	68f8      	ldr	r0, [r7, #12]
 801035a:	f000 f805 	bl	8010368 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801035e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010360:	4618      	mov	r0, r3
 8010362:	3730      	adds	r7, #48	; 0x30
 8010364:	46bd      	mov	sp, r7
 8010366:	bd80      	pop	{r7, pc}

08010368 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010368:	b580      	push	{r7, lr}
 801036a:	b084      	sub	sp, #16
 801036c:	af00      	add	r7, sp, #0
 801036e:	60f8      	str	r0, [r7, #12]
 8010370:	60b9      	str	r1, [r7, #8]
 8010372:	607a      	str	r2, [r7, #4]
 8010374:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010376:	68bb      	ldr	r3, [r7, #8]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d103      	bne.n	8010384 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801037c:	69bb      	ldr	r3, [r7, #24]
 801037e:	69ba      	ldr	r2, [r7, #24]
 8010380:	601a      	str	r2, [r3, #0]
 8010382:	e002      	b.n	801038a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010384:	69bb      	ldr	r3, [r7, #24]
 8010386:	687a      	ldr	r2, [r7, #4]
 8010388:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801038a:	69bb      	ldr	r3, [r7, #24]
 801038c:	68fa      	ldr	r2, [r7, #12]
 801038e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010390:	69bb      	ldr	r3, [r7, #24]
 8010392:	68ba      	ldr	r2, [r7, #8]
 8010394:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010396:	2101      	movs	r1, #1
 8010398:	69b8      	ldr	r0, [r7, #24]
 801039a:	f7ff ff05 	bl	80101a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801039e:	69bb      	ldr	r3, [r7, #24]
 80103a0:	78fa      	ldrb	r2, [r7, #3]
 80103a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80103a6:	bf00      	nop
 80103a8:	3710      	adds	r7, #16
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}
	...

080103b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b08e      	sub	sp, #56	; 0x38
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	60f8      	str	r0, [r7, #12]
 80103b8:	60b9      	str	r1, [r7, #8]
 80103ba:	607a      	str	r2, [r7, #4]
 80103bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80103be:	2300      	movs	r3, #0
 80103c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80103c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d10a      	bne.n	80103e2 <xQueueGenericSend+0x32>
	__asm volatile
 80103cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103d0:	f383 8811 	msr	BASEPRI, r3
 80103d4:	f3bf 8f6f 	isb	sy
 80103d8:	f3bf 8f4f 	dsb	sy
 80103dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80103de:	bf00      	nop
 80103e0:	e7fe      	b.n	80103e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80103e2:	68bb      	ldr	r3, [r7, #8]
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d103      	bne.n	80103f0 <xQueueGenericSend+0x40>
 80103e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d101      	bne.n	80103f4 <xQueueGenericSend+0x44>
 80103f0:	2301      	movs	r3, #1
 80103f2:	e000      	b.n	80103f6 <xQueueGenericSend+0x46>
 80103f4:	2300      	movs	r3, #0
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d10a      	bne.n	8010410 <xQueueGenericSend+0x60>
	__asm volatile
 80103fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103fe:	f383 8811 	msr	BASEPRI, r3
 8010402:	f3bf 8f6f 	isb	sy
 8010406:	f3bf 8f4f 	dsb	sy
 801040a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801040c:	bf00      	nop
 801040e:	e7fe      	b.n	801040e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	2b02      	cmp	r3, #2
 8010414:	d103      	bne.n	801041e <xQueueGenericSend+0x6e>
 8010416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801041a:	2b01      	cmp	r3, #1
 801041c:	d101      	bne.n	8010422 <xQueueGenericSend+0x72>
 801041e:	2301      	movs	r3, #1
 8010420:	e000      	b.n	8010424 <xQueueGenericSend+0x74>
 8010422:	2300      	movs	r3, #0
 8010424:	2b00      	cmp	r3, #0
 8010426:	d10a      	bne.n	801043e <xQueueGenericSend+0x8e>
	__asm volatile
 8010428:	f04f 0350 	mov.w	r3, #80	; 0x50
 801042c:	f383 8811 	msr	BASEPRI, r3
 8010430:	f3bf 8f6f 	isb	sy
 8010434:	f3bf 8f4f 	dsb	sy
 8010438:	623b      	str	r3, [r7, #32]
}
 801043a:	bf00      	nop
 801043c:	e7fe      	b.n	801043c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801043e:	f001 f9e7 	bl	8011810 <xTaskGetSchedulerState>
 8010442:	4603      	mov	r3, r0
 8010444:	2b00      	cmp	r3, #0
 8010446:	d102      	bne.n	801044e <xQueueGenericSend+0x9e>
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d101      	bne.n	8010452 <xQueueGenericSend+0xa2>
 801044e:	2301      	movs	r3, #1
 8010450:	e000      	b.n	8010454 <xQueueGenericSend+0xa4>
 8010452:	2300      	movs	r3, #0
 8010454:	2b00      	cmp	r3, #0
 8010456:	d10a      	bne.n	801046e <xQueueGenericSend+0xbe>
	__asm volatile
 8010458:	f04f 0350 	mov.w	r3, #80	; 0x50
 801045c:	f383 8811 	msr	BASEPRI, r3
 8010460:	f3bf 8f6f 	isb	sy
 8010464:	f3bf 8f4f 	dsb	sy
 8010468:	61fb      	str	r3, [r7, #28]
}
 801046a:	bf00      	nop
 801046c:	e7fe      	b.n	801046c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801046e:	f001 ff29 	bl	80122c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010474:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801047a:	429a      	cmp	r2, r3
 801047c:	d302      	bcc.n	8010484 <xQueueGenericSend+0xd4>
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	2b02      	cmp	r3, #2
 8010482:	d129      	bne.n	80104d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010484:	683a      	ldr	r2, [r7, #0]
 8010486:	68b9      	ldr	r1, [r7, #8]
 8010488:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801048a:	f000 fa0b 	bl	80108a4 <prvCopyDataToQueue>
 801048e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010494:	2b00      	cmp	r3, #0
 8010496:	d010      	beq.n	80104ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049a:	3324      	adds	r3, #36	; 0x24
 801049c:	4618      	mov	r0, r3
 801049e:	f000 fff5 	bl	801148c <xTaskRemoveFromEventList>
 80104a2:	4603      	mov	r3, r0
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d013      	beq.n	80104d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80104a8:	4b3f      	ldr	r3, [pc, #252]	; (80105a8 <xQueueGenericSend+0x1f8>)
 80104aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104ae:	601a      	str	r2, [r3, #0]
 80104b0:	f3bf 8f4f 	dsb	sy
 80104b4:	f3bf 8f6f 	isb	sy
 80104b8:	e00a      	b.n	80104d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80104ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d007      	beq.n	80104d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80104c0:	4b39      	ldr	r3, [pc, #228]	; (80105a8 <xQueueGenericSend+0x1f8>)
 80104c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104c6:	601a      	str	r2, [r3, #0]
 80104c8:	f3bf 8f4f 	dsb	sy
 80104cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80104d0:	f001 ff28 	bl	8012324 <vPortExitCritical>
				return pdPASS;
 80104d4:	2301      	movs	r3, #1
 80104d6:	e063      	b.n	80105a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d103      	bne.n	80104e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80104de:	f001 ff21 	bl	8012324 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80104e2:	2300      	movs	r3, #0
 80104e4:	e05c      	b.n	80105a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80104e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d106      	bne.n	80104fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80104ec:	f107 0314 	add.w	r3, r7, #20
 80104f0:	4618      	mov	r0, r3
 80104f2:	f001 f82f 	bl	8011554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80104f6:	2301      	movs	r3, #1
 80104f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80104fa:	f001 ff13 	bl	8012324 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80104fe:	f000 fd9b 	bl	8011038 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010502:	f001 fedf 	bl	80122c4 <vPortEnterCritical>
 8010506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010508:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801050c:	b25b      	sxtb	r3, r3
 801050e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010512:	d103      	bne.n	801051c <xQueueGenericSend+0x16c>
 8010514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010516:	2200      	movs	r2, #0
 8010518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801051c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801051e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010522:	b25b      	sxtb	r3, r3
 8010524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010528:	d103      	bne.n	8010532 <xQueueGenericSend+0x182>
 801052a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801052c:	2200      	movs	r2, #0
 801052e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010532:	f001 fef7 	bl	8012324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010536:	1d3a      	adds	r2, r7, #4
 8010538:	f107 0314 	add.w	r3, r7, #20
 801053c:	4611      	mov	r1, r2
 801053e:	4618      	mov	r0, r3
 8010540:	f001 f81e 	bl	8011580 <xTaskCheckForTimeOut>
 8010544:	4603      	mov	r3, r0
 8010546:	2b00      	cmp	r3, #0
 8010548:	d124      	bne.n	8010594 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801054a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801054c:	f000 faa2 	bl	8010a94 <prvIsQueueFull>
 8010550:	4603      	mov	r3, r0
 8010552:	2b00      	cmp	r3, #0
 8010554:	d018      	beq.n	8010588 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010558:	3310      	adds	r3, #16
 801055a:	687a      	ldr	r2, [r7, #4]
 801055c:	4611      	mov	r1, r2
 801055e:	4618      	mov	r0, r3
 8010560:	f000 ff44 	bl	80113ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010564:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010566:	f000 fa2d 	bl	80109c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801056a:	f000 fd73 	bl	8011054 <xTaskResumeAll>
 801056e:	4603      	mov	r3, r0
 8010570:	2b00      	cmp	r3, #0
 8010572:	f47f af7c 	bne.w	801046e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8010576:	4b0c      	ldr	r3, [pc, #48]	; (80105a8 <xQueueGenericSend+0x1f8>)
 8010578:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801057c:	601a      	str	r2, [r3, #0]
 801057e:	f3bf 8f4f 	dsb	sy
 8010582:	f3bf 8f6f 	isb	sy
 8010586:	e772      	b.n	801046e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801058a:	f000 fa1b 	bl	80109c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801058e:	f000 fd61 	bl	8011054 <xTaskResumeAll>
 8010592:	e76c      	b.n	801046e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010594:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010596:	f000 fa15 	bl	80109c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801059a:	f000 fd5b 	bl	8011054 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801059e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80105a0:	4618      	mov	r0, r3
 80105a2:	3738      	adds	r7, #56	; 0x38
 80105a4:	46bd      	mov	sp, r7
 80105a6:	bd80      	pop	{r7, pc}
 80105a8:	e000ed04 	.word	0xe000ed04

080105ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b090      	sub	sp, #64	; 0x40
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	60f8      	str	r0, [r7, #12]
 80105b4:	60b9      	str	r1, [r7, #8]
 80105b6:	607a      	str	r2, [r7, #4]
 80105b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80105be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d10a      	bne.n	80105da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80105c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c8:	f383 8811 	msr	BASEPRI, r3
 80105cc:	f3bf 8f6f 	isb	sy
 80105d0:	f3bf 8f4f 	dsb	sy
 80105d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80105d6:	bf00      	nop
 80105d8:	e7fe      	b.n	80105d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80105da:	68bb      	ldr	r3, [r7, #8]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d103      	bne.n	80105e8 <xQueueGenericSendFromISR+0x3c>
 80105e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d101      	bne.n	80105ec <xQueueGenericSendFromISR+0x40>
 80105e8:	2301      	movs	r3, #1
 80105ea:	e000      	b.n	80105ee <xQueueGenericSendFromISR+0x42>
 80105ec:	2300      	movs	r3, #0
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d10a      	bne.n	8010608 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80105f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105f6:	f383 8811 	msr	BASEPRI, r3
 80105fa:	f3bf 8f6f 	isb	sy
 80105fe:	f3bf 8f4f 	dsb	sy
 8010602:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010604:	bf00      	nop
 8010606:	e7fe      	b.n	8010606 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010608:	683b      	ldr	r3, [r7, #0]
 801060a:	2b02      	cmp	r3, #2
 801060c:	d103      	bne.n	8010616 <xQueueGenericSendFromISR+0x6a>
 801060e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010612:	2b01      	cmp	r3, #1
 8010614:	d101      	bne.n	801061a <xQueueGenericSendFromISR+0x6e>
 8010616:	2301      	movs	r3, #1
 8010618:	e000      	b.n	801061c <xQueueGenericSendFromISR+0x70>
 801061a:	2300      	movs	r3, #0
 801061c:	2b00      	cmp	r3, #0
 801061e:	d10a      	bne.n	8010636 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8010620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010624:	f383 8811 	msr	BASEPRI, r3
 8010628:	f3bf 8f6f 	isb	sy
 801062c:	f3bf 8f4f 	dsb	sy
 8010630:	623b      	str	r3, [r7, #32]
}
 8010632:	bf00      	nop
 8010634:	e7fe      	b.n	8010634 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010636:	f001 ff27 	bl	8012488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801063a:	f3ef 8211 	mrs	r2, BASEPRI
 801063e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010642:	f383 8811 	msr	BASEPRI, r3
 8010646:	f3bf 8f6f 	isb	sy
 801064a:	f3bf 8f4f 	dsb	sy
 801064e:	61fa      	str	r2, [r7, #28]
 8010650:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010652:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010654:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801065a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801065c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801065e:	429a      	cmp	r2, r3
 8010660:	d302      	bcc.n	8010668 <xQueueGenericSendFromISR+0xbc>
 8010662:	683b      	ldr	r3, [r7, #0]
 8010664:	2b02      	cmp	r3, #2
 8010666:	d12f      	bne.n	80106c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801066a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801066e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010676:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010678:	683a      	ldr	r2, [r7, #0]
 801067a:	68b9      	ldr	r1, [r7, #8]
 801067c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801067e:	f000 f911 	bl	80108a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010682:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8010686:	f1b3 3fff 	cmp.w	r3, #4294967295
 801068a:	d112      	bne.n	80106b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801068c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801068e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010690:	2b00      	cmp	r3, #0
 8010692:	d016      	beq.n	80106c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010696:	3324      	adds	r3, #36	; 0x24
 8010698:	4618      	mov	r0, r3
 801069a:	f000 fef7 	bl	801148c <xTaskRemoveFromEventList>
 801069e:	4603      	mov	r3, r0
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d00e      	beq.n	80106c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d00b      	beq.n	80106c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	2201      	movs	r2, #1
 80106ae:	601a      	str	r2, [r3, #0]
 80106b0:	e007      	b.n	80106c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80106b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80106b6:	3301      	adds	r3, #1
 80106b8:	b2db      	uxtb	r3, r3
 80106ba:	b25a      	sxtb	r2, r3
 80106bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80106c2:	2301      	movs	r3, #1
 80106c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80106c6:	e001      	b.n	80106cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80106c8:	2300      	movs	r3, #0
 80106ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80106cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80106ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80106d0:	697b      	ldr	r3, [r7, #20]
 80106d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80106d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80106d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3740      	adds	r7, #64	; 0x40
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}
	...

080106e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b08c      	sub	sp, #48	; 0x30
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	60f8      	str	r0, [r7, #12]
 80106ec:	60b9      	str	r1, [r7, #8]
 80106ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80106f0:	2300      	movs	r3, #0
 80106f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80106f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d10a      	bne.n	8010714 <xQueueReceive+0x30>
	__asm volatile
 80106fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010702:	f383 8811 	msr	BASEPRI, r3
 8010706:	f3bf 8f6f 	isb	sy
 801070a:	f3bf 8f4f 	dsb	sy
 801070e:	623b      	str	r3, [r7, #32]
}
 8010710:	bf00      	nop
 8010712:	e7fe      	b.n	8010712 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d103      	bne.n	8010722 <xQueueReceive+0x3e>
 801071a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801071c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801071e:	2b00      	cmp	r3, #0
 8010720:	d101      	bne.n	8010726 <xQueueReceive+0x42>
 8010722:	2301      	movs	r3, #1
 8010724:	e000      	b.n	8010728 <xQueueReceive+0x44>
 8010726:	2300      	movs	r3, #0
 8010728:	2b00      	cmp	r3, #0
 801072a:	d10a      	bne.n	8010742 <xQueueReceive+0x5e>
	__asm volatile
 801072c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010730:	f383 8811 	msr	BASEPRI, r3
 8010734:	f3bf 8f6f 	isb	sy
 8010738:	f3bf 8f4f 	dsb	sy
 801073c:	61fb      	str	r3, [r7, #28]
}
 801073e:	bf00      	nop
 8010740:	e7fe      	b.n	8010740 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010742:	f001 f865 	bl	8011810 <xTaskGetSchedulerState>
 8010746:	4603      	mov	r3, r0
 8010748:	2b00      	cmp	r3, #0
 801074a:	d102      	bne.n	8010752 <xQueueReceive+0x6e>
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2b00      	cmp	r3, #0
 8010750:	d101      	bne.n	8010756 <xQueueReceive+0x72>
 8010752:	2301      	movs	r3, #1
 8010754:	e000      	b.n	8010758 <xQueueReceive+0x74>
 8010756:	2300      	movs	r3, #0
 8010758:	2b00      	cmp	r3, #0
 801075a:	d10a      	bne.n	8010772 <xQueueReceive+0x8e>
	__asm volatile
 801075c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010760:	f383 8811 	msr	BASEPRI, r3
 8010764:	f3bf 8f6f 	isb	sy
 8010768:	f3bf 8f4f 	dsb	sy
 801076c:	61bb      	str	r3, [r7, #24]
}
 801076e:	bf00      	nop
 8010770:	e7fe      	b.n	8010770 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010772:	f001 fda7 	bl	80122c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801077a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801077c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801077e:	2b00      	cmp	r3, #0
 8010780:	d01f      	beq.n	80107c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010782:	68b9      	ldr	r1, [r7, #8]
 8010784:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010786:	f000 f8f7 	bl	8010978 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801078a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801078c:	1e5a      	subs	r2, r3, #1
 801078e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010790:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010794:	691b      	ldr	r3, [r3, #16]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d00f      	beq.n	80107ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801079a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801079c:	3310      	adds	r3, #16
 801079e:	4618      	mov	r0, r3
 80107a0:	f000 fe74 	bl	801148c <xTaskRemoveFromEventList>
 80107a4:	4603      	mov	r3, r0
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d007      	beq.n	80107ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80107aa:	4b3d      	ldr	r3, [pc, #244]	; (80108a0 <xQueueReceive+0x1bc>)
 80107ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107b0:	601a      	str	r2, [r3, #0]
 80107b2:	f3bf 8f4f 	dsb	sy
 80107b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80107ba:	f001 fdb3 	bl	8012324 <vPortExitCritical>
				return pdPASS;
 80107be:	2301      	movs	r3, #1
 80107c0:	e069      	b.n	8010896 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d103      	bne.n	80107d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80107c8:	f001 fdac 	bl	8012324 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80107cc:	2300      	movs	r3, #0
 80107ce:	e062      	b.n	8010896 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80107d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d106      	bne.n	80107e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80107d6:	f107 0310 	add.w	r3, r7, #16
 80107da:	4618      	mov	r0, r3
 80107dc:	f000 feba 	bl	8011554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80107e0:	2301      	movs	r3, #1
 80107e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80107e4:	f001 fd9e 	bl	8012324 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80107e8:	f000 fc26 	bl	8011038 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80107ec:	f001 fd6a 	bl	80122c4 <vPortEnterCritical>
 80107f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80107f6:	b25b      	sxtb	r3, r3
 80107f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107fc:	d103      	bne.n	8010806 <xQueueReceive+0x122>
 80107fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010800:	2200      	movs	r2, #0
 8010802:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010808:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801080c:	b25b      	sxtb	r3, r3
 801080e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010812:	d103      	bne.n	801081c <xQueueReceive+0x138>
 8010814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010816:	2200      	movs	r2, #0
 8010818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801081c:	f001 fd82 	bl	8012324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010820:	1d3a      	adds	r2, r7, #4
 8010822:	f107 0310 	add.w	r3, r7, #16
 8010826:	4611      	mov	r1, r2
 8010828:	4618      	mov	r0, r3
 801082a:	f000 fea9 	bl	8011580 <xTaskCheckForTimeOut>
 801082e:	4603      	mov	r3, r0
 8010830:	2b00      	cmp	r3, #0
 8010832:	d123      	bne.n	801087c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010836:	f000 f917 	bl	8010a68 <prvIsQueueEmpty>
 801083a:	4603      	mov	r3, r0
 801083c:	2b00      	cmp	r3, #0
 801083e:	d017      	beq.n	8010870 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010842:	3324      	adds	r3, #36	; 0x24
 8010844:	687a      	ldr	r2, [r7, #4]
 8010846:	4611      	mov	r1, r2
 8010848:	4618      	mov	r0, r3
 801084a:	f000 fdcf 	bl	80113ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801084e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010850:	f000 f8b8 	bl	80109c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010854:	f000 fbfe 	bl	8011054 <xTaskResumeAll>
 8010858:	4603      	mov	r3, r0
 801085a:	2b00      	cmp	r3, #0
 801085c:	d189      	bne.n	8010772 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 801085e:	4b10      	ldr	r3, [pc, #64]	; (80108a0 <xQueueReceive+0x1bc>)
 8010860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010864:	601a      	str	r2, [r3, #0]
 8010866:	f3bf 8f4f 	dsb	sy
 801086a:	f3bf 8f6f 	isb	sy
 801086e:	e780      	b.n	8010772 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010870:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010872:	f000 f8a7 	bl	80109c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010876:	f000 fbed 	bl	8011054 <xTaskResumeAll>
 801087a:	e77a      	b.n	8010772 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801087c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801087e:	f000 f8a1 	bl	80109c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010882:	f000 fbe7 	bl	8011054 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010886:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010888:	f000 f8ee 	bl	8010a68 <prvIsQueueEmpty>
 801088c:	4603      	mov	r3, r0
 801088e:	2b00      	cmp	r3, #0
 8010890:	f43f af6f 	beq.w	8010772 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010894:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010896:	4618      	mov	r0, r3
 8010898:	3730      	adds	r7, #48	; 0x30
 801089a:	46bd      	mov	sp, r7
 801089c:	bd80      	pop	{r7, pc}
 801089e:	bf00      	nop
 80108a0:	e000ed04 	.word	0xe000ed04

080108a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80108a4:	b580      	push	{r7, lr}
 80108a6:	b086      	sub	sp, #24
 80108a8:	af00      	add	r7, sp, #0
 80108aa:	60f8      	str	r0, [r7, #12]
 80108ac:	60b9      	str	r1, [r7, #8]
 80108ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80108b0:	2300      	movs	r3, #0
 80108b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d10d      	bne.n	80108de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d14d      	bne.n	8010966 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	689b      	ldr	r3, [r3, #8]
 80108ce:	4618      	mov	r0, r3
 80108d0:	f000 ffbc 	bl	801184c <xTaskPriorityDisinherit>
 80108d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	2200      	movs	r2, #0
 80108da:	609a      	str	r2, [r3, #8]
 80108dc:	e043      	b.n	8010966 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d119      	bne.n	8010918 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	6858      	ldr	r0, [r3, #4]
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108ec:	461a      	mov	r2, r3
 80108ee:	68b9      	ldr	r1, [r7, #8]
 80108f0:	f003 f895 	bl	8013a1e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	685a      	ldr	r2, [r3, #4]
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108fc:	441a      	add	r2, r3
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	685a      	ldr	r2, [r3, #4]
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	689b      	ldr	r3, [r3, #8]
 801090a:	429a      	cmp	r2, r3
 801090c:	d32b      	bcc.n	8010966 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	681a      	ldr	r2, [r3, #0]
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	605a      	str	r2, [r3, #4]
 8010916:	e026      	b.n	8010966 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	68d8      	ldr	r0, [r3, #12]
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010920:	461a      	mov	r2, r3
 8010922:	68b9      	ldr	r1, [r7, #8]
 8010924:	f003 f87b 	bl	8013a1e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	68da      	ldr	r2, [r3, #12]
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010930:	425b      	negs	r3, r3
 8010932:	441a      	add	r2, r3
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	68da      	ldr	r2, [r3, #12]
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	429a      	cmp	r2, r3
 8010942:	d207      	bcs.n	8010954 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	689a      	ldr	r2, [r3, #8]
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801094c:	425b      	negs	r3, r3
 801094e:	441a      	add	r2, r3
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2b02      	cmp	r3, #2
 8010958:	d105      	bne.n	8010966 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801095a:	693b      	ldr	r3, [r7, #16]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d002      	beq.n	8010966 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010960:	693b      	ldr	r3, [r7, #16]
 8010962:	3b01      	subs	r3, #1
 8010964:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010966:	693b      	ldr	r3, [r7, #16]
 8010968:	1c5a      	adds	r2, r3, #1
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801096e:	697b      	ldr	r3, [r7, #20]
}
 8010970:	4618      	mov	r0, r3
 8010972:	3718      	adds	r7, #24
 8010974:	46bd      	mov	sp, r7
 8010976:	bd80      	pop	{r7, pc}

08010978 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010978:	b580      	push	{r7, lr}
 801097a:	b082      	sub	sp, #8
 801097c:	af00      	add	r7, sp, #0
 801097e:	6078      	str	r0, [r7, #4]
 8010980:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010986:	2b00      	cmp	r3, #0
 8010988:	d018      	beq.n	80109bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	68da      	ldr	r2, [r3, #12]
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010992:	441a      	add	r2, r3
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	68da      	ldr	r2, [r3, #12]
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	689b      	ldr	r3, [r3, #8]
 80109a0:	429a      	cmp	r2, r3
 80109a2:	d303      	bcc.n	80109ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681a      	ldr	r2, [r3, #0]
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	68d9      	ldr	r1, [r3, #12]
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109b4:	461a      	mov	r2, r3
 80109b6:	6838      	ldr	r0, [r7, #0]
 80109b8:	f003 f831 	bl	8013a1e <memcpy>
	}
}
 80109bc:	bf00      	nop
 80109be:	3708      	adds	r7, #8
 80109c0:	46bd      	mov	sp, r7
 80109c2:	bd80      	pop	{r7, pc}

080109c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80109c4:	b580      	push	{r7, lr}
 80109c6:	b084      	sub	sp, #16
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80109cc:	f001 fc7a 	bl	80122c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80109d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80109d8:	e011      	b.n	80109fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d012      	beq.n	8010a08 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	3324      	adds	r3, #36	; 0x24
 80109e6:	4618      	mov	r0, r3
 80109e8:	f000 fd50 	bl	801148c <xTaskRemoveFromEventList>
 80109ec:	4603      	mov	r3, r0
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d001      	beq.n	80109f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80109f2:	f000 fe27 	bl	8011644 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80109f6:	7bfb      	ldrb	r3, [r7, #15]
 80109f8:	3b01      	subs	r3, #1
 80109fa:	b2db      	uxtb	r3, r3
 80109fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80109fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	dce9      	bgt.n	80109da <prvUnlockQueue+0x16>
 8010a06:	e000      	b.n	8010a0a <prvUnlockQueue+0x46>
					break;
 8010a08:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	22ff      	movs	r2, #255	; 0xff
 8010a0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010a12:	f001 fc87 	bl	8012324 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010a16:	f001 fc55 	bl	80122c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010a20:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010a22:	e011      	b.n	8010a48 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	691b      	ldr	r3, [r3, #16]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d012      	beq.n	8010a52 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	3310      	adds	r3, #16
 8010a30:	4618      	mov	r0, r3
 8010a32:	f000 fd2b 	bl	801148c <xTaskRemoveFromEventList>
 8010a36:	4603      	mov	r3, r0
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d001      	beq.n	8010a40 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010a3c:	f000 fe02 	bl	8011644 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010a40:	7bbb      	ldrb	r3, [r7, #14]
 8010a42:	3b01      	subs	r3, #1
 8010a44:	b2db      	uxtb	r3, r3
 8010a46:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010a48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	dce9      	bgt.n	8010a24 <prvUnlockQueue+0x60>
 8010a50:	e000      	b.n	8010a54 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010a52:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	22ff      	movs	r2, #255	; 0xff
 8010a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010a5c:	f001 fc62 	bl	8012324 <vPortExitCritical>
}
 8010a60:	bf00      	nop
 8010a62:	3710      	adds	r7, #16
 8010a64:	46bd      	mov	sp, r7
 8010a66:	bd80      	pop	{r7, pc}

08010a68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b084      	sub	sp, #16
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a70:	f001 fc28 	bl	80122c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d102      	bne.n	8010a82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010a7c:	2301      	movs	r3, #1
 8010a7e:	60fb      	str	r3, [r7, #12]
 8010a80:	e001      	b.n	8010a86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010a82:	2300      	movs	r3, #0
 8010a84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a86:	f001 fc4d 	bl	8012324 <vPortExitCritical>

	return xReturn;
 8010a8a:	68fb      	ldr	r3, [r7, #12]
}
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	3710      	adds	r7, #16
 8010a90:	46bd      	mov	sp, r7
 8010a92:	bd80      	pop	{r7, pc}

08010a94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b084      	sub	sp, #16
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a9c:	f001 fc12 	bl	80122c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010aa8:	429a      	cmp	r2, r3
 8010aaa:	d102      	bne.n	8010ab2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010aac:	2301      	movs	r3, #1
 8010aae:	60fb      	str	r3, [r7, #12]
 8010ab0:	e001      	b.n	8010ab6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010ab2:	2300      	movs	r3, #0
 8010ab4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010ab6:	f001 fc35 	bl	8012324 <vPortExitCritical>

	return xReturn;
 8010aba:	68fb      	ldr	r3, [r7, #12]
}
 8010abc:	4618      	mov	r0, r3
 8010abe:	3710      	adds	r7, #16
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	bd80      	pop	{r7, pc}

08010ac4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010ac4:	b480      	push	{r7}
 8010ac6:	b085      	sub	sp, #20
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
 8010acc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010ace:	2300      	movs	r3, #0
 8010ad0:	60fb      	str	r3, [r7, #12]
 8010ad2:	e014      	b.n	8010afe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010ad4:	4a0f      	ldr	r2, [pc, #60]	; (8010b14 <vQueueAddToRegistry+0x50>)
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d10b      	bne.n	8010af8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010ae0:	490c      	ldr	r1, [pc, #48]	; (8010b14 <vQueueAddToRegistry+0x50>)
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	683a      	ldr	r2, [r7, #0]
 8010ae6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010aea:	4a0a      	ldr	r2, [pc, #40]	; (8010b14 <vQueueAddToRegistry+0x50>)
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	00db      	lsls	r3, r3, #3
 8010af0:	4413      	add	r3, r2
 8010af2:	687a      	ldr	r2, [r7, #4]
 8010af4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010af6:	e006      	b.n	8010b06 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	3301      	adds	r3, #1
 8010afc:	60fb      	str	r3, [r7, #12]
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	2b07      	cmp	r3, #7
 8010b02:	d9e7      	bls.n	8010ad4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010b04:	bf00      	nop
 8010b06:	bf00      	nop
 8010b08:	3714      	adds	r7, #20
 8010b0a:	46bd      	mov	sp, r7
 8010b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b10:	4770      	bx	lr
 8010b12:	bf00      	nop
 8010b14:	200046d4 	.word	0x200046d4

08010b18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b086      	sub	sp, #24
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	60f8      	str	r0, [r7, #12]
 8010b20:	60b9      	str	r1, [r7, #8]
 8010b22:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010b28:	f001 fbcc 	bl	80122c4 <vPortEnterCritical>
 8010b2c:	697b      	ldr	r3, [r7, #20]
 8010b2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010b32:	b25b      	sxtb	r3, r3
 8010b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b38:	d103      	bne.n	8010b42 <vQueueWaitForMessageRestricted+0x2a>
 8010b3a:	697b      	ldr	r3, [r7, #20]
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010b42:	697b      	ldr	r3, [r7, #20]
 8010b44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010b48:	b25b      	sxtb	r3, r3
 8010b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b4e:	d103      	bne.n	8010b58 <vQueueWaitForMessageRestricted+0x40>
 8010b50:	697b      	ldr	r3, [r7, #20]
 8010b52:	2200      	movs	r2, #0
 8010b54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010b58:	f001 fbe4 	bl	8012324 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010b5c:	697b      	ldr	r3, [r7, #20]
 8010b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d106      	bne.n	8010b72 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	3324      	adds	r3, #36	; 0x24
 8010b68:	687a      	ldr	r2, [r7, #4]
 8010b6a:	68b9      	ldr	r1, [r7, #8]
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	f000 fc61 	bl	8011434 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010b72:	6978      	ldr	r0, [r7, #20]
 8010b74:	f7ff ff26 	bl	80109c4 <prvUnlockQueue>
	}
 8010b78:	bf00      	nop
 8010b7a:	3718      	adds	r7, #24
 8010b7c:	46bd      	mov	sp, r7
 8010b7e:	bd80      	pop	{r7, pc}

08010b80 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b08e      	sub	sp, #56	; 0x38
 8010b84:	af04      	add	r7, sp, #16
 8010b86:	60f8      	str	r0, [r7, #12]
 8010b88:	60b9      	str	r1, [r7, #8]
 8010b8a:	607a      	str	r2, [r7, #4]
 8010b8c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d10a      	bne.n	8010baa <xTaskCreateStatic+0x2a>
	__asm volatile
 8010b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b98:	f383 8811 	msr	BASEPRI, r3
 8010b9c:	f3bf 8f6f 	isb	sy
 8010ba0:	f3bf 8f4f 	dsb	sy
 8010ba4:	623b      	str	r3, [r7, #32]
}
 8010ba6:	bf00      	nop
 8010ba8:	e7fe      	b.n	8010ba8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d10a      	bne.n	8010bc6 <xTaskCreateStatic+0x46>
	__asm volatile
 8010bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bb4:	f383 8811 	msr	BASEPRI, r3
 8010bb8:	f3bf 8f6f 	isb	sy
 8010bbc:	f3bf 8f4f 	dsb	sy
 8010bc0:	61fb      	str	r3, [r7, #28]
}
 8010bc2:	bf00      	nop
 8010bc4:	e7fe      	b.n	8010bc4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010bc6:	23bc      	movs	r3, #188	; 0xbc
 8010bc8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010bca:	693b      	ldr	r3, [r7, #16]
 8010bcc:	2bbc      	cmp	r3, #188	; 0xbc
 8010bce:	d00a      	beq.n	8010be6 <xTaskCreateStatic+0x66>
	__asm volatile
 8010bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bd4:	f383 8811 	msr	BASEPRI, r3
 8010bd8:	f3bf 8f6f 	isb	sy
 8010bdc:	f3bf 8f4f 	dsb	sy
 8010be0:	61bb      	str	r3, [r7, #24]
}
 8010be2:	bf00      	nop
 8010be4:	e7fe      	b.n	8010be4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010be6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d01e      	beq.n	8010c2c <xTaskCreateStatic+0xac>
 8010bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d01b      	beq.n	8010c2c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bf6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010bfc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c00:	2202      	movs	r2, #2
 8010c02:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010c06:	2300      	movs	r3, #0
 8010c08:	9303      	str	r3, [sp, #12]
 8010c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c0c:	9302      	str	r3, [sp, #8]
 8010c0e:	f107 0314 	add.w	r3, r7, #20
 8010c12:	9301      	str	r3, [sp, #4]
 8010c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c16:	9300      	str	r3, [sp, #0]
 8010c18:	683b      	ldr	r3, [r7, #0]
 8010c1a:	687a      	ldr	r2, [r7, #4]
 8010c1c:	68b9      	ldr	r1, [r7, #8]
 8010c1e:	68f8      	ldr	r0, [r7, #12]
 8010c20:	f000 f850 	bl	8010cc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010c24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010c26:	f000 f8f3 	bl	8010e10 <prvAddNewTaskToReadyList>
 8010c2a:	e001      	b.n	8010c30 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010c30:	697b      	ldr	r3, [r7, #20]
	}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3728      	adds	r7, #40	; 0x28
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}

08010c3a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010c3a:	b580      	push	{r7, lr}
 8010c3c:	b08c      	sub	sp, #48	; 0x30
 8010c3e:	af04      	add	r7, sp, #16
 8010c40:	60f8      	str	r0, [r7, #12]
 8010c42:	60b9      	str	r1, [r7, #8]
 8010c44:	603b      	str	r3, [r7, #0]
 8010c46:	4613      	mov	r3, r2
 8010c48:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010c4a:	88fb      	ldrh	r3, [r7, #6]
 8010c4c:	009b      	lsls	r3, r3, #2
 8010c4e:	4618      	mov	r0, r3
 8010c50:	f001 fc5a 	bl	8012508 <pvPortMalloc>
 8010c54:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010c56:	697b      	ldr	r3, [r7, #20]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d00e      	beq.n	8010c7a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010c5c:	20bc      	movs	r0, #188	; 0xbc
 8010c5e:	f001 fc53 	bl	8012508 <pvPortMalloc>
 8010c62:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010c64:	69fb      	ldr	r3, [r7, #28]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d003      	beq.n	8010c72 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	697a      	ldr	r2, [r7, #20]
 8010c6e:	631a      	str	r2, [r3, #48]	; 0x30
 8010c70:	e005      	b.n	8010c7e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010c72:	6978      	ldr	r0, [r7, #20]
 8010c74:	f001 fd14 	bl	80126a0 <vPortFree>
 8010c78:	e001      	b.n	8010c7e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010c7e:	69fb      	ldr	r3, [r7, #28]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d017      	beq.n	8010cb4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010c84:	69fb      	ldr	r3, [r7, #28]
 8010c86:	2200      	movs	r2, #0
 8010c88:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010c8c:	88fa      	ldrh	r2, [r7, #6]
 8010c8e:	2300      	movs	r3, #0
 8010c90:	9303      	str	r3, [sp, #12]
 8010c92:	69fb      	ldr	r3, [r7, #28]
 8010c94:	9302      	str	r3, [sp, #8]
 8010c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c98:	9301      	str	r3, [sp, #4]
 8010c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c9c:	9300      	str	r3, [sp, #0]
 8010c9e:	683b      	ldr	r3, [r7, #0]
 8010ca0:	68b9      	ldr	r1, [r7, #8]
 8010ca2:	68f8      	ldr	r0, [r7, #12]
 8010ca4:	f000 f80e 	bl	8010cc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010ca8:	69f8      	ldr	r0, [r7, #28]
 8010caa:	f000 f8b1 	bl	8010e10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010cae:	2301      	movs	r3, #1
 8010cb0:	61bb      	str	r3, [r7, #24]
 8010cb2:	e002      	b.n	8010cba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8010cb8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010cba:	69bb      	ldr	r3, [r7, #24]
	}
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	3720      	adds	r7, #32
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	bd80      	pop	{r7, pc}

08010cc4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b088      	sub	sp, #32
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	60f8      	str	r0, [r7, #12]
 8010ccc:	60b9      	str	r1, [r7, #8]
 8010cce:	607a      	str	r2, [r7, #4]
 8010cd0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cd4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	009b      	lsls	r3, r3, #2
 8010cda:	461a      	mov	r2, r3
 8010cdc:	21a5      	movs	r1, #165	; 0xa5
 8010cde:	f002 fec6 	bl	8013a6e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ce4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010cec:	3b01      	subs	r3, #1
 8010cee:	009b      	lsls	r3, r3, #2
 8010cf0:	4413      	add	r3, r2
 8010cf2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010cf4:	69bb      	ldr	r3, [r7, #24]
 8010cf6:	f023 0307 	bic.w	r3, r3, #7
 8010cfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010cfc:	69bb      	ldr	r3, [r7, #24]
 8010cfe:	f003 0307 	and.w	r3, r3, #7
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d00a      	beq.n	8010d1c <prvInitialiseNewTask+0x58>
	__asm volatile
 8010d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d0a:	f383 8811 	msr	BASEPRI, r3
 8010d0e:	f3bf 8f6f 	isb	sy
 8010d12:	f3bf 8f4f 	dsb	sy
 8010d16:	617b      	str	r3, [r7, #20]
}
 8010d18:	bf00      	nop
 8010d1a:	e7fe      	b.n	8010d1a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010d1c:	68bb      	ldr	r3, [r7, #8]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d01f      	beq.n	8010d62 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010d22:	2300      	movs	r3, #0
 8010d24:	61fb      	str	r3, [r7, #28]
 8010d26:	e012      	b.n	8010d4e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010d28:	68ba      	ldr	r2, [r7, #8]
 8010d2a:	69fb      	ldr	r3, [r7, #28]
 8010d2c:	4413      	add	r3, r2
 8010d2e:	7819      	ldrb	r1, [r3, #0]
 8010d30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d32:	69fb      	ldr	r3, [r7, #28]
 8010d34:	4413      	add	r3, r2
 8010d36:	3334      	adds	r3, #52	; 0x34
 8010d38:	460a      	mov	r2, r1
 8010d3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010d3c:	68ba      	ldr	r2, [r7, #8]
 8010d3e:	69fb      	ldr	r3, [r7, #28]
 8010d40:	4413      	add	r3, r2
 8010d42:	781b      	ldrb	r3, [r3, #0]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d006      	beq.n	8010d56 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010d48:	69fb      	ldr	r3, [r7, #28]
 8010d4a:	3301      	adds	r3, #1
 8010d4c:	61fb      	str	r3, [r7, #28]
 8010d4e:	69fb      	ldr	r3, [r7, #28]
 8010d50:	2b0f      	cmp	r3, #15
 8010d52:	d9e9      	bls.n	8010d28 <prvInitialiseNewTask+0x64>
 8010d54:	e000      	b.n	8010d58 <prvInitialiseNewTask+0x94>
			{
				break;
 8010d56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d5a:	2200      	movs	r2, #0
 8010d5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010d60:	e003      	b.n	8010d6a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d64:	2200      	movs	r2, #0
 8010d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d6c:	2b37      	cmp	r3, #55	; 0x37
 8010d6e:	d901      	bls.n	8010d74 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010d70:	2337      	movs	r3, #55	; 0x37
 8010d72:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d78:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d7e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d82:	2200      	movs	r2, #0
 8010d84:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d88:	3304      	adds	r3, #4
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	f7ff f978 	bl	8010080 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d92:	3318      	adds	r3, #24
 8010d94:	4618      	mov	r0, r3
 8010d96:	f7ff f973 	bl	8010080 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010da2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010da8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010dae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010db2:	2200      	movs	r2, #0
 8010db4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dba:	2200      	movs	r2, #0
 8010dbc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dc2:	3354      	adds	r3, #84	; 0x54
 8010dc4:	2260      	movs	r2, #96	; 0x60
 8010dc6:	2100      	movs	r1, #0
 8010dc8:	4618      	mov	r0, r3
 8010dca:	f002 fe50 	bl	8013a6e <memset>
 8010dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dd0:	4a0c      	ldr	r2, [pc, #48]	; (8010e04 <prvInitialiseNewTask+0x140>)
 8010dd2:	659a      	str	r2, [r3, #88]	; 0x58
 8010dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dd6:	4a0c      	ldr	r2, [pc, #48]	; (8010e08 <prvInitialiseNewTask+0x144>)
 8010dd8:	65da      	str	r2, [r3, #92]	; 0x5c
 8010dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ddc:	4a0b      	ldr	r2, [pc, #44]	; (8010e0c <prvInitialiseNewTask+0x148>)
 8010dde:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010de0:	683a      	ldr	r2, [r7, #0]
 8010de2:	68f9      	ldr	r1, [r7, #12]
 8010de4:	69b8      	ldr	r0, [r7, #24]
 8010de6:	f001 f941 	bl	801206c <pxPortInitialiseStack>
 8010dea:	4602      	mov	r2, r0
 8010dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d002      	beq.n	8010dfc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010df8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010dfa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010dfc:	bf00      	nop
 8010dfe:	3720      	adds	r7, #32
 8010e00:	46bd      	mov	sp, r7
 8010e02:	bd80      	pop	{r7, pc}
 8010e04:	08016d38 	.word	0x08016d38
 8010e08:	08016d58 	.word	0x08016d58
 8010e0c:	08016d18 	.word	0x08016d18

08010e10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	b082      	sub	sp, #8
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010e18:	f001 fa54 	bl	80122c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010e1c:	4b2d      	ldr	r3, [pc, #180]	; (8010ed4 <prvAddNewTaskToReadyList+0xc4>)
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	3301      	adds	r3, #1
 8010e22:	4a2c      	ldr	r2, [pc, #176]	; (8010ed4 <prvAddNewTaskToReadyList+0xc4>)
 8010e24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010e26:	4b2c      	ldr	r3, [pc, #176]	; (8010ed8 <prvAddNewTaskToReadyList+0xc8>)
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d109      	bne.n	8010e42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010e2e:	4a2a      	ldr	r2, [pc, #168]	; (8010ed8 <prvAddNewTaskToReadyList+0xc8>)
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010e34:	4b27      	ldr	r3, [pc, #156]	; (8010ed4 <prvAddNewTaskToReadyList+0xc4>)
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	2b01      	cmp	r3, #1
 8010e3a:	d110      	bne.n	8010e5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010e3c:	f000 fc26 	bl	801168c <prvInitialiseTaskLists>
 8010e40:	e00d      	b.n	8010e5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010e42:	4b26      	ldr	r3, [pc, #152]	; (8010edc <prvAddNewTaskToReadyList+0xcc>)
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d109      	bne.n	8010e5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010e4a:	4b23      	ldr	r3, [pc, #140]	; (8010ed8 <prvAddNewTaskToReadyList+0xc8>)
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e54:	429a      	cmp	r2, r3
 8010e56:	d802      	bhi.n	8010e5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010e58:	4a1f      	ldr	r2, [pc, #124]	; (8010ed8 <prvAddNewTaskToReadyList+0xc8>)
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010e5e:	4b20      	ldr	r3, [pc, #128]	; (8010ee0 <prvAddNewTaskToReadyList+0xd0>)
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	3301      	adds	r3, #1
 8010e64:	4a1e      	ldr	r2, [pc, #120]	; (8010ee0 <prvAddNewTaskToReadyList+0xd0>)
 8010e66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010e68:	4b1d      	ldr	r3, [pc, #116]	; (8010ee0 <prvAddNewTaskToReadyList+0xd0>)
 8010e6a:	681a      	ldr	r2, [r3, #0]
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e74:	4b1b      	ldr	r3, [pc, #108]	; (8010ee4 <prvAddNewTaskToReadyList+0xd4>)
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	429a      	cmp	r2, r3
 8010e7a:	d903      	bls.n	8010e84 <prvAddNewTaskToReadyList+0x74>
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e80:	4a18      	ldr	r2, [pc, #96]	; (8010ee4 <prvAddNewTaskToReadyList+0xd4>)
 8010e82:	6013      	str	r3, [r2, #0]
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e88:	4613      	mov	r3, r2
 8010e8a:	009b      	lsls	r3, r3, #2
 8010e8c:	4413      	add	r3, r2
 8010e8e:	009b      	lsls	r3, r3, #2
 8010e90:	4a15      	ldr	r2, [pc, #84]	; (8010ee8 <prvAddNewTaskToReadyList+0xd8>)
 8010e92:	441a      	add	r2, r3
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	3304      	adds	r3, #4
 8010e98:	4619      	mov	r1, r3
 8010e9a:	4610      	mov	r0, r2
 8010e9c:	f7ff f8fd 	bl	801009a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010ea0:	f001 fa40 	bl	8012324 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010ea4:	4b0d      	ldr	r3, [pc, #52]	; (8010edc <prvAddNewTaskToReadyList+0xcc>)
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d00e      	beq.n	8010eca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010eac:	4b0a      	ldr	r3, [pc, #40]	; (8010ed8 <prvAddNewTaskToReadyList+0xc8>)
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	d207      	bcs.n	8010eca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010eba:	4b0c      	ldr	r3, [pc, #48]	; (8010eec <prvAddNewTaskToReadyList+0xdc>)
 8010ebc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ec0:	601a      	str	r2, [r3, #0]
 8010ec2:	f3bf 8f4f 	dsb	sy
 8010ec6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010eca:	bf00      	nop
 8010ecc:	3708      	adds	r7, #8
 8010ece:	46bd      	mov	sp, r7
 8010ed0:	bd80      	pop	{r7, pc}
 8010ed2:	bf00      	nop
 8010ed4:	20004be8 	.word	0x20004be8
 8010ed8:	20004714 	.word	0x20004714
 8010edc:	20004bf4 	.word	0x20004bf4
 8010ee0:	20004c04 	.word	0x20004c04
 8010ee4:	20004bf0 	.word	0x20004bf0
 8010ee8:	20004718 	.word	0x20004718
 8010eec:	e000ed04 	.word	0xe000ed04

08010ef0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b084      	sub	sp, #16
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010ef8:	2300      	movs	r3, #0
 8010efa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d017      	beq.n	8010f32 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010f02:	4b13      	ldr	r3, [pc, #76]	; (8010f50 <vTaskDelay+0x60>)
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d00a      	beq.n	8010f20 <vTaskDelay+0x30>
	__asm volatile
 8010f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f0e:	f383 8811 	msr	BASEPRI, r3
 8010f12:	f3bf 8f6f 	isb	sy
 8010f16:	f3bf 8f4f 	dsb	sy
 8010f1a:	60bb      	str	r3, [r7, #8]
}
 8010f1c:	bf00      	nop
 8010f1e:	e7fe      	b.n	8010f1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010f20:	f000 f88a 	bl	8011038 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010f24:	2100      	movs	r1, #0
 8010f26:	6878      	ldr	r0, [r7, #4]
 8010f28:	f000 fcfe 	bl	8011928 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010f2c:	f000 f892 	bl	8011054 <xTaskResumeAll>
 8010f30:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d107      	bne.n	8010f48 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8010f38:	4b06      	ldr	r3, [pc, #24]	; (8010f54 <vTaskDelay+0x64>)
 8010f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f3e:	601a      	str	r2, [r3, #0]
 8010f40:	f3bf 8f4f 	dsb	sy
 8010f44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010f48:	bf00      	nop
 8010f4a:	3710      	adds	r7, #16
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}
 8010f50:	20004c10 	.word	0x20004c10
 8010f54:	e000ed04 	.word	0xe000ed04

08010f58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b08a      	sub	sp, #40	; 0x28
 8010f5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010f5e:	2300      	movs	r3, #0
 8010f60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010f62:	2300      	movs	r3, #0
 8010f64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010f66:	463a      	mov	r2, r7
 8010f68:	1d39      	adds	r1, r7, #4
 8010f6a:	f107 0308 	add.w	r3, r7, #8
 8010f6e:	4618      	mov	r0, r3
 8010f70:	f7ff f832 	bl	800ffd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010f74:	6839      	ldr	r1, [r7, #0]
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	68ba      	ldr	r2, [r7, #8]
 8010f7a:	9202      	str	r2, [sp, #8]
 8010f7c:	9301      	str	r3, [sp, #4]
 8010f7e:	2300      	movs	r3, #0
 8010f80:	9300      	str	r3, [sp, #0]
 8010f82:	2300      	movs	r3, #0
 8010f84:	460a      	mov	r2, r1
 8010f86:	4924      	ldr	r1, [pc, #144]	; (8011018 <vTaskStartScheduler+0xc0>)
 8010f88:	4824      	ldr	r0, [pc, #144]	; (801101c <vTaskStartScheduler+0xc4>)
 8010f8a:	f7ff fdf9 	bl	8010b80 <xTaskCreateStatic>
 8010f8e:	4603      	mov	r3, r0
 8010f90:	4a23      	ldr	r2, [pc, #140]	; (8011020 <vTaskStartScheduler+0xc8>)
 8010f92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010f94:	4b22      	ldr	r3, [pc, #136]	; (8011020 <vTaskStartScheduler+0xc8>)
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d002      	beq.n	8010fa2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010f9c:	2301      	movs	r3, #1
 8010f9e:	617b      	str	r3, [r7, #20]
 8010fa0:	e001      	b.n	8010fa6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010fa6:	697b      	ldr	r3, [r7, #20]
 8010fa8:	2b01      	cmp	r3, #1
 8010faa:	d102      	bne.n	8010fb2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010fac:	f000 fd10 	bl	80119d0 <xTimerCreateTimerTask>
 8010fb0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010fb2:	697b      	ldr	r3, [r7, #20]
 8010fb4:	2b01      	cmp	r3, #1
 8010fb6:	d11b      	bne.n	8010ff0 <vTaskStartScheduler+0x98>
	__asm volatile
 8010fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fbc:	f383 8811 	msr	BASEPRI, r3
 8010fc0:	f3bf 8f6f 	isb	sy
 8010fc4:	f3bf 8f4f 	dsb	sy
 8010fc8:	613b      	str	r3, [r7, #16]
}
 8010fca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010fcc:	4b15      	ldr	r3, [pc, #84]	; (8011024 <vTaskStartScheduler+0xcc>)
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	3354      	adds	r3, #84	; 0x54
 8010fd2:	4a15      	ldr	r2, [pc, #84]	; (8011028 <vTaskStartScheduler+0xd0>)
 8010fd4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010fd6:	4b15      	ldr	r3, [pc, #84]	; (801102c <vTaskStartScheduler+0xd4>)
 8010fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8010fdc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010fde:	4b14      	ldr	r3, [pc, #80]	; (8011030 <vTaskStartScheduler+0xd8>)
 8010fe0:	2201      	movs	r2, #1
 8010fe2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010fe4:	4b13      	ldr	r3, [pc, #76]	; (8011034 <vTaskStartScheduler+0xdc>)
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010fea:	f001 f8c9 	bl	8012180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010fee:	e00e      	b.n	801100e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ff6:	d10a      	bne.n	801100e <vTaskStartScheduler+0xb6>
	__asm volatile
 8010ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ffc:	f383 8811 	msr	BASEPRI, r3
 8011000:	f3bf 8f6f 	isb	sy
 8011004:	f3bf 8f4f 	dsb	sy
 8011008:	60fb      	str	r3, [r7, #12]
}
 801100a:	bf00      	nop
 801100c:	e7fe      	b.n	801100c <vTaskStartScheduler+0xb4>
}
 801100e:	bf00      	nop
 8011010:	3718      	adds	r7, #24
 8011012:	46bd      	mov	sp, r7
 8011014:	bd80      	pop	{r7, pc}
 8011016:	bf00      	nop
 8011018:	080168f4 	.word	0x080168f4
 801101c:	0801165d 	.word	0x0801165d
 8011020:	20004c0c 	.word	0x20004c0c
 8011024:	20004714 	.word	0x20004714
 8011028:	2000039c 	.word	0x2000039c
 801102c:	20004c08 	.word	0x20004c08
 8011030:	20004bf4 	.word	0x20004bf4
 8011034:	20004bec 	.word	0x20004bec

08011038 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011038:	b480      	push	{r7}
 801103a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801103c:	4b04      	ldr	r3, [pc, #16]	; (8011050 <vTaskSuspendAll+0x18>)
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	3301      	adds	r3, #1
 8011042:	4a03      	ldr	r2, [pc, #12]	; (8011050 <vTaskSuspendAll+0x18>)
 8011044:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011046:	bf00      	nop
 8011048:	46bd      	mov	sp, r7
 801104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104e:	4770      	bx	lr
 8011050:	20004c10 	.word	0x20004c10

08011054 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b084      	sub	sp, #16
 8011058:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801105a:	2300      	movs	r3, #0
 801105c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801105e:	2300      	movs	r3, #0
 8011060:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011062:	4b42      	ldr	r3, [pc, #264]	; (801116c <xTaskResumeAll+0x118>)
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d10a      	bne.n	8011080 <xTaskResumeAll+0x2c>
	__asm volatile
 801106a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801106e:	f383 8811 	msr	BASEPRI, r3
 8011072:	f3bf 8f6f 	isb	sy
 8011076:	f3bf 8f4f 	dsb	sy
 801107a:	603b      	str	r3, [r7, #0]
}
 801107c:	bf00      	nop
 801107e:	e7fe      	b.n	801107e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011080:	f001 f920 	bl	80122c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011084:	4b39      	ldr	r3, [pc, #228]	; (801116c <xTaskResumeAll+0x118>)
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	3b01      	subs	r3, #1
 801108a:	4a38      	ldr	r2, [pc, #224]	; (801116c <xTaskResumeAll+0x118>)
 801108c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801108e:	4b37      	ldr	r3, [pc, #220]	; (801116c <xTaskResumeAll+0x118>)
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d162      	bne.n	801115c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011096:	4b36      	ldr	r3, [pc, #216]	; (8011170 <xTaskResumeAll+0x11c>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d05e      	beq.n	801115c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801109e:	e02f      	b.n	8011100 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110a0:	4b34      	ldr	r3, [pc, #208]	; (8011174 <xTaskResumeAll+0x120>)
 80110a2:	68db      	ldr	r3, [r3, #12]
 80110a4:	68db      	ldr	r3, [r3, #12]
 80110a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	3318      	adds	r3, #24
 80110ac:	4618      	mov	r0, r3
 80110ae:	f7ff f851 	bl	8010154 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	3304      	adds	r3, #4
 80110b6:	4618      	mov	r0, r3
 80110b8:	f7ff f84c 	bl	8010154 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110c0:	4b2d      	ldr	r3, [pc, #180]	; (8011178 <xTaskResumeAll+0x124>)
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	429a      	cmp	r2, r3
 80110c6:	d903      	bls.n	80110d0 <xTaskResumeAll+0x7c>
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110cc:	4a2a      	ldr	r2, [pc, #168]	; (8011178 <xTaskResumeAll+0x124>)
 80110ce:	6013      	str	r3, [r2, #0]
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110d4:	4613      	mov	r3, r2
 80110d6:	009b      	lsls	r3, r3, #2
 80110d8:	4413      	add	r3, r2
 80110da:	009b      	lsls	r3, r3, #2
 80110dc:	4a27      	ldr	r2, [pc, #156]	; (801117c <xTaskResumeAll+0x128>)
 80110de:	441a      	add	r2, r3
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	3304      	adds	r3, #4
 80110e4:	4619      	mov	r1, r3
 80110e6:	4610      	mov	r0, r2
 80110e8:	f7fe ffd7 	bl	801009a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110f0:	4b23      	ldr	r3, [pc, #140]	; (8011180 <xTaskResumeAll+0x12c>)
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110f6:	429a      	cmp	r2, r3
 80110f8:	d302      	bcc.n	8011100 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80110fa:	4b22      	ldr	r3, [pc, #136]	; (8011184 <xTaskResumeAll+0x130>)
 80110fc:	2201      	movs	r2, #1
 80110fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011100:	4b1c      	ldr	r3, [pc, #112]	; (8011174 <xTaskResumeAll+0x120>)
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d1cb      	bne.n	80110a0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d001      	beq.n	8011112 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801110e:	f000 fb5f 	bl	80117d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011112:	4b1d      	ldr	r3, [pc, #116]	; (8011188 <xTaskResumeAll+0x134>)
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d010      	beq.n	8011140 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801111e:	f000 f847 	bl	80111b0 <xTaskIncrementTick>
 8011122:	4603      	mov	r3, r0
 8011124:	2b00      	cmp	r3, #0
 8011126:	d002      	beq.n	801112e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011128:	4b16      	ldr	r3, [pc, #88]	; (8011184 <xTaskResumeAll+0x130>)
 801112a:	2201      	movs	r2, #1
 801112c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	3b01      	subs	r3, #1
 8011132:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d1f1      	bne.n	801111e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801113a:	4b13      	ldr	r3, [pc, #76]	; (8011188 <xTaskResumeAll+0x134>)
 801113c:	2200      	movs	r2, #0
 801113e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011140:	4b10      	ldr	r3, [pc, #64]	; (8011184 <xTaskResumeAll+0x130>)
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d009      	beq.n	801115c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011148:	2301      	movs	r3, #1
 801114a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801114c:	4b0f      	ldr	r3, [pc, #60]	; (801118c <xTaskResumeAll+0x138>)
 801114e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011152:	601a      	str	r2, [r3, #0]
 8011154:	f3bf 8f4f 	dsb	sy
 8011158:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801115c:	f001 f8e2 	bl	8012324 <vPortExitCritical>

	return xAlreadyYielded;
 8011160:	68bb      	ldr	r3, [r7, #8]
}
 8011162:	4618      	mov	r0, r3
 8011164:	3710      	adds	r7, #16
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}
 801116a:	bf00      	nop
 801116c:	20004c10 	.word	0x20004c10
 8011170:	20004be8 	.word	0x20004be8
 8011174:	20004ba8 	.word	0x20004ba8
 8011178:	20004bf0 	.word	0x20004bf0
 801117c:	20004718 	.word	0x20004718
 8011180:	20004714 	.word	0x20004714
 8011184:	20004bfc 	.word	0x20004bfc
 8011188:	20004bf8 	.word	0x20004bf8
 801118c:	e000ed04 	.word	0xe000ed04

08011190 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011190:	b480      	push	{r7}
 8011192:	b083      	sub	sp, #12
 8011194:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011196:	4b05      	ldr	r3, [pc, #20]	; (80111ac <xTaskGetTickCount+0x1c>)
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801119c:	687b      	ldr	r3, [r7, #4]
}
 801119e:	4618      	mov	r0, r3
 80111a0:	370c      	adds	r7, #12
 80111a2:	46bd      	mov	sp, r7
 80111a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a8:	4770      	bx	lr
 80111aa:	bf00      	nop
 80111ac:	20004bec 	.word	0x20004bec

080111b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b086      	sub	sp, #24
 80111b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80111b6:	2300      	movs	r3, #0
 80111b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111ba:	4b4f      	ldr	r3, [pc, #316]	; (80112f8 <xTaskIncrementTick+0x148>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	f040 808f 	bne.w	80112e2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80111c4:	4b4d      	ldr	r3, [pc, #308]	; (80112fc <xTaskIncrementTick+0x14c>)
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	3301      	adds	r3, #1
 80111ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80111cc:	4a4b      	ldr	r2, [pc, #300]	; (80112fc <xTaskIncrementTick+0x14c>)
 80111ce:	693b      	ldr	r3, [r7, #16]
 80111d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80111d2:	693b      	ldr	r3, [r7, #16]
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d120      	bne.n	801121a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80111d8:	4b49      	ldr	r3, [pc, #292]	; (8011300 <xTaskIncrementTick+0x150>)
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d00a      	beq.n	80111f8 <xTaskIncrementTick+0x48>
	__asm volatile
 80111e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111e6:	f383 8811 	msr	BASEPRI, r3
 80111ea:	f3bf 8f6f 	isb	sy
 80111ee:	f3bf 8f4f 	dsb	sy
 80111f2:	603b      	str	r3, [r7, #0]
}
 80111f4:	bf00      	nop
 80111f6:	e7fe      	b.n	80111f6 <xTaskIncrementTick+0x46>
 80111f8:	4b41      	ldr	r3, [pc, #260]	; (8011300 <xTaskIncrementTick+0x150>)
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	60fb      	str	r3, [r7, #12]
 80111fe:	4b41      	ldr	r3, [pc, #260]	; (8011304 <xTaskIncrementTick+0x154>)
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	4a3f      	ldr	r2, [pc, #252]	; (8011300 <xTaskIncrementTick+0x150>)
 8011204:	6013      	str	r3, [r2, #0]
 8011206:	4a3f      	ldr	r2, [pc, #252]	; (8011304 <xTaskIncrementTick+0x154>)
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	6013      	str	r3, [r2, #0]
 801120c:	4b3e      	ldr	r3, [pc, #248]	; (8011308 <xTaskIncrementTick+0x158>)
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	3301      	adds	r3, #1
 8011212:	4a3d      	ldr	r2, [pc, #244]	; (8011308 <xTaskIncrementTick+0x158>)
 8011214:	6013      	str	r3, [r2, #0]
 8011216:	f000 fadb 	bl	80117d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801121a:	4b3c      	ldr	r3, [pc, #240]	; (801130c <xTaskIncrementTick+0x15c>)
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	693a      	ldr	r2, [r7, #16]
 8011220:	429a      	cmp	r2, r3
 8011222:	d349      	bcc.n	80112b8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011224:	4b36      	ldr	r3, [pc, #216]	; (8011300 <xTaskIncrementTick+0x150>)
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	2b00      	cmp	r3, #0
 801122c:	d104      	bne.n	8011238 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801122e:	4b37      	ldr	r3, [pc, #220]	; (801130c <xTaskIncrementTick+0x15c>)
 8011230:	f04f 32ff 	mov.w	r2, #4294967295
 8011234:	601a      	str	r2, [r3, #0]
					break;
 8011236:	e03f      	b.n	80112b8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011238:	4b31      	ldr	r3, [pc, #196]	; (8011300 <xTaskIncrementTick+0x150>)
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	68db      	ldr	r3, [r3, #12]
 801123e:	68db      	ldr	r3, [r3, #12]
 8011240:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011242:	68bb      	ldr	r3, [r7, #8]
 8011244:	685b      	ldr	r3, [r3, #4]
 8011246:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011248:	693a      	ldr	r2, [r7, #16]
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	429a      	cmp	r2, r3
 801124e:	d203      	bcs.n	8011258 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011250:	4a2e      	ldr	r2, [pc, #184]	; (801130c <xTaskIncrementTick+0x15c>)
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011256:	e02f      	b.n	80112b8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011258:	68bb      	ldr	r3, [r7, #8]
 801125a:	3304      	adds	r3, #4
 801125c:	4618      	mov	r0, r3
 801125e:	f7fe ff79 	bl	8010154 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011262:	68bb      	ldr	r3, [r7, #8]
 8011264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011266:	2b00      	cmp	r3, #0
 8011268:	d004      	beq.n	8011274 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801126a:	68bb      	ldr	r3, [r7, #8]
 801126c:	3318      	adds	r3, #24
 801126e:	4618      	mov	r0, r3
 8011270:	f7fe ff70 	bl	8010154 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011274:	68bb      	ldr	r3, [r7, #8]
 8011276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011278:	4b25      	ldr	r3, [pc, #148]	; (8011310 <xTaskIncrementTick+0x160>)
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	429a      	cmp	r2, r3
 801127e:	d903      	bls.n	8011288 <xTaskIncrementTick+0xd8>
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011284:	4a22      	ldr	r2, [pc, #136]	; (8011310 <xTaskIncrementTick+0x160>)
 8011286:	6013      	str	r3, [r2, #0]
 8011288:	68bb      	ldr	r3, [r7, #8]
 801128a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801128c:	4613      	mov	r3, r2
 801128e:	009b      	lsls	r3, r3, #2
 8011290:	4413      	add	r3, r2
 8011292:	009b      	lsls	r3, r3, #2
 8011294:	4a1f      	ldr	r2, [pc, #124]	; (8011314 <xTaskIncrementTick+0x164>)
 8011296:	441a      	add	r2, r3
 8011298:	68bb      	ldr	r3, [r7, #8]
 801129a:	3304      	adds	r3, #4
 801129c:	4619      	mov	r1, r3
 801129e:	4610      	mov	r0, r2
 80112a0:	f7fe fefb 	bl	801009a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80112a4:	68bb      	ldr	r3, [r7, #8]
 80112a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112a8:	4b1b      	ldr	r3, [pc, #108]	; (8011318 <xTaskIncrementTick+0x168>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112ae:	429a      	cmp	r2, r3
 80112b0:	d3b8      	bcc.n	8011224 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80112b2:	2301      	movs	r3, #1
 80112b4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80112b6:	e7b5      	b.n	8011224 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80112b8:	4b17      	ldr	r3, [pc, #92]	; (8011318 <xTaskIncrementTick+0x168>)
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112be:	4915      	ldr	r1, [pc, #84]	; (8011314 <xTaskIncrementTick+0x164>)
 80112c0:	4613      	mov	r3, r2
 80112c2:	009b      	lsls	r3, r3, #2
 80112c4:	4413      	add	r3, r2
 80112c6:	009b      	lsls	r3, r3, #2
 80112c8:	440b      	add	r3, r1
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	2b01      	cmp	r3, #1
 80112ce:	d901      	bls.n	80112d4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80112d0:	2301      	movs	r3, #1
 80112d2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80112d4:	4b11      	ldr	r3, [pc, #68]	; (801131c <xTaskIncrementTick+0x16c>)
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d007      	beq.n	80112ec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80112dc:	2301      	movs	r3, #1
 80112de:	617b      	str	r3, [r7, #20]
 80112e0:	e004      	b.n	80112ec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80112e2:	4b0f      	ldr	r3, [pc, #60]	; (8011320 <xTaskIncrementTick+0x170>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	3301      	adds	r3, #1
 80112e8:	4a0d      	ldr	r2, [pc, #52]	; (8011320 <xTaskIncrementTick+0x170>)
 80112ea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80112ec:	697b      	ldr	r3, [r7, #20]
}
 80112ee:	4618      	mov	r0, r3
 80112f0:	3718      	adds	r7, #24
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
 80112f6:	bf00      	nop
 80112f8:	20004c10 	.word	0x20004c10
 80112fc:	20004bec 	.word	0x20004bec
 8011300:	20004ba0 	.word	0x20004ba0
 8011304:	20004ba4 	.word	0x20004ba4
 8011308:	20004c00 	.word	0x20004c00
 801130c:	20004c08 	.word	0x20004c08
 8011310:	20004bf0 	.word	0x20004bf0
 8011314:	20004718 	.word	0x20004718
 8011318:	20004714 	.word	0x20004714
 801131c:	20004bfc 	.word	0x20004bfc
 8011320:	20004bf8 	.word	0x20004bf8

08011324 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011324:	b480      	push	{r7}
 8011326:	b085      	sub	sp, #20
 8011328:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801132a:	4b2a      	ldr	r3, [pc, #168]	; (80113d4 <vTaskSwitchContext+0xb0>)
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d003      	beq.n	801133a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011332:	4b29      	ldr	r3, [pc, #164]	; (80113d8 <vTaskSwitchContext+0xb4>)
 8011334:	2201      	movs	r2, #1
 8011336:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011338:	e046      	b.n	80113c8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 801133a:	4b27      	ldr	r3, [pc, #156]	; (80113d8 <vTaskSwitchContext+0xb4>)
 801133c:	2200      	movs	r2, #0
 801133e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011340:	4b26      	ldr	r3, [pc, #152]	; (80113dc <vTaskSwitchContext+0xb8>)
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	60fb      	str	r3, [r7, #12]
 8011346:	e010      	b.n	801136a <vTaskSwitchContext+0x46>
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d10a      	bne.n	8011364 <vTaskSwitchContext+0x40>
	__asm volatile
 801134e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011352:	f383 8811 	msr	BASEPRI, r3
 8011356:	f3bf 8f6f 	isb	sy
 801135a:	f3bf 8f4f 	dsb	sy
 801135e:	607b      	str	r3, [r7, #4]
}
 8011360:	bf00      	nop
 8011362:	e7fe      	b.n	8011362 <vTaskSwitchContext+0x3e>
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	3b01      	subs	r3, #1
 8011368:	60fb      	str	r3, [r7, #12]
 801136a:	491d      	ldr	r1, [pc, #116]	; (80113e0 <vTaskSwitchContext+0xbc>)
 801136c:	68fa      	ldr	r2, [r7, #12]
 801136e:	4613      	mov	r3, r2
 8011370:	009b      	lsls	r3, r3, #2
 8011372:	4413      	add	r3, r2
 8011374:	009b      	lsls	r3, r3, #2
 8011376:	440b      	add	r3, r1
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	2b00      	cmp	r3, #0
 801137c:	d0e4      	beq.n	8011348 <vTaskSwitchContext+0x24>
 801137e:	68fa      	ldr	r2, [r7, #12]
 8011380:	4613      	mov	r3, r2
 8011382:	009b      	lsls	r3, r3, #2
 8011384:	4413      	add	r3, r2
 8011386:	009b      	lsls	r3, r3, #2
 8011388:	4a15      	ldr	r2, [pc, #84]	; (80113e0 <vTaskSwitchContext+0xbc>)
 801138a:	4413      	add	r3, r2
 801138c:	60bb      	str	r3, [r7, #8]
 801138e:	68bb      	ldr	r3, [r7, #8]
 8011390:	685b      	ldr	r3, [r3, #4]
 8011392:	685a      	ldr	r2, [r3, #4]
 8011394:	68bb      	ldr	r3, [r7, #8]
 8011396:	605a      	str	r2, [r3, #4]
 8011398:	68bb      	ldr	r3, [r7, #8]
 801139a:	685a      	ldr	r2, [r3, #4]
 801139c:	68bb      	ldr	r3, [r7, #8]
 801139e:	3308      	adds	r3, #8
 80113a0:	429a      	cmp	r2, r3
 80113a2:	d104      	bne.n	80113ae <vTaskSwitchContext+0x8a>
 80113a4:	68bb      	ldr	r3, [r7, #8]
 80113a6:	685b      	ldr	r3, [r3, #4]
 80113a8:	685a      	ldr	r2, [r3, #4]
 80113aa:	68bb      	ldr	r3, [r7, #8]
 80113ac:	605a      	str	r2, [r3, #4]
 80113ae:	68bb      	ldr	r3, [r7, #8]
 80113b0:	685b      	ldr	r3, [r3, #4]
 80113b2:	68db      	ldr	r3, [r3, #12]
 80113b4:	4a0b      	ldr	r2, [pc, #44]	; (80113e4 <vTaskSwitchContext+0xc0>)
 80113b6:	6013      	str	r3, [r2, #0]
 80113b8:	4a08      	ldr	r2, [pc, #32]	; (80113dc <vTaskSwitchContext+0xb8>)
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80113be:	4b09      	ldr	r3, [pc, #36]	; (80113e4 <vTaskSwitchContext+0xc0>)
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	3354      	adds	r3, #84	; 0x54
 80113c4:	4a08      	ldr	r2, [pc, #32]	; (80113e8 <vTaskSwitchContext+0xc4>)
 80113c6:	6013      	str	r3, [r2, #0]
}
 80113c8:	bf00      	nop
 80113ca:	3714      	adds	r7, #20
 80113cc:	46bd      	mov	sp, r7
 80113ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d2:	4770      	bx	lr
 80113d4:	20004c10 	.word	0x20004c10
 80113d8:	20004bfc 	.word	0x20004bfc
 80113dc:	20004bf0 	.word	0x20004bf0
 80113e0:	20004718 	.word	0x20004718
 80113e4:	20004714 	.word	0x20004714
 80113e8:	2000039c 	.word	0x2000039c

080113ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b084      	sub	sp, #16
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
 80113f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d10a      	bne.n	8011412 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80113fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011400:	f383 8811 	msr	BASEPRI, r3
 8011404:	f3bf 8f6f 	isb	sy
 8011408:	f3bf 8f4f 	dsb	sy
 801140c:	60fb      	str	r3, [r7, #12]
}
 801140e:	bf00      	nop
 8011410:	e7fe      	b.n	8011410 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011412:	4b07      	ldr	r3, [pc, #28]	; (8011430 <vTaskPlaceOnEventList+0x44>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	3318      	adds	r3, #24
 8011418:	4619      	mov	r1, r3
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f7fe fe61 	bl	80100e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011420:	2101      	movs	r1, #1
 8011422:	6838      	ldr	r0, [r7, #0]
 8011424:	f000 fa80 	bl	8011928 <prvAddCurrentTaskToDelayedList>
}
 8011428:	bf00      	nop
 801142a:	3710      	adds	r7, #16
 801142c:	46bd      	mov	sp, r7
 801142e:	bd80      	pop	{r7, pc}
 8011430:	20004714 	.word	0x20004714

08011434 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011434:	b580      	push	{r7, lr}
 8011436:	b086      	sub	sp, #24
 8011438:	af00      	add	r7, sp, #0
 801143a:	60f8      	str	r0, [r7, #12]
 801143c:	60b9      	str	r1, [r7, #8]
 801143e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	2b00      	cmp	r3, #0
 8011444:	d10a      	bne.n	801145c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8011446:	f04f 0350 	mov.w	r3, #80	; 0x50
 801144a:	f383 8811 	msr	BASEPRI, r3
 801144e:	f3bf 8f6f 	isb	sy
 8011452:	f3bf 8f4f 	dsb	sy
 8011456:	617b      	str	r3, [r7, #20]
}
 8011458:	bf00      	nop
 801145a:	e7fe      	b.n	801145a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801145c:	4b0a      	ldr	r3, [pc, #40]	; (8011488 <vTaskPlaceOnEventListRestricted+0x54>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	3318      	adds	r3, #24
 8011462:	4619      	mov	r1, r3
 8011464:	68f8      	ldr	r0, [r7, #12]
 8011466:	f7fe fe18 	bl	801009a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	2b00      	cmp	r3, #0
 801146e:	d002      	beq.n	8011476 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8011470:	f04f 33ff 	mov.w	r3, #4294967295
 8011474:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011476:	6879      	ldr	r1, [r7, #4]
 8011478:	68b8      	ldr	r0, [r7, #8]
 801147a:	f000 fa55 	bl	8011928 <prvAddCurrentTaskToDelayedList>
	}
 801147e:	bf00      	nop
 8011480:	3718      	adds	r7, #24
 8011482:	46bd      	mov	sp, r7
 8011484:	bd80      	pop	{r7, pc}
 8011486:	bf00      	nop
 8011488:	20004714 	.word	0x20004714

0801148c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b086      	sub	sp, #24
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	68db      	ldr	r3, [r3, #12]
 8011498:	68db      	ldr	r3, [r3, #12]
 801149a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d10a      	bne.n	80114b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80114a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114a6:	f383 8811 	msr	BASEPRI, r3
 80114aa:	f3bf 8f6f 	isb	sy
 80114ae:	f3bf 8f4f 	dsb	sy
 80114b2:	60fb      	str	r3, [r7, #12]
}
 80114b4:	bf00      	nop
 80114b6:	e7fe      	b.n	80114b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80114b8:	693b      	ldr	r3, [r7, #16]
 80114ba:	3318      	adds	r3, #24
 80114bc:	4618      	mov	r0, r3
 80114be:	f7fe fe49 	bl	8010154 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80114c2:	4b1e      	ldr	r3, [pc, #120]	; (801153c <xTaskRemoveFromEventList+0xb0>)
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d11d      	bne.n	8011506 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80114ca:	693b      	ldr	r3, [r7, #16]
 80114cc:	3304      	adds	r3, #4
 80114ce:	4618      	mov	r0, r3
 80114d0:	f7fe fe40 	bl	8010154 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80114d4:	693b      	ldr	r3, [r7, #16]
 80114d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114d8:	4b19      	ldr	r3, [pc, #100]	; (8011540 <xTaskRemoveFromEventList+0xb4>)
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	429a      	cmp	r2, r3
 80114de:	d903      	bls.n	80114e8 <xTaskRemoveFromEventList+0x5c>
 80114e0:	693b      	ldr	r3, [r7, #16]
 80114e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114e4:	4a16      	ldr	r2, [pc, #88]	; (8011540 <xTaskRemoveFromEventList+0xb4>)
 80114e6:	6013      	str	r3, [r2, #0]
 80114e8:	693b      	ldr	r3, [r7, #16]
 80114ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114ec:	4613      	mov	r3, r2
 80114ee:	009b      	lsls	r3, r3, #2
 80114f0:	4413      	add	r3, r2
 80114f2:	009b      	lsls	r3, r3, #2
 80114f4:	4a13      	ldr	r2, [pc, #76]	; (8011544 <xTaskRemoveFromEventList+0xb8>)
 80114f6:	441a      	add	r2, r3
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	3304      	adds	r3, #4
 80114fc:	4619      	mov	r1, r3
 80114fe:	4610      	mov	r0, r2
 8011500:	f7fe fdcb 	bl	801009a <vListInsertEnd>
 8011504:	e005      	b.n	8011512 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011506:	693b      	ldr	r3, [r7, #16]
 8011508:	3318      	adds	r3, #24
 801150a:	4619      	mov	r1, r3
 801150c:	480e      	ldr	r0, [pc, #56]	; (8011548 <xTaskRemoveFromEventList+0xbc>)
 801150e:	f7fe fdc4 	bl	801009a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011512:	693b      	ldr	r3, [r7, #16]
 8011514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011516:	4b0d      	ldr	r3, [pc, #52]	; (801154c <xTaskRemoveFromEventList+0xc0>)
 8011518:	681b      	ldr	r3, [r3, #0]
 801151a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801151c:	429a      	cmp	r2, r3
 801151e:	d905      	bls.n	801152c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011520:	2301      	movs	r3, #1
 8011522:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011524:	4b0a      	ldr	r3, [pc, #40]	; (8011550 <xTaskRemoveFromEventList+0xc4>)
 8011526:	2201      	movs	r2, #1
 8011528:	601a      	str	r2, [r3, #0]
 801152a:	e001      	b.n	8011530 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801152c:	2300      	movs	r3, #0
 801152e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011530:	697b      	ldr	r3, [r7, #20]
}
 8011532:	4618      	mov	r0, r3
 8011534:	3718      	adds	r7, #24
 8011536:	46bd      	mov	sp, r7
 8011538:	bd80      	pop	{r7, pc}
 801153a:	bf00      	nop
 801153c:	20004c10 	.word	0x20004c10
 8011540:	20004bf0 	.word	0x20004bf0
 8011544:	20004718 	.word	0x20004718
 8011548:	20004ba8 	.word	0x20004ba8
 801154c:	20004714 	.word	0x20004714
 8011550:	20004bfc 	.word	0x20004bfc

08011554 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011554:	b480      	push	{r7}
 8011556:	b083      	sub	sp, #12
 8011558:	af00      	add	r7, sp, #0
 801155a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801155c:	4b06      	ldr	r3, [pc, #24]	; (8011578 <vTaskInternalSetTimeOutState+0x24>)
 801155e:	681a      	ldr	r2, [r3, #0]
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011564:	4b05      	ldr	r3, [pc, #20]	; (801157c <vTaskInternalSetTimeOutState+0x28>)
 8011566:	681a      	ldr	r2, [r3, #0]
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	605a      	str	r2, [r3, #4]
}
 801156c:	bf00      	nop
 801156e:	370c      	adds	r7, #12
 8011570:	46bd      	mov	sp, r7
 8011572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011576:	4770      	bx	lr
 8011578:	20004c00 	.word	0x20004c00
 801157c:	20004bec 	.word	0x20004bec

08011580 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011580:	b580      	push	{r7, lr}
 8011582:	b088      	sub	sp, #32
 8011584:	af00      	add	r7, sp, #0
 8011586:	6078      	str	r0, [r7, #4]
 8011588:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	2b00      	cmp	r3, #0
 801158e:	d10a      	bne.n	80115a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011594:	f383 8811 	msr	BASEPRI, r3
 8011598:	f3bf 8f6f 	isb	sy
 801159c:	f3bf 8f4f 	dsb	sy
 80115a0:	613b      	str	r3, [r7, #16]
}
 80115a2:	bf00      	nop
 80115a4:	e7fe      	b.n	80115a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80115a6:	683b      	ldr	r3, [r7, #0]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d10a      	bne.n	80115c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80115ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115b0:	f383 8811 	msr	BASEPRI, r3
 80115b4:	f3bf 8f6f 	isb	sy
 80115b8:	f3bf 8f4f 	dsb	sy
 80115bc:	60fb      	str	r3, [r7, #12]
}
 80115be:	bf00      	nop
 80115c0:	e7fe      	b.n	80115c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80115c2:	f000 fe7f 	bl	80122c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80115c6:	4b1d      	ldr	r3, [pc, #116]	; (801163c <xTaskCheckForTimeOut+0xbc>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	685b      	ldr	r3, [r3, #4]
 80115d0:	69ba      	ldr	r2, [r7, #24]
 80115d2:	1ad3      	subs	r3, r2, r3
 80115d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80115d6:	683b      	ldr	r3, [r7, #0]
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115de:	d102      	bne.n	80115e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80115e0:	2300      	movs	r3, #0
 80115e2:	61fb      	str	r3, [r7, #28]
 80115e4:	e023      	b.n	801162e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	681a      	ldr	r2, [r3, #0]
 80115ea:	4b15      	ldr	r3, [pc, #84]	; (8011640 <xTaskCheckForTimeOut+0xc0>)
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	429a      	cmp	r2, r3
 80115f0:	d007      	beq.n	8011602 <xTaskCheckForTimeOut+0x82>
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	685b      	ldr	r3, [r3, #4]
 80115f6:	69ba      	ldr	r2, [r7, #24]
 80115f8:	429a      	cmp	r2, r3
 80115fa:	d302      	bcc.n	8011602 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80115fc:	2301      	movs	r3, #1
 80115fe:	61fb      	str	r3, [r7, #28]
 8011600:	e015      	b.n	801162e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011602:	683b      	ldr	r3, [r7, #0]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	697a      	ldr	r2, [r7, #20]
 8011608:	429a      	cmp	r2, r3
 801160a:	d20b      	bcs.n	8011624 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801160c:	683b      	ldr	r3, [r7, #0]
 801160e:	681a      	ldr	r2, [r3, #0]
 8011610:	697b      	ldr	r3, [r7, #20]
 8011612:	1ad2      	subs	r2, r2, r3
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011618:	6878      	ldr	r0, [r7, #4]
 801161a:	f7ff ff9b 	bl	8011554 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801161e:	2300      	movs	r3, #0
 8011620:	61fb      	str	r3, [r7, #28]
 8011622:	e004      	b.n	801162e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	2200      	movs	r2, #0
 8011628:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801162a:	2301      	movs	r3, #1
 801162c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801162e:	f000 fe79 	bl	8012324 <vPortExitCritical>

	return xReturn;
 8011632:	69fb      	ldr	r3, [r7, #28]
}
 8011634:	4618      	mov	r0, r3
 8011636:	3720      	adds	r7, #32
 8011638:	46bd      	mov	sp, r7
 801163a:	bd80      	pop	{r7, pc}
 801163c:	20004bec 	.word	0x20004bec
 8011640:	20004c00 	.word	0x20004c00

08011644 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011644:	b480      	push	{r7}
 8011646:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011648:	4b03      	ldr	r3, [pc, #12]	; (8011658 <vTaskMissedYield+0x14>)
 801164a:	2201      	movs	r2, #1
 801164c:	601a      	str	r2, [r3, #0]
}
 801164e:	bf00      	nop
 8011650:	46bd      	mov	sp, r7
 8011652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011656:	4770      	bx	lr
 8011658:	20004bfc 	.word	0x20004bfc

0801165c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801165c:	b580      	push	{r7, lr}
 801165e:	b082      	sub	sp, #8
 8011660:	af00      	add	r7, sp, #0
 8011662:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011664:	f000 f852 	bl	801170c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011668:	4b06      	ldr	r3, [pc, #24]	; (8011684 <prvIdleTask+0x28>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	2b01      	cmp	r3, #1
 801166e:	d9f9      	bls.n	8011664 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011670:	4b05      	ldr	r3, [pc, #20]	; (8011688 <prvIdleTask+0x2c>)
 8011672:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011676:	601a      	str	r2, [r3, #0]
 8011678:	f3bf 8f4f 	dsb	sy
 801167c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011680:	e7f0      	b.n	8011664 <prvIdleTask+0x8>
 8011682:	bf00      	nop
 8011684:	20004718 	.word	0x20004718
 8011688:	e000ed04 	.word	0xe000ed04

0801168c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801168c:	b580      	push	{r7, lr}
 801168e:	b082      	sub	sp, #8
 8011690:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011692:	2300      	movs	r3, #0
 8011694:	607b      	str	r3, [r7, #4]
 8011696:	e00c      	b.n	80116b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011698:	687a      	ldr	r2, [r7, #4]
 801169a:	4613      	mov	r3, r2
 801169c:	009b      	lsls	r3, r3, #2
 801169e:	4413      	add	r3, r2
 80116a0:	009b      	lsls	r3, r3, #2
 80116a2:	4a12      	ldr	r2, [pc, #72]	; (80116ec <prvInitialiseTaskLists+0x60>)
 80116a4:	4413      	add	r3, r2
 80116a6:	4618      	mov	r0, r3
 80116a8:	f7fe fcca 	bl	8010040 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	3301      	adds	r3, #1
 80116b0:	607b      	str	r3, [r7, #4]
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	2b37      	cmp	r3, #55	; 0x37
 80116b6:	d9ef      	bls.n	8011698 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80116b8:	480d      	ldr	r0, [pc, #52]	; (80116f0 <prvInitialiseTaskLists+0x64>)
 80116ba:	f7fe fcc1 	bl	8010040 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80116be:	480d      	ldr	r0, [pc, #52]	; (80116f4 <prvInitialiseTaskLists+0x68>)
 80116c0:	f7fe fcbe 	bl	8010040 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80116c4:	480c      	ldr	r0, [pc, #48]	; (80116f8 <prvInitialiseTaskLists+0x6c>)
 80116c6:	f7fe fcbb 	bl	8010040 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80116ca:	480c      	ldr	r0, [pc, #48]	; (80116fc <prvInitialiseTaskLists+0x70>)
 80116cc:	f7fe fcb8 	bl	8010040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80116d0:	480b      	ldr	r0, [pc, #44]	; (8011700 <prvInitialiseTaskLists+0x74>)
 80116d2:	f7fe fcb5 	bl	8010040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80116d6:	4b0b      	ldr	r3, [pc, #44]	; (8011704 <prvInitialiseTaskLists+0x78>)
 80116d8:	4a05      	ldr	r2, [pc, #20]	; (80116f0 <prvInitialiseTaskLists+0x64>)
 80116da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80116dc:	4b0a      	ldr	r3, [pc, #40]	; (8011708 <prvInitialiseTaskLists+0x7c>)
 80116de:	4a05      	ldr	r2, [pc, #20]	; (80116f4 <prvInitialiseTaskLists+0x68>)
 80116e0:	601a      	str	r2, [r3, #0]
}
 80116e2:	bf00      	nop
 80116e4:	3708      	adds	r7, #8
 80116e6:	46bd      	mov	sp, r7
 80116e8:	bd80      	pop	{r7, pc}
 80116ea:	bf00      	nop
 80116ec:	20004718 	.word	0x20004718
 80116f0:	20004b78 	.word	0x20004b78
 80116f4:	20004b8c 	.word	0x20004b8c
 80116f8:	20004ba8 	.word	0x20004ba8
 80116fc:	20004bbc 	.word	0x20004bbc
 8011700:	20004bd4 	.word	0x20004bd4
 8011704:	20004ba0 	.word	0x20004ba0
 8011708:	20004ba4 	.word	0x20004ba4

0801170c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b082      	sub	sp, #8
 8011710:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011712:	e019      	b.n	8011748 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011714:	f000 fdd6 	bl	80122c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011718:	4b10      	ldr	r3, [pc, #64]	; (801175c <prvCheckTasksWaitingTermination+0x50>)
 801171a:	68db      	ldr	r3, [r3, #12]
 801171c:	68db      	ldr	r3, [r3, #12]
 801171e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	3304      	adds	r3, #4
 8011724:	4618      	mov	r0, r3
 8011726:	f7fe fd15 	bl	8010154 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801172a:	4b0d      	ldr	r3, [pc, #52]	; (8011760 <prvCheckTasksWaitingTermination+0x54>)
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	3b01      	subs	r3, #1
 8011730:	4a0b      	ldr	r2, [pc, #44]	; (8011760 <prvCheckTasksWaitingTermination+0x54>)
 8011732:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011734:	4b0b      	ldr	r3, [pc, #44]	; (8011764 <prvCheckTasksWaitingTermination+0x58>)
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	3b01      	subs	r3, #1
 801173a:	4a0a      	ldr	r2, [pc, #40]	; (8011764 <prvCheckTasksWaitingTermination+0x58>)
 801173c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801173e:	f000 fdf1 	bl	8012324 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011742:	6878      	ldr	r0, [r7, #4]
 8011744:	f000 f810 	bl	8011768 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011748:	4b06      	ldr	r3, [pc, #24]	; (8011764 <prvCheckTasksWaitingTermination+0x58>)
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d1e1      	bne.n	8011714 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011750:	bf00      	nop
 8011752:	bf00      	nop
 8011754:	3708      	adds	r7, #8
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}
 801175a:	bf00      	nop
 801175c:	20004bbc 	.word	0x20004bbc
 8011760:	20004be8 	.word	0x20004be8
 8011764:	20004bd0 	.word	0x20004bd0

08011768 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011768:	b580      	push	{r7, lr}
 801176a:	b084      	sub	sp, #16
 801176c:	af00      	add	r7, sp, #0
 801176e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	3354      	adds	r3, #84	; 0x54
 8011774:	4618      	mov	r0, r3
 8011776:	f002 fe8f 	bl	8014498 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8011780:	2b00      	cmp	r3, #0
 8011782:	d108      	bne.n	8011796 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011788:	4618      	mov	r0, r3
 801178a:	f000 ff89 	bl	80126a0 <vPortFree>
				vPortFree( pxTCB );
 801178e:	6878      	ldr	r0, [r7, #4]
 8011790:	f000 ff86 	bl	80126a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011794:	e018      	b.n	80117c8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801179c:	2b01      	cmp	r3, #1
 801179e:	d103      	bne.n	80117a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80117a0:	6878      	ldr	r0, [r7, #4]
 80117a2:	f000 ff7d 	bl	80126a0 <vPortFree>
	}
 80117a6:	e00f      	b.n	80117c8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80117ae:	2b02      	cmp	r3, #2
 80117b0:	d00a      	beq.n	80117c8 <prvDeleteTCB+0x60>
	__asm volatile
 80117b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117b6:	f383 8811 	msr	BASEPRI, r3
 80117ba:	f3bf 8f6f 	isb	sy
 80117be:	f3bf 8f4f 	dsb	sy
 80117c2:	60fb      	str	r3, [r7, #12]
}
 80117c4:	bf00      	nop
 80117c6:	e7fe      	b.n	80117c6 <prvDeleteTCB+0x5e>
	}
 80117c8:	bf00      	nop
 80117ca:	3710      	adds	r7, #16
 80117cc:	46bd      	mov	sp, r7
 80117ce:	bd80      	pop	{r7, pc}

080117d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80117d0:	b480      	push	{r7}
 80117d2:	b083      	sub	sp, #12
 80117d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80117d6:	4b0c      	ldr	r3, [pc, #48]	; (8011808 <prvResetNextTaskUnblockTime+0x38>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d104      	bne.n	80117ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80117e0:	4b0a      	ldr	r3, [pc, #40]	; (801180c <prvResetNextTaskUnblockTime+0x3c>)
 80117e2:	f04f 32ff 	mov.w	r2, #4294967295
 80117e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80117e8:	e008      	b.n	80117fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80117ea:	4b07      	ldr	r3, [pc, #28]	; (8011808 <prvResetNextTaskUnblockTime+0x38>)
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	68db      	ldr	r3, [r3, #12]
 80117f0:	68db      	ldr	r3, [r3, #12]
 80117f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	685b      	ldr	r3, [r3, #4]
 80117f8:	4a04      	ldr	r2, [pc, #16]	; (801180c <prvResetNextTaskUnblockTime+0x3c>)
 80117fa:	6013      	str	r3, [r2, #0]
}
 80117fc:	bf00      	nop
 80117fe:	370c      	adds	r7, #12
 8011800:	46bd      	mov	sp, r7
 8011802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011806:	4770      	bx	lr
 8011808:	20004ba0 	.word	0x20004ba0
 801180c:	20004c08 	.word	0x20004c08

08011810 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011810:	b480      	push	{r7}
 8011812:	b083      	sub	sp, #12
 8011814:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011816:	4b0b      	ldr	r3, [pc, #44]	; (8011844 <xTaskGetSchedulerState+0x34>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d102      	bne.n	8011824 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801181e:	2301      	movs	r3, #1
 8011820:	607b      	str	r3, [r7, #4]
 8011822:	e008      	b.n	8011836 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011824:	4b08      	ldr	r3, [pc, #32]	; (8011848 <xTaskGetSchedulerState+0x38>)
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	2b00      	cmp	r3, #0
 801182a:	d102      	bne.n	8011832 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801182c:	2302      	movs	r3, #2
 801182e:	607b      	str	r3, [r7, #4]
 8011830:	e001      	b.n	8011836 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011832:	2300      	movs	r3, #0
 8011834:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011836:	687b      	ldr	r3, [r7, #4]
	}
 8011838:	4618      	mov	r0, r3
 801183a:	370c      	adds	r7, #12
 801183c:	46bd      	mov	sp, r7
 801183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011842:	4770      	bx	lr
 8011844:	20004bf4 	.word	0x20004bf4
 8011848:	20004c10 	.word	0x20004c10

0801184c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801184c:	b580      	push	{r7, lr}
 801184e:	b086      	sub	sp, #24
 8011850:	af00      	add	r7, sp, #0
 8011852:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011858:	2300      	movs	r3, #0
 801185a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d056      	beq.n	8011910 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011862:	4b2e      	ldr	r3, [pc, #184]	; (801191c <xTaskPriorityDisinherit+0xd0>)
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	693a      	ldr	r2, [r7, #16]
 8011868:	429a      	cmp	r2, r3
 801186a:	d00a      	beq.n	8011882 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 801186c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011870:	f383 8811 	msr	BASEPRI, r3
 8011874:	f3bf 8f6f 	isb	sy
 8011878:	f3bf 8f4f 	dsb	sy
 801187c:	60fb      	str	r3, [r7, #12]
}
 801187e:	bf00      	nop
 8011880:	e7fe      	b.n	8011880 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011882:	693b      	ldr	r3, [r7, #16]
 8011884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011886:	2b00      	cmp	r3, #0
 8011888:	d10a      	bne.n	80118a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801188a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801188e:	f383 8811 	msr	BASEPRI, r3
 8011892:	f3bf 8f6f 	isb	sy
 8011896:	f3bf 8f4f 	dsb	sy
 801189a:	60bb      	str	r3, [r7, #8]
}
 801189c:	bf00      	nop
 801189e:	e7fe      	b.n	801189e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80118a0:	693b      	ldr	r3, [r7, #16]
 80118a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118a4:	1e5a      	subs	r2, r3, #1
 80118a6:	693b      	ldr	r3, [r7, #16]
 80118a8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80118aa:	693b      	ldr	r3, [r7, #16]
 80118ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ae:	693b      	ldr	r3, [r7, #16]
 80118b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80118b2:	429a      	cmp	r2, r3
 80118b4:	d02c      	beq.n	8011910 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80118b6:	693b      	ldr	r3, [r7, #16]
 80118b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d128      	bne.n	8011910 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80118be:	693b      	ldr	r3, [r7, #16]
 80118c0:	3304      	adds	r3, #4
 80118c2:	4618      	mov	r0, r3
 80118c4:	f7fe fc46 	bl	8010154 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80118c8:	693b      	ldr	r3, [r7, #16]
 80118ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80118cc:	693b      	ldr	r3, [r7, #16]
 80118ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80118d0:	693b      	ldr	r3, [r7, #16]
 80118d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80118d8:	693b      	ldr	r3, [r7, #16]
 80118da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80118dc:	693b      	ldr	r3, [r7, #16]
 80118de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118e0:	4b0f      	ldr	r3, [pc, #60]	; (8011920 <xTaskPriorityDisinherit+0xd4>)
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	429a      	cmp	r2, r3
 80118e6:	d903      	bls.n	80118f0 <xTaskPriorityDisinherit+0xa4>
 80118e8:	693b      	ldr	r3, [r7, #16]
 80118ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118ec:	4a0c      	ldr	r2, [pc, #48]	; (8011920 <xTaskPriorityDisinherit+0xd4>)
 80118ee:	6013      	str	r3, [r2, #0]
 80118f0:	693b      	ldr	r3, [r7, #16]
 80118f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118f4:	4613      	mov	r3, r2
 80118f6:	009b      	lsls	r3, r3, #2
 80118f8:	4413      	add	r3, r2
 80118fa:	009b      	lsls	r3, r3, #2
 80118fc:	4a09      	ldr	r2, [pc, #36]	; (8011924 <xTaskPriorityDisinherit+0xd8>)
 80118fe:	441a      	add	r2, r3
 8011900:	693b      	ldr	r3, [r7, #16]
 8011902:	3304      	adds	r3, #4
 8011904:	4619      	mov	r1, r3
 8011906:	4610      	mov	r0, r2
 8011908:	f7fe fbc7 	bl	801009a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801190c:	2301      	movs	r3, #1
 801190e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011910:	697b      	ldr	r3, [r7, #20]
	}
 8011912:	4618      	mov	r0, r3
 8011914:	3718      	adds	r7, #24
 8011916:	46bd      	mov	sp, r7
 8011918:	bd80      	pop	{r7, pc}
 801191a:	bf00      	nop
 801191c:	20004714 	.word	0x20004714
 8011920:	20004bf0 	.word	0x20004bf0
 8011924:	20004718 	.word	0x20004718

08011928 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b084      	sub	sp, #16
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
 8011930:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011932:	4b21      	ldr	r3, [pc, #132]	; (80119b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011938:	4b20      	ldr	r3, [pc, #128]	; (80119bc <prvAddCurrentTaskToDelayedList+0x94>)
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	3304      	adds	r3, #4
 801193e:	4618      	mov	r0, r3
 8011940:	f7fe fc08 	bl	8010154 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	f1b3 3fff 	cmp.w	r3, #4294967295
 801194a:	d10a      	bne.n	8011962 <prvAddCurrentTaskToDelayedList+0x3a>
 801194c:	683b      	ldr	r3, [r7, #0]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d007      	beq.n	8011962 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011952:	4b1a      	ldr	r3, [pc, #104]	; (80119bc <prvAddCurrentTaskToDelayedList+0x94>)
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	3304      	adds	r3, #4
 8011958:	4619      	mov	r1, r3
 801195a:	4819      	ldr	r0, [pc, #100]	; (80119c0 <prvAddCurrentTaskToDelayedList+0x98>)
 801195c:	f7fe fb9d 	bl	801009a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011960:	e026      	b.n	80119b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011962:	68fa      	ldr	r2, [r7, #12]
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	4413      	add	r3, r2
 8011968:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801196a:	4b14      	ldr	r3, [pc, #80]	; (80119bc <prvAddCurrentTaskToDelayedList+0x94>)
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	68ba      	ldr	r2, [r7, #8]
 8011970:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011972:	68ba      	ldr	r2, [r7, #8]
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	429a      	cmp	r2, r3
 8011978:	d209      	bcs.n	801198e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801197a:	4b12      	ldr	r3, [pc, #72]	; (80119c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 801197c:	681a      	ldr	r2, [r3, #0]
 801197e:	4b0f      	ldr	r3, [pc, #60]	; (80119bc <prvAddCurrentTaskToDelayedList+0x94>)
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	3304      	adds	r3, #4
 8011984:	4619      	mov	r1, r3
 8011986:	4610      	mov	r0, r2
 8011988:	f7fe fbab 	bl	80100e2 <vListInsert>
}
 801198c:	e010      	b.n	80119b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801198e:	4b0e      	ldr	r3, [pc, #56]	; (80119c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011990:	681a      	ldr	r2, [r3, #0]
 8011992:	4b0a      	ldr	r3, [pc, #40]	; (80119bc <prvAddCurrentTaskToDelayedList+0x94>)
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	3304      	adds	r3, #4
 8011998:	4619      	mov	r1, r3
 801199a:	4610      	mov	r0, r2
 801199c:	f7fe fba1 	bl	80100e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80119a0:	4b0a      	ldr	r3, [pc, #40]	; (80119cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	68ba      	ldr	r2, [r7, #8]
 80119a6:	429a      	cmp	r2, r3
 80119a8:	d202      	bcs.n	80119b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80119aa:	4a08      	ldr	r2, [pc, #32]	; (80119cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	6013      	str	r3, [r2, #0]
}
 80119b0:	bf00      	nop
 80119b2:	3710      	adds	r7, #16
 80119b4:	46bd      	mov	sp, r7
 80119b6:	bd80      	pop	{r7, pc}
 80119b8:	20004bec 	.word	0x20004bec
 80119bc:	20004714 	.word	0x20004714
 80119c0:	20004bd4 	.word	0x20004bd4
 80119c4:	20004ba4 	.word	0x20004ba4
 80119c8:	20004ba0 	.word	0x20004ba0
 80119cc:	20004c08 	.word	0x20004c08

080119d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	b08a      	sub	sp, #40	; 0x28
 80119d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80119d6:	2300      	movs	r3, #0
 80119d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80119da:	f000 fb07 	bl	8011fec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80119de:	4b1c      	ldr	r3, [pc, #112]	; (8011a50 <xTimerCreateTimerTask+0x80>)
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d021      	beq.n	8011a2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80119e6:	2300      	movs	r3, #0
 80119e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80119ea:	2300      	movs	r3, #0
 80119ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80119ee:	1d3a      	adds	r2, r7, #4
 80119f0:	f107 0108 	add.w	r1, r7, #8
 80119f4:	f107 030c 	add.w	r3, r7, #12
 80119f8:	4618      	mov	r0, r3
 80119fa:	f7fe fb07 	bl	801000c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80119fe:	6879      	ldr	r1, [r7, #4]
 8011a00:	68bb      	ldr	r3, [r7, #8]
 8011a02:	68fa      	ldr	r2, [r7, #12]
 8011a04:	9202      	str	r2, [sp, #8]
 8011a06:	9301      	str	r3, [sp, #4]
 8011a08:	2302      	movs	r3, #2
 8011a0a:	9300      	str	r3, [sp, #0]
 8011a0c:	2300      	movs	r3, #0
 8011a0e:	460a      	mov	r2, r1
 8011a10:	4910      	ldr	r1, [pc, #64]	; (8011a54 <xTimerCreateTimerTask+0x84>)
 8011a12:	4811      	ldr	r0, [pc, #68]	; (8011a58 <xTimerCreateTimerTask+0x88>)
 8011a14:	f7ff f8b4 	bl	8010b80 <xTaskCreateStatic>
 8011a18:	4603      	mov	r3, r0
 8011a1a:	4a10      	ldr	r2, [pc, #64]	; (8011a5c <xTimerCreateTimerTask+0x8c>)
 8011a1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011a1e:	4b0f      	ldr	r3, [pc, #60]	; (8011a5c <xTimerCreateTimerTask+0x8c>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d001      	beq.n	8011a2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011a26:	2301      	movs	r3, #1
 8011a28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011a2a:	697b      	ldr	r3, [r7, #20]
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d10a      	bne.n	8011a46 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a34:	f383 8811 	msr	BASEPRI, r3
 8011a38:	f3bf 8f6f 	isb	sy
 8011a3c:	f3bf 8f4f 	dsb	sy
 8011a40:	613b      	str	r3, [r7, #16]
}
 8011a42:	bf00      	nop
 8011a44:	e7fe      	b.n	8011a44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011a46:	697b      	ldr	r3, [r7, #20]
}
 8011a48:	4618      	mov	r0, r3
 8011a4a:	3718      	adds	r7, #24
 8011a4c:	46bd      	mov	sp, r7
 8011a4e:	bd80      	pop	{r7, pc}
 8011a50:	20004c44 	.word	0x20004c44
 8011a54:	080168fc 	.word	0x080168fc
 8011a58:	08011b95 	.word	0x08011b95
 8011a5c:	20004c48 	.word	0x20004c48

08011a60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011a60:	b580      	push	{r7, lr}
 8011a62:	b08a      	sub	sp, #40	; 0x28
 8011a64:	af00      	add	r7, sp, #0
 8011a66:	60f8      	str	r0, [r7, #12]
 8011a68:	60b9      	str	r1, [r7, #8]
 8011a6a:	607a      	str	r2, [r7, #4]
 8011a6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011a6e:	2300      	movs	r3, #0
 8011a70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d10a      	bne.n	8011a8e <xTimerGenericCommand+0x2e>
	__asm volatile
 8011a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a7c:	f383 8811 	msr	BASEPRI, r3
 8011a80:	f3bf 8f6f 	isb	sy
 8011a84:	f3bf 8f4f 	dsb	sy
 8011a88:	623b      	str	r3, [r7, #32]
}
 8011a8a:	bf00      	nop
 8011a8c:	e7fe      	b.n	8011a8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011a8e:	4b1a      	ldr	r3, [pc, #104]	; (8011af8 <xTimerGenericCommand+0x98>)
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d02a      	beq.n	8011aec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011a96:	68bb      	ldr	r3, [r7, #8]
 8011a98:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011aa2:	68bb      	ldr	r3, [r7, #8]
 8011aa4:	2b05      	cmp	r3, #5
 8011aa6:	dc18      	bgt.n	8011ada <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011aa8:	f7ff feb2 	bl	8011810 <xTaskGetSchedulerState>
 8011aac:	4603      	mov	r3, r0
 8011aae:	2b02      	cmp	r3, #2
 8011ab0:	d109      	bne.n	8011ac6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011ab2:	4b11      	ldr	r3, [pc, #68]	; (8011af8 <xTimerGenericCommand+0x98>)
 8011ab4:	6818      	ldr	r0, [r3, #0]
 8011ab6:	f107 0110 	add.w	r1, r7, #16
 8011aba:	2300      	movs	r3, #0
 8011abc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011abe:	f7fe fc77 	bl	80103b0 <xQueueGenericSend>
 8011ac2:	6278      	str	r0, [r7, #36]	; 0x24
 8011ac4:	e012      	b.n	8011aec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011ac6:	4b0c      	ldr	r3, [pc, #48]	; (8011af8 <xTimerGenericCommand+0x98>)
 8011ac8:	6818      	ldr	r0, [r3, #0]
 8011aca:	f107 0110 	add.w	r1, r7, #16
 8011ace:	2300      	movs	r3, #0
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	f7fe fc6d 	bl	80103b0 <xQueueGenericSend>
 8011ad6:	6278      	str	r0, [r7, #36]	; 0x24
 8011ad8:	e008      	b.n	8011aec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011ada:	4b07      	ldr	r3, [pc, #28]	; (8011af8 <xTimerGenericCommand+0x98>)
 8011adc:	6818      	ldr	r0, [r3, #0]
 8011ade:	f107 0110 	add.w	r1, r7, #16
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	683a      	ldr	r2, [r7, #0]
 8011ae6:	f7fe fd61 	bl	80105ac <xQueueGenericSendFromISR>
 8011aea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011aee:	4618      	mov	r0, r3
 8011af0:	3728      	adds	r7, #40	; 0x28
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}
 8011af6:	bf00      	nop
 8011af8:	20004c44 	.word	0x20004c44

08011afc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011afc:	b580      	push	{r7, lr}
 8011afe:	b088      	sub	sp, #32
 8011b00:	af02      	add	r7, sp, #8
 8011b02:	6078      	str	r0, [r7, #4]
 8011b04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b06:	4b22      	ldr	r3, [pc, #136]	; (8011b90 <prvProcessExpiredTimer+0x94>)
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	68db      	ldr	r3, [r3, #12]
 8011b0c:	68db      	ldr	r3, [r3, #12]
 8011b0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011b10:	697b      	ldr	r3, [r7, #20]
 8011b12:	3304      	adds	r3, #4
 8011b14:	4618      	mov	r0, r3
 8011b16:	f7fe fb1d 	bl	8010154 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011b1a:	697b      	ldr	r3, [r7, #20]
 8011b1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011b20:	f003 0304 	and.w	r3, r3, #4
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d022      	beq.n	8011b6e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011b28:	697b      	ldr	r3, [r7, #20]
 8011b2a:	699a      	ldr	r2, [r3, #24]
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	18d1      	adds	r1, r2, r3
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	683a      	ldr	r2, [r7, #0]
 8011b34:	6978      	ldr	r0, [r7, #20]
 8011b36:	f000 f8d1 	bl	8011cdc <prvInsertTimerInActiveList>
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d01f      	beq.n	8011b80 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011b40:	2300      	movs	r3, #0
 8011b42:	9300      	str	r3, [sp, #0]
 8011b44:	2300      	movs	r3, #0
 8011b46:	687a      	ldr	r2, [r7, #4]
 8011b48:	2100      	movs	r1, #0
 8011b4a:	6978      	ldr	r0, [r7, #20]
 8011b4c:	f7ff ff88 	bl	8011a60 <xTimerGenericCommand>
 8011b50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011b52:	693b      	ldr	r3, [r7, #16]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d113      	bne.n	8011b80 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b5c:	f383 8811 	msr	BASEPRI, r3
 8011b60:	f3bf 8f6f 	isb	sy
 8011b64:	f3bf 8f4f 	dsb	sy
 8011b68:	60fb      	str	r3, [r7, #12]
}
 8011b6a:	bf00      	nop
 8011b6c:	e7fe      	b.n	8011b6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011b6e:	697b      	ldr	r3, [r7, #20]
 8011b70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011b74:	f023 0301 	bic.w	r3, r3, #1
 8011b78:	b2da      	uxtb	r2, r3
 8011b7a:	697b      	ldr	r3, [r7, #20]
 8011b7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011b80:	697b      	ldr	r3, [r7, #20]
 8011b82:	6a1b      	ldr	r3, [r3, #32]
 8011b84:	6978      	ldr	r0, [r7, #20]
 8011b86:	4798      	blx	r3
}
 8011b88:	bf00      	nop
 8011b8a:	3718      	adds	r7, #24
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	bd80      	pop	{r7, pc}
 8011b90:	20004c3c 	.word	0x20004c3c

08011b94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	b084      	sub	sp, #16
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011b9c:	f107 0308 	add.w	r3, r7, #8
 8011ba0:	4618      	mov	r0, r3
 8011ba2:	f000 f857 	bl	8011c54 <prvGetNextExpireTime>
 8011ba6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011ba8:	68bb      	ldr	r3, [r7, #8]
 8011baa:	4619      	mov	r1, r3
 8011bac:	68f8      	ldr	r0, [r7, #12]
 8011bae:	f000 f803 	bl	8011bb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011bb2:	f000 f8d5 	bl	8011d60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011bb6:	e7f1      	b.n	8011b9c <prvTimerTask+0x8>

08011bb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b084      	sub	sp, #16
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
 8011bc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011bc2:	f7ff fa39 	bl	8011038 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011bc6:	f107 0308 	add.w	r3, r7, #8
 8011bca:	4618      	mov	r0, r3
 8011bcc:	f000 f866 	bl	8011c9c <prvSampleTimeNow>
 8011bd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011bd2:	68bb      	ldr	r3, [r7, #8]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d130      	bne.n	8011c3a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011bd8:	683b      	ldr	r3, [r7, #0]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d10a      	bne.n	8011bf4 <prvProcessTimerOrBlockTask+0x3c>
 8011bde:	687a      	ldr	r2, [r7, #4]
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	429a      	cmp	r2, r3
 8011be4:	d806      	bhi.n	8011bf4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011be6:	f7ff fa35 	bl	8011054 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011bea:	68f9      	ldr	r1, [r7, #12]
 8011bec:	6878      	ldr	r0, [r7, #4]
 8011bee:	f7ff ff85 	bl	8011afc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011bf2:	e024      	b.n	8011c3e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011bf4:	683b      	ldr	r3, [r7, #0]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d008      	beq.n	8011c0c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011bfa:	4b13      	ldr	r3, [pc, #76]	; (8011c48 <prvProcessTimerOrBlockTask+0x90>)
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d101      	bne.n	8011c08 <prvProcessTimerOrBlockTask+0x50>
 8011c04:	2301      	movs	r3, #1
 8011c06:	e000      	b.n	8011c0a <prvProcessTimerOrBlockTask+0x52>
 8011c08:	2300      	movs	r3, #0
 8011c0a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011c0c:	4b0f      	ldr	r3, [pc, #60]	; (8011c4c <prvProcessTimerOrBlockTask+0x94>)
 8011c0e:	6818      	ldr	r0, [r3, #0]
 8011c10:	687a      	ldr	r2, [r7, #4]
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	1ad3      	subs	r3, r2, r3
 8011c16:	683a      	ldr	r2, [r7, #0]
 8011c18:	4619      	mov	r1, r3
 8011c1a:	f7fe ff7d 	bl	8010b18 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011c1e:	f7ff fa19 	bl	8011054 <xTaskResumeAll>
 8011c22:	4603      	mov	r3, r0
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d10a      	bne.n	8011c3e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011c28:	4b09      	ldr	r3, [pc, #36]	; (8011c50 <prvProcessTimerOrBlockTask+0x98>)
 8011c2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c2e:	601a      	str	r2, [r3, #0]
 8011c30:	f3bf 8f4f 	dsb	sy
 8011c34:	f3bf 8f6f 	isb	sy
}
 8011c38:	e001      	b.n	8011c3e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011c3a:	f7ff fa0b 	bl	8011054 <xTaskResumeAll>
}
 8011c3e:	bf00      	nop
 8011c40:	3710      	adds	r7, #16
 8011c42:	46bd      	mov	sp, r7
 8011c44:	bd80      	pop	{r7, pc}
 8011c46:	bf00      	nop
 8011c48:	20004c40 	.word	0x20004c40
 8011c4c:	20004c44 	.word	0x20004c44
 8011c50:	e000ed04 	.word	0xe000ed04

08011c54 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011c54:	b480      	push	{r7}
 8011c56:	b085      	sub	sp, #20
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011c5c:	4b0e      	ldr	r3, [pc, #56]	; (8011c98 <prvGetNextExpireTime+0x44>)
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d101      	bne.n	8011c6a <prvGetNextExpireTime+0x16>
 8011c66:	2201      	movs	r2, #1
 8011c68:	e000      	b.n	8011c6c <prvGetNextExpireTime+0x18>
 8011c6a:	2200      	movs	r2, #0
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d105      	bne.n	8011c84 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011c78:	4b07      	ldr	r3, [pc, #28]	; (8011c98 <prvGetNextExpireTime+0x44>)
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	68db      	ldr	r3, [r3, #12]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	60fb      	str	r3, [r7, #12]
 8011c82:	e001      	b.n	8011c88 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011c84:	2300      	movs	r3, #0
 8011c86:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011c88:	68fb      	ldr	r3, [r7, #12]
}
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	3714      	adds	r7, #20
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c94:	4770      	bx	lr
 8011c96:	bf00      	nop
 8011c98:	20004c3c 	.word	0x20004c3c

08011c9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b084      	sub	sp, #16
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011ca4:	f7ff fa74 	bl	8011190 <xTaskGetTickCount>
 8011ca8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011caa:	4b0b      	ldr	r3, [pc, #44]	; (8011cd8 <prvSampleTimeNow+0x3c>)
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	68fa      	ldr	r2, [r7, #12]
 8011cb0:	429a      	cmp	r2, r3
 8011cb2:	d205      	bcs.n	8011cc0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011cb4:	f000 f936 	bl	8011f24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	2201      	movs	r2, #1
 8011cbc:	601a      	str	r2, [r3, #0]
 8011cbe:	e002      	b.n	8011cc6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011cc6:	4a04      	ldr	r2, [pc, #16]	; (8011cd8 <prvSampleTimeNow+0x3c>)
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011ccc:	68fb      	ldr	r3, [r7, #12]
}
 8011cce:	4618      	mov	r0, r3
 8011cd0:	3710      	adds	r7, #16
 8011cd2:	46bd      	mov	sp, r7
 8011cd4:	bd80      	pop	{r7, pc}
 8011cd6:	bf00      	nop
 8011cd8:	20004c4c 	.word	0x20004c4c

08011cdc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b086      	sub	sp, #24
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	60f8      	str	r0, [r7, #12]
 8011ce4:	60b9      	str	r1, [r7, #8]
 8011ce6:	607a      	str	r2, [r7, #4]
 8011ce8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011cea:	2300      	movs	r3, #0
 8011cec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	68ba      	ldr	r2, [r7, #8]
 8011cf2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	68fa      	ldr	r2, [r7, #12]
 8011cf8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011cfa:	68ba      	ldr	r2, [r7, #8]
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	429a      	cmp	r2, r3
 8011d00:	d812      	bhi.n	8011d28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d02:	687a      	ldr	r2, [r7, #4]
 8011d04:	683b      	ldr	r3, [r7, #0]
 8011d06:	1ad2      	subs	r2, r2, r3
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	699b      	ldr	r3, [r3, #24]
 8011d0c:	429a      	cmp	r2, r3
 8011d0e:	d302      	bcc.n	8011d16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011d10:	2301      	movs	r3, #1
 8011d12:	617b      	str	r3, [r7, #20]
 8011d14:	e01b      	b.n	8011d4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011d16:	4b10      	ldr	r3, [pc, #64]	; (8011d58 <prvInsertTimerInActiveList+0x7c>)
 8011d18:	681a      	ldr	r2, [r3, #0]
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	3304      	adds	r3, #4
 8011d1e:	4619      	mov	r1, r3
 8011d20:	4610      	mov	r0, r2
 8011d22:	f7fe f9de 	bl	80100e2 <vListInsert>
 8011d26:	e012      	b.n	8011d4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011d28:	687a      	ldr	r2, [r7, #4]
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	429a      	cmp	r2, r3
 8011d2e:	d206      	bcs.n	8011d3e <prvInsertTimerInActiveList+0x62>
 8011d30:	68ba      	ldr	r2, [r7, #8]
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	429a      	cmp	r2, r3
 8011d36:	d302      	bcc.n	8011d3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011d38:	2301      	movs	r3, #1
 8011d3a:	617b      	str	r3, [r7, #20]
 8011d3c:	e007      	b.n	8011d4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011d3e:	4b07      	ldr	r3, [pc, #28]	; (8011d5c <prvInsertTimerInActiveList+0x80>)
 8011d40:	681a      	ldr	r2, [r3, #0]
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	3304      	adds	r3, #4
 8011d46:	4619      	mov	r1, r3
 8011d48:	4610      	mov	r0, r2
 8011d4a:	f7fe f9ca 	bl	80100e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011d4e:	697b      	ldr	r3, [r7, #20]
}
 8011d50:	4618      	mov	r0, r3
 8011d52:	3718      	adds	r7, #24
 8011d54:	46bd      	mov	sp, r7
 8011d56:	bd80      	pop	{r7, pc}
 8011d58:	20004c40 	.word	0x20004c40
 8011d5c:	20004c3c 	.word	0x20004c3c

08011d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011d60:	b580      	push	{r7, lr}
 8011d62:	b08e      	sub	sp, #56	; 0x38
 8011d64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011d66:	e0ca      	b.n	8011efe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	da18      	bge.n	8011da0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011d6e:	1d3b      	adds	r3, r7, #4
 8011d70:	3304      	adds	r3, #4
 8011d72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d10a      	bne.n	8011d90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8011d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d7e:	f383 8811 	msr	BASEPRI, r3
 8011d82:	f3bf 8f6f 	isb	sy
 8011d86:	f3bf 8f4f 	dsb	sy
 8011d8a:	61fb      	str	r3, [r7, #28]
}
 8011d8c:	bf00      	nop
 8011d8e:	e7fe      	b.n	8011d8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d96:	6850      	ldr	r0, [r2, #4]
 8011d98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d9a:	6892      	ldr	r2, [r2, #8]
 8011d9c:	4611      	mov	r1, r2
 8011d9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	f2c0 80aa 	blt.w	8011efc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dae:	695b      	ldr	r3, [r3, #20]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d004      	beq.n	8011dbe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011db6:	3304      	adds	r3, #4
 8011db8:	4618      	mov	r0, r3
 8011dba:	f7fe f9cb 	bl	8010154 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011dbe:	463b      	mov	r3, r7
 8011dc0:	4618      	mov	r0, r3
 8011dc2:	f7ff ff6b 	bl	8011c9c <prvSampleTimeNow>
 8011dc6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	2b09      	cmp	r3, #9
 8011dcc:	f200 8097 	bhi.w	8011efe <prvProcessReceivedCommands+0x19e>
 8011dd0:	a201      	add	r2, pc, #4	; (adr r2, 8011dd8 <prvProcessReceivedCommands+0x78>)
 8011dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011dd6:	bf00      	nop
 8011dd8:	08011e01 	.word	0x08011e01
 8011ddc:	08011e01 	.word	0x08011e01
 8011de0:	08011e01 	.word	0x08011e01
 8011de4:	08011e75 	.word	0x08011e75
 8011de8:	08011e89 	.word	0x08011e89
 8011dec:	08011ed3 	.word	0x08011ed3
 8011df0:	08011e01 	.word	0x08011e01
 8011df4:	08011e01 	.word	0x08011e01
 8011df8:	08011e75 	.word	0x08011e75
 8011dfc:	08011e89 	.word	0x08011e89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e06:	f043 0301 	orr.w	r3, r3, #1
 8011e0a:	b2da      	uxtb	r2, r3
 8011e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011e12:	68ba      	ldr	r2, [r7, #8]
 8011e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e16:	699b      	ldr	r3, [r3, #24]
 8011e18:	18d1      	adds	r1, r2, r3
 8011e1a:	68bb      	ldr	r3, [r7, #8]
 8011e1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e20:	f7ff ff5c 	bl	8011cdc <prvInsertTimerInActiveList>
 8011e24:	4603      	mov	r3, r0
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d069      	beq.n	8011efe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e2c:	6a1b      	ldr	r3, [r3, #32]
 8011e2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e38:	f003 0304 	and.w	r3, r3, #4
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d05e      	beq.n	8011efe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011e40:	68ba      	ldr	r2, [r7, #8]
 8011e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e44:	699b      	ldr	r3, [r3, #24]
 8011e46:	441a      	add	r2, r3
 8011e48:	2300      	movs	r3, #0
 8011e4a:	9300      	str	r3, [sp, #0]
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	2100      	movs	r1, #0
 8011e50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e52:	f7ff fe05 	bl	8011a60 <xTimerGenericCommand>
 8011e56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011e58:	6a3b      	ldr	r3, [r7, #32]
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d14f      	bne.n	8011efe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8011e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e62:	f383 8811 	msr	BASEPRI, r3
 8011e66:	f3bf 8f6f 	isb	sy
 8011e6a:	f3bf 8f4f 	dsb	sy
 8011e6e:	61bb      	str	r3, [r7, #24]
}
 8011e70:	bf00      	nop
 8011e72:	e7fe      	b.n	8011e72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e7a:	f023 0301 	bic.w	r3, r3, #1
 8011e7e:	b2da      	uxtb	r2, r3
 8011e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8011e86:	e03a      	b.n	8011efe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e8e:	f043 0301 	orr.w	r3, r3, #1
 8011e92:	b2da      	uxtb	r2, r3
 8011e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011e9a:	68ba      	ldr	r2, [r7, #8]
 8011e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ea2:	699b      	ldr	r3, [r3, #24]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d10a      	bne.n	8011ebe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8011ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011eac:	f383 8811 	msr	BASEPRI, r3
 8011eb0:	f3bf 8f6f 	isb	sy
 8011eb4:	f3bf 8f4f 	dsb	sy
 8011eb8:	617b      	str	r3, [r7, #20]
}
 8011eba:	bf00      	nop
 8011ebc:	e7fe      	b.n	8011ebc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ec0:	699a      	ldr	r2, [r3, #24]
 8011ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ec4:	18d1      	adds	r1, r2, r3
 8011ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011eca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ecc:	f7ff ff06 	bl	8011cdc <prvInsertTimerInActiveList>
					break;
 8011ed0:	e015      	b.n	8011efe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ed4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011ed8:	f003 0302 	and.w	r3, r3, #2
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d103      	bne.n	8011ee8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8011ee0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ee2:	f000 fbdd 	bl	80126a0 <vPortFree>
 8011ee6:	e00a      	b.n	8011efe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011eea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011eee:	f023 0301 	bic.w	r3, r3, #1
 8011ef2:	b2da      	uxtb	r2, r3
 8011ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ef6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011efa:	e000      	b.n	8011efe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8011efc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011efe:	4b08      	ldr	r3, [pc, #32]	; (8011f20 <prvProcessReceivedCommands+0x1c0>)
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	1d39      	adds	r1, r7, #4
 8011f04:	2200      	movs	r2, #0
 8011f06:	4618      	mov	r0, r3
 8011f08:	f7fe fbec 	bl	80106e4 <xQueueReceive>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	f47f af2a 	bne.w	8011d68 <prvProcessReceivedCommands+0x8>
	}
}
 8011f14:	bf00      	nop
 8011f16:	bf00      	nop
 8011f18:	3730      	adds	r7, #48	; 0x30
 8011f1a:	46bd      	mov	sp, r7
 8011f1c:	bd80      	pop	{r7, pc}
 8011f1e:	bf00      	nop
 8011f20:	20004c44 	.word	0x20004c44

08011f24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011f24:	b580      	push	{r7, lr}
 8011f26:	b088      	sub	sp, #32
 8011f28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011f2a:	e048      	b.n	8011fbe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011f2c:	4b2d      	ldr	r3, [pc, #180]	; (8011fe4 <prvSwitchTimerLists+0xc0>)
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	68db      	ldr	r3, [r3, #12]
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f36:	4b2b      	ldr	r3, [pc, #172]	; (8011fe4 <prvSwitchTimerLists+0xc0>)
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	68db      	ldr	r3, [r3, #12]
 8011f3c:	68db      	ldr	r3, [r3, #12]
 8011f3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	3304      	adds	r3, #4
 8011f44:	4618      	mov	r0, r3
 8011f46:	f7fe f905 	bl	8010154 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	6a1b      	ldr	r3, [r3, #32]
 8011f4e:	68f8      	ldr	r0, [r7, #12]
 8011f50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011f58:	f003 0304 	and.w	r3, r3, #4
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d02e      	beq.n	8011fbe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	699b      	ldr	r3, [r3, #24]
 8011f64:	693a      	ldr	r2, [r7, #16]
 8011f66:	4413      	add	r3, r2
 8011f68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011f6a:	68ba      	ldr	r2, [r7, #8]
 8011f6c:	693b      	ldr	r3, [r7, #16]
 8011f6e:	429a      	cmp	r2, r3
 8011f70:	d90e      	bls.n	8011f90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	68ba      	ldr	r2, [r7, #8]
 8011f76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	68fa      	ldr	r2, [r7, #12]
 8011f7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f7e:	4b19      	ldr	r3, [pc, #100]	; (8011fe4 <prvSwitchTimerLists+0xc0>)
 8011f80:	681a      	ldr	r2, [r3, #0]
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	3304      	adds	r3, #4
 8011f86:	4619      	mov	r1, r3
 8011f88:	4610      	mov	r0, r2
 8011f8a:	f7fe f8aa 	bl	80100e2 <vListInsert>
 8011f8e:	e016      	b.n	8011fbe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011f90:	2300      	movs	r3, #0
 8011f92:	9300      	str	r3, [sp, #0]
 8011f94:	2300      	movs	r3, #0
 8011f96:	693a      	ldr	r2, [r7, #16]
 8011f98:	2100      	movs	r1, #0
 8011f9a:	68f8      	ldr	r0, [r7, #12]
 8011f9c:	f7ff fd60 	bl	8011a60 <xTimerGenericCommand>
 8011fa0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d10a      	bne.n	8011fbe <prvSwitchTimerLists+0x9a>
	__asm volatile
 8011fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fac:	f383 8811 	msr	BASEPRI, r3
 8011fb0:	f3bf 8f6f 	isb	sy
 8011fb4:	f3bf 8f4f 	dsb	sy
 8011fb8:	603b      	str	r3, [r7, #0]
}
 8011fba:	bf00      	nop
 8011fbc:	e7fe      	b.n	8011fbc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011fbe:	4b09      	ldr	r3, [pc, #36]	; (8011fe4 <prvSwitchTimerLists+0xc0>)
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d1b1      	bne.n	8011f2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011fc8:	4b06      	ldr	r3, [pc, #24]	; (8011fe4 <prvSwitchTimerLists+0xc0>)
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011fce:	4b06      	ldr	r3, [pc, #24]	; (8011fe8 <prvSwitchTimerLists+0xc4>)
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	4a04      	ldr	r2, [pc, #16]	; (8011fe4 <prvSwitchTimerLists+0xc0>)
 8011fd4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011fd6:	4a04      	ldr	r2, [pc, #16]	; (8011fe8 <prvSwitchTimerLists+0xc4>)
 8011fd8:	697b      	ldr	r3, [r7, #20]
 8011fda:	6013      	str	r3, [r2, #0]
}
 8011fdc:	bf00      	nop
 8011fde:	3718      	adds	r7, #24
 8011fe0:	46bd      	mov	sp, r7
 8011fe2:	bd80      	pop	{r7, pc}
 8011fe4:	20004c3c 	.word	0x20004c3c
 8011fe8:	20004c40 	.word	0x20004c40

08011fec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011fec:	b580      	push	{r7, lr}
 8011fee:	b082      	sub	sp, #8
 8011ff0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011ff2:	f000 f967 	bl	80122c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011ff6:	4b15      	ldr	r3, [pc, #84]	; (801204c <prvCheckForValidListAndQueue+0x60>)
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d120      	bne.n	8012040 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011ffe:	4814      	ldr	r0, [pc, #80]	; (8012050 <prvCheckForValidListAndQueue+0x64>)
 8012000:	f7fe f81e 	bl	8010040 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012004:	4813      	ldr	r0, [pc, #76]	; (8012054 <prvCheckForValidListAndQueue+0x68>)
 8012006:	f7fe f81b 	bl	8010040 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801200a:	4b13      	ldr	r3, [pc, #76]	; (8012058 <prvCheckForValidListAndQueue+0x6c>)
 801200c:	4a10      	ldr	r2, [pc, #64]	; (8012050 <prvCheckForValidListAndQueue+0x64>)
 801200e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012010:	4b12      	ldr	r3, [pc, #72]	; (801205c <prvCheckForValidListAndQueue+0x70>)
 8012012:	4a10      	ldr	r2, [pc, #64]	; (8012054 <prvCheckForValidListAndQueue+0x68>)
 8012014:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012016:	2300      	movs	r3, #0
 8012018:	9300      	str	r3, [sp, #0]
 801201a:	4b11      	ldr	r3, [pc, #68]	; (8012060 <prvCheckForValidListAndQueue+0x74>)
 801201c:	4a11      	ldr	r2, [pc, #68]	; (8012064 <prvCheckForValidListAndQueue+0x78>)
 801201e:	2110      	movs	r1, #16
 8012020:	200a      	movs	r0, #10
 8012022:	f7fe f929 	bl	8010278 <xQueueGenericCreateStatic>
 8012026:	4603      	mov	r3, r0
 8012028:	4a08      	ldr	r2, [pc, #32]	; (801204c <prvCheckForValidListAndQueue+0x60>)
 801202a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801202c:	4b07      	ldr	r3, [pc, #28]	; (801204c <prvCheckForValidListAndQueue+0x60>)
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	2b00      	cmp	r3, #0
 8012032:	d005      	beq.n	8012040 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012034:	4b05      	ldr	r3, [pc, #20]	; (801204c <prvCheckForValidListAndQueue+0x60>)
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	490b      	ldr	r1, [pc, #44]	; (8012068 <prvCheckForValidListAndQueue+0x7c>)
 801203a:	4618      	mov	r0, r3
 801203c:	f7fe fd42 	bl	8010ac4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012040:	f000 f970 	bl	8012324 <vPortExitCritical>
}
 8012044:	bf00      	nop
 8012046:	46bd      	mov	sp, r7
 8012048:	bd80      	pop	{r7, pc}
 801204a:	bf00      	nop
 801204c:	20004c44 	.word	0x20004c44
 8012050:	20004c14 	.word	0x20004c14
 8012054:	20004c28 	.word	0x20004c28
 8012058:	20004c3c 	.word	0x20004c3c
 801205c:	20004c40 	.word	0x20004c40
 8012060:	20004cf0 	.word	0x20004cf0
 8012064:	20004c50 	.word	0x20004c50
 8012068:	08016904 	.word	0x08016904

0801206c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801206c:	b480      	push	{r7}
 801206e:	b085      	sub	sp, #20
 8012070:	af00      	add	r7, sp, #0
 8012072:	60f8      	str	r0, [r7, #12]
 8012074:	60b9      	str	r1, [r7, #8]
 8012076:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	3b04      	subs	r3, #4
 801207c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012084:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	3b04      	subs	r3, #4
 801208a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801208c:	68bb      	ldr	r3, [r7, #8]
 801208e:	f023 0201 	bic.w	r2, r3, #1
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	3b04      	subs	r3, #4
 801209a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801209c:	4a0c      	ldr	r2, [pc, #48]	; (80120d0 <pxPortInitialiseStack+0x64>)
 801209e:	68fb      	ldr	r3, [r7, #12]
 80120a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	3b14      	subs	r3, #20
 80120a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80120a8:	687a      	ldr	r2, [r7, #4]
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	3b04      	subs	r3, #4
 80120b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80120b4:	68fb      	ldr	r3, [r7, #12]
 80120b6:	f06f 0202 	mvn.w	r2, #2
 80120ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	3b20      	subs	r3, #32
 80120c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80120c2:	68fb      	ldr	r3, [r7, #12]
}
 80120c4:	4618      	mov	r0, r3
 80120c6:	3714      	adds	r7, #20
 80120c8:	46bd      	mov	sp, r7
 80120ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ce:	4770      	bx	lr
 80120d0:	080120d5 	.word	0x080120d5

080120d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80120d4:	b480      	push	{r7}
 80120d6:	b085      	sub	sp, #20
 80120d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80120da:	2300      	movs	r3, #0
 80120dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80120de:	4b12      	ldr	r3, [pc, #72]	; (8012128 <prvTaskExitError+0x54>)
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120e6:	d00a      	beq.n	80120fe <prvTaskExitError+0x2a>
	__asm volatile
 80120e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120ec:	f383 8811 	msr	BASEPRI, r3
 80120f0:	f3bf 8f6f 	isb	sy
 80120f4:	f3bf 8f4f 	dsb	sy
 80120f8:	60fb      	str	r3, [r7, #12]
}
 80120fa:	bf00      	nop
 80120fc:	e7fe      	b.n	80120fc <prvTaskExitError+0x28>
	__asm volatile
 80120fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012102:	f383 8811 	msr	BASEPRI, r3
 8012106:	f3bf 8f6f 	isb	sy
 801210a:	f3bf 8f4f 	dsb	sy
 801210e:	60bb      	str	r3, [r7, #8]
}
 8012110:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012112:	bf00      	nop
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d0fc      	beq.n	8012114 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801211a:	bf00      	nop
 801211c:	bf00      	nop
 801211e:	3714      	adds	r7, #20
 8012120:	46bd      	mov	sp, r7
 8012122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012126:	4770      	bx	lr
 8012128:	20000324 	.word	0x20000324
 801212c:	00000000 	.word	0x00000000

08012130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012130:	4b07      	ldr	r3, [pc, #28]	; (8012150 <pxCurrentTCBConst2>)
 8012132:	6819      	ldr	r1, [r3, #0]
 8012134:	6808      	ldr	r0, [r1, #0]
 8012136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801213a:	f380 8809 	msr	PSP, r0
 801213e:	f3bf 8f6f 	isb	sy
 8012142:	f04f 0000 	mov.w	r0, #0
 8012146:	f380 8811 	msr	BASEPRI, r0
 801214a:	4770      	bx	lr
 801214c:	f3af 8000 	nop.w

08012150 <pxCurrentTCBConst2>:
 8012150:	20004714 	.word	0x20004714
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012154:	bf00      	nop
 8012156:	bf00      	nop

08012158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012158:	4808      	ldr	r0, [pc, #32]	; (801217c <prvPortStartFirstTask+0x24>)
 801215a:	6800      	ldr	r0, [r0, #0]
 801215c:	6800      	ldr	r0, [r0, #0]
 801215e:	f380 8808 	msr	MSP, r0
 8012162:	f04f 0000 	mov.w	r0, #0
 8012166:	f380 8814 	msr	CONTROL, r0
 801216a:	b662      	cpsie	i
 801216c:	b661      	cpsie	f
 801216e:	f3bf 8f4f 	dsb	sy
 8012172:	f3bf 8f6f 	isb	sy
 8012176:	df00      	svc	0
 8012178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801217a:	bf00      	nop
 801217c:	e000ed08 	.word	0xe000ed08

08012180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b086      	sub	sp, #24
 8012184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012186:	4b46      	ldr	r3, [pc, #280]	; (80122a0 <xPortStartScheduler+0x120>)
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	4a46      	ldr	r2, [pc, #280]	; (80122a4 <xPortStartScheduler+0x124>)
 801218c:	4293      	cmp	r3, r2
 801218e:	d10a      	bne.n	80121a6 <xPortStartScheduler+0x26>
	__asm volatile
 8012190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012194:	f383 8811 	msr	BASEPRI, r3
 8012198:	f3bf 8f6f 	isb	sy
 801219c:	f3bf 8f4f 	dsb	sy
 80121a0:	613b      	str	r3, [r7, #16]
}
 80121a2:	bf00      	nop
 80121a4:	e7fe      	b.n	80121a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80121a6:	4b3e      	ldr	r3, [pc, #248]	; (80122a0 <xPortStartScheduler+0x120>)
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	4a3f      	ldr	r2, [pc, #252]	; (80122a8 <xPortStartScheduler+0x128>)
 80121ac:	4293      	cmp	r3, r2
 80121ae:	d10a      	bne.n	80121c6 <xPortStartScheduler+0x46>
	__asm volatile
 80121b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121b4:	f383 8811 	msr	BASEPRI, r3
 80121b8:	f3bf 8f6f 	isb	sy
 80121bc:	f3bf 8f4f 	dsb	sy
 80121c0:	60fb      	str	r3, [r7, #12]
}
 80121c2:	bf00      	nop
 80121c4:	e7fe      	b.n	80121c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80121c6:	4b39      	ldr	r3, [pc, #228]	; (80122ac <xPortStartScheduler+0x12c>)
 80121c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80121ca:	697b      	ldr	r3, [r7, #20]
 80121cc:	781b      	ldrb	r3, [r3, #0]
 80121ce:	b2db      	uxtb	r3, r3
 80121d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80121d2:	697b      	ldr	r3, [r7, #20]
 80121d4:	22ff      	movs	r2, #255	; 0xff
 80121d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80121d8:	697b      	ldr	r3, [r7, #20]
 80121da:	781b      	ldrb	r3, [r3, #0]
 80121dc:	b2db      	uxtb	r3, r3
 80121de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80121e0:	78fb      	ldrb	r3, [r7, #3]
 80121e2:	b2db      	uxtb	r3, r3
 80121e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80121e8:	b2da      	uxtb	r2, r3
 80121ea:	4b31      	ldr	r3, [pc, #196]	; (80122b0 <xPortStartScheduler+0x130>)
 80121ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80121ee:	4b31      	ldr	r3, [pc, #196]	; (80122b4 <xPortStartScheduler+0x134>)
 80121f0:	2207      	movs	r2, #7
 80121f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80121f4:	e009      	b.n	801220a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80121f6:	4b2f      	ldr	r3, [pc, #188]	; (80122b4 <xPortStartScheduler+0x134>)
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	3b01      	subs	r3, #1
 80121fc:	4a2d      	ldr	r2, [pc, #180]	; (80122b4 <xPortStartScheduler+0x134>)
 80121fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012200:	78fb      	ldrb	r3, [r7, #3]
 8012202:	b2db      	uxtb	r3, r3
 8012204:	005b      	lsls	r3, r3, #1
 8012206:	b2db      	uxtb	r3, r3
 8012208:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801220a:	78fb      	ldrb	r3, [r7, #3]
 801220c:	b2db      	uxtb	r3, r3
 801220e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012212:	2b80      	cmp	r3, #128	; 0x80
 8012214:	d0ef      	beq.n	80121f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012216:	4b27      	ldr	r3, [pc, #156]	; (80122b4 <xPortStartScheduler+0x134>)
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	f1c3 0307 	rsb	r3, r3, #7
 801221e:	2b04      	cmp	r3, #4
 8012220:	d00a      	beq.n	8012238 <xPortStartScheduler+0xb8>
	__asm volatile
 8012222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012226:	f383 8811 	msr	BASEPRI, r3
 801222a:	f3bf 8f6f 	isb	sy
 801222e:	f3bf 8f4f 	dsb	sy
 8012232:	60bb      	str	r3, [r7, #8]
}
 8012234:	bf00      	nop
 8012236:	e7fe      	b.n	8012236 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012238:	4b1e      	ldr	r3, [pc, #120]	; (80122b4 <xPortStartScheduler+0x134>)
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	021b      	lsls	r3, r3, #8
 801223e:	4a1d      	ldr	r2, [pc, #116]	; (80122b4 <xPortStartScheduler+0x134>)
 8012240:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012242:	4b1c      	ldr	r3, [pc, #112]	; (80122b4 <xPortStartScheduler+0x134>)
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801224a:	4a1a      	ldr	r2, [pc, #104]	; (80122b4 <xPortStartScheduler+0x134>)
 801224c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	b2da      	uxtb	r2, r3
 8012252:	697b      	ldr	r3, [r7, #20]
 8012254:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012256:	4b18      	ldr	r3, [pc, #96]	; (80122b8 <xPortStartScheduler+0x138>)
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	4a17      	ldr	r2, [pc, #92]	; (80122b8 <xPortStartScheduler+0x138>)
 801225c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012260:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012262:	4b15      	ldr	r3, [pc, #84]	; (80122b8 <xPortStartScheduler+0x138>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	4a14      	ldr	r2, [pc, #80]	; (80122b8 <xPortStartScheduler+0x138>)
 8012268:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801226c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801226e:	f000 f8dd 	bl	801242c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012272:	4b12      	ldr	r3, [pc, #72]	; (80122bc <xPortStartScheduler+0x13c>)
 8012274:	2200      	movs	r2, #0
 8012276:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012278:	f000 f8fc 	bl	8012474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801227c:	4b10      	ldr	r3, [pc, #64]	; (80122c0 <xPortStartScheduler+0x140>)
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	4a0f      	ldr	r2, [pc, #60]	; (80122c0 <xPortStartScheduler+0x140>)
 8012282:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012286:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012288:	f7ff ff66 	bl	8012158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801228c:	f7ff f84a 	bl	8011324 <vTaskSwitchContext>
	prvTaskExitError();
 8012290:	f7ff ff20 	bl	80120d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012294:	2300      	movs	r3, #0
}
 8012296:	4618      	mov	r0, r3
 8012298:	3718      	adds	r7, #24
 801229a:	46bd      	mov	sp, r7
 801229c:	bd80      	pop	{r7, pc}
 801229e:	bf00      	nop
 80122a0:	e000ed00 	.word	0xe000ed00
 80122a4:	410fc271 	.word	0x410fc271
 80122a8:	410fc270 	.word	0x410fc270
 80122ac:	e000e400 	.word	0xe000e400
 80122b0:	20004d40 	.word	0x20004d40
 80122b4:	20004d44 	.word	0x20004d44
 80122b8:	e000ed20 	.word	0xe000ed20
 80122bc:	20000324 	.word	0x20000324
 80122c0:	e000ef34 	.word	0xe000ef34

080122c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80122c4:	b480      	push	{r7}
 80122c6:	b083      	sub	sp, #12
 80122c8:	af00      	add	r7, sp, #0
	__asm volatile
 80122ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122ce:	f383 8811 	msr	BASEPRI, r3
 80122d2:	f3bf 8f6f 	isb	sy
 80122d6:	f3bf 8f4f 	dsb	sy
 80122da:	607b      	str	r3, [r7, #4]
}
 80122dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80122de:	4b0f      	ldr	r3, [pc, #60]	; (801231c <vPortEnterCritical+0x58>)
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	3301      	adds	r3, #1
 80122e4:	4a0d      	ldr	r2, [pc, #52]	; (801231c <vPortEnterCritical+0x58>)
 80122e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80122e8:	4b0c      	ldr	r3, [pc, #48]	; (801231c <vPortEnterCritical+0x58>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	2b01      	cmp	r3, #1
 80122ee:	d10f      	bne.n	8012310 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80122f0:	4b0b      	ldr	r3, [pc, #44]	; (8012320 <vPortEnterCritical+0x5c>)
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	b2db      	uxtb	r3, r3
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d00a      	beq.n	8012310 <vPortEnterCritical+0x4c>
	__asm volatile
 80122fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122fe:	f383 8811 	msr	BASEPRI, r3
 8012302:	f3bf 8f6f 	isb	sy
 8012306:	f3bf 8f4f 	dsb	sy
 801230a:	603b      	str	r3, [r7, #0]
}
 801230c:	bf00      	nop
 801230e:	e7fe      	b.n	801230e <vPortEnterCritical+0x4a>
	}
}
 8012310:	bf00      	nop
 8012312:	370c      	adds	r7, #12
 8012314:	46bd      	mov	sp, r7
 8012316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801231a:	4770      	bx	lr
 801231c:	20000324 	.word	0x20000324
 8012320:	e000ed04 	.word	0xe000ed04

08012324 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012324:	b480      	push	{r7}
 8012326:	b083      	sub	sp, #12
 8012328:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801232a:	4b12      	ldr	r3, [pc, #72]	; (8012374 <vPortExitCritical+0x50>)
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d10a      	bne.n	8012348 <vPortExitCritical+0x24>
	__asm volatile
 8012332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012336:	f383 8811 	msr	BASEPRI, r3
 801233a:	f3bf 8f6f 	isb	sy
 801233e:	f3bf 8f4f 	dsb	sy
 8012342:	607b      	str	r3, [r7, #4]
}
 8012344:	bf00      	nop
 8012346:	e7fe      	b.n	8012346 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8012348:	4b0a      	ldr	r3, [pc, #40]	; (8012374 <vPortExitCritical+0x50>)
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	3b01      	subs	r3, #1
 801234e:	4a09      	ldr	r2, [pc, #36]	; (8012374 <vPortExitCritical+0x50>)
 8012350:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012352:	4b08      	ldr	r3, [pc, #32]	; (8012374 <vPortExitCritical+0x50>)
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d105      	bne.n	8012366 <vPortExitCritical+0x42>
 801235a:	2300      	movs	r3, #0
 801235c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801235e:	683b      	ldr	r3, [r7, #0]
 8012360:	f383 8811 	msr	BASEPRI, r3
}
 8012364:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012366:	bf00      	nop
 8012368:	370c      	adds	r7, #12
 801236a:	46bd      	mov	sp, r7
 801236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012370:	4770      	bx	lr
 8012372:	bf00      	nop
 8012374:	20000324 	.word	0x20000324
	...

08012380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012380:	f3ef 8009 	mrs	r0, PSP
 8012384:	f3bf 8f6f 	isb	sy
 8012388:	4b15      	ldr	r3, [pc, #84]	; (80123e0 <pxCurrentTCBConst>)
 801238a:	681a      	ldr	r2, [r3, #0]
 801238c:	f01e 0f10 	tst.w	lr, #16
 8012390:	bf08      	it	eq
 8012392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801239a:	6010      	str	r0, [r2, #0]
 801239c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80123a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80123a4:	f380 8811 	msr	BASEPRI, r0
 80123a8:	f3bf 8f4f 	dsb	sy
 80123ac:	f3bf 8f6f 	isb	sy
 80123b0:	f7fe ffb8 	bl	8011324 <vTaskSwitchContext>
 80123b4:	f04f 0000 	mov.w	r0, #0
 80123b8:	f380 8811 	msr	BASEPRI, r0
 80123bc:	bc09      	pop	{r0, r3}
 80123be:	6819      	ldr	r1, [r3, #0]
 80123c0:	6808      	ldr	r0, [r1, #0]
 80123c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123c6:	f01e 0f10 	tst.w	lr, #16
 80123ca:	bf08      	it	eq
 80123cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80123d0:	f380 8809 	msr	PSP, r0
 80123d4:	f3bf 8f6f 	isb	sy
 80123d8:	4770      	bx	lr
 80123da:	bf00      	nop
 80123dc:	f3af 8000 	nop.w

080123e0 <pxCurrentTCBConst>:
 80123e0:	20004714 	.word	0x20004714
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80123e4:	bf00      	nop
 80123e6:	bf00      	nop

080123e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b082      	sub	sp, #8
 80123ec:	af00      	add	r7, sp, #0
	__asm volatile
 80123ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123f2:	f383 8811 	msr	BASEPRI, r3
 80123f6:	f3bf 8f6f 	isb	sy
 80123fa:	f3bf 8f4f 	dsb	sy
 80123fe:	607b      	str	r3, [r7, #4]
}
 8012400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012402:	f7fe fed5 	bl	80111b0 <xTaskIncrementTick>
 8012406:	4603      	mov	r3, r0
 8012408:	2b00      	cmp	r3, #0
 801240a:	d003      	beq.n	8012414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801240c:	4b06      	ldr	r3, [pc, #24]	; (8012428 <xPortSysTickHandler+0x40>)
 801240e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012412:	601a      	str	r2, [r3, #0]
 8012414:	2300      	movs	r3, #0
 8012416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	f383 8811 	msr	BASEPRI, r3
}
 801241e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012420:	bf00      	nop
 8012422:	3708      	adds	r7, #8
 8012424:	46bd      	mov	sp, r7
 8012426:	bd80      	pop	{r7, pc}
 8012428:	e000ed04 	.word	0xe000ed04

0801242c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801242c:	b480      	push	{r7}
 801242e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012430:	4b0b      	ldr	r3, [pc, #44]	; (8012460 <vPortSetupTimerInterrupt+0x34>)
 8012432:	2200      	movs	r2, #0
 8012434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012436:	4b0b      	ldr	r3, [pc, #44]	; (8012464 <vPortSetupTimerInterrupt+0x38>)
 8012438:	2200      	movs	r2, #0
 801243a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801243c:	4b0a      	ldr	r3, [pc, #40]	; (8012468 <vPortSetupTimerInterrupt+0x3c>)
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	4a0a      	ldr	r2, [pc, #40]	; (801246c <vPortSetupTimerInterrupt+0x40>)
 8012442:	fba2 2303 	umull	r2, r3, r2, r3
 8012446:	099b      	lsrs	r3, r3, #6
 8012448:	4a09      	ldr	r2, [pc, #36]	; (8012470 <vPortSetupTimerInterrupt+0x44>)
 801244a:	3b01      	subs	r3, #1
 801244c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801244e:	4b04      	ldr	r3, [pc, #16]	; (8012460 <vPortSetupTimerInterrupt+0x34>)
 8012450:	2207      	movs	r2, #7
 8012452:	601a      	str	r2, [r3, #0]
}
 8012454:	bf00      	nop
 8012456:	46bd      	mov	sp, r7
 8012458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801245c:	4770      	bx	lr
 801245e:	bf00      	nop
 8012460:	e000e010 	.word	0xe000e010
 8012464:	e000e018 	.word	0xe000e018
 8012468:	20000208 	.word	0x20000208
 801246c:	10624dd3 	.word	0x10624dd3
 8012470:	e000e014 	.word	0xe000e014

08012474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012474:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012484 <vPortEnableVFP+0x10>
 8012478:	6801      	ldr	r1, [r0, #0]
 801247a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801247e:	6001      	str	r1, [r0, #0]
 8012480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012482:	bf00      	nop
 8012484:	e000ed88 	.word	0xe000ed88

08012488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012488:	b480      	push	{r7}
 801248a:	b085      	sub	sp, #20
 801248c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801248e:	f3ef 8305 	mrs	r3, IPSR
 8012492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	2b0f      	cmp	r3, #15
 8012498:	d914      	bls.n	80124c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801249a:	4a17      	ldr	r2, [pc, #92]	; (80124f8 <vPortValidateInterruptPriority+0x70>)
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	4413      	add	r3, r2
 80124a0:	781b      	ldrb	r3, [r3, #0]
 80124a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80124a4:	4b15      	ldr	r3, [pc, #84]	; (80124fc <vPortValidateInterruptPriority+0x74>)
 80124a6:	781b      	ldrb	r3, [r3, #0]
 80124a8:	7afa      	ldrb	r2, [r7, #11]
 80124aa:	429a      	cmp	r2, r3
 80124ac:	d20a      	bcs.n	80124c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80124ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124b2:	f383 8811 	msr	BASEPRI, r3
 80124b6:	f3bf 8f6f 	isb	sy
 80124ba:	f3bf 8f4f 	dsb	sy
 80124be:	607b      	str	r3, [r7, #4]
}
 80124c0:	bf00      	nop
 80124c2:	e7fe      	b.n	80124c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80124c4:	4b0e      	ldr	r3, [pc, #56]	; (8012500 <vPortValidateInterruptPriority+0x78>)
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80124cc:	4b0d      	ldr	r3, [pc, #52]	; (8012504 <vPortValidateInterruptPriority+0x7c>)
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	429a      	cmp	r2, r3
 80124d2:	d90a      	bls.n	80124ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80124d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124d8:	f383 8811 	msr	BASEPRI, r3
 80124dc:	f3bf 8f6f 	isb	sy
 80124e0:	f3bf 8f4f 	dsb	sy
 80124e4:	603b      	str	r3, [r7, #0]
}
 80124e6:	bf00      	nop
 80124e8:	e7fe      	b.n	80124e8 <vPortValidateInterruptPriority+0x60>
	}
 80124ea:	bf00      	nop
 80124ec:	3714      	adds	r7, #20
 80124ee:	46bd      	mov	sp, r7
 80124f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f4:	4770      	bx	lr
 80124f6:	bf00      	nop
 80124f8:	e000e3f0 	.word	0xe000e3f0
 80124fc:	20004d40 	.word	0x20004d40
 8012500:	e000ed0c 	.word	0xe000ed0c
 8012504:	20004d44 	.word	0x20004d44

08012508 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b08a      	sub	sp, #40	; 0x28
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012510:	2300      	movs	r3, #0
 8012512:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012514:	f7fe fd90 	bl	8011038 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012518:	4b5b      	ldr	r3, [pc, #364]	; (8012688 <pvPortMalloc+0x180>)
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	2b00      	cmp	r3, #0
 801251e:	d101      	bne.n	8012524 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012520:	f000 f920 	bl	8012764 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012524:	4b59      	ldr	r3, [pc, #356]	; (801268c <pvPortMalloc+0x184>)
 8012526:	681a      	ldr	r2, [r3, #0]
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	4013      	ands	r3, r2
 801252c:	2b00      	cmp	r3, #0
 801252e:	f040 8093 	bne.w	8012658 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d01d      	beq.n	8012574 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8012538:	2208      	movs	r2, #8
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	4413      	add	r3, r2
 801253e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	f003 0307 	and.w	r3, r3, #7
 8012546:	2b00      	cmp	r3, #0
 8012548:	d014      	beq.n	8012574 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f023 0307 	bic.w	r3, r3, #7
 8012550:	3308      	adds	r3, #8
 8012552:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	f003 0307 	and.w	r3, r3, #7
 801255a:	2b00      	cmp	r3, #0
 801255c:	d00a      	beq.n	8012574 <pvPortMalloc+0x6c>
	__asm volatile
 801255e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012562:	f383 8811 	msr	BASEPRI, r3
 8012566:	f3bf 8f6f 	isb	sy
 801256a:	f3bf 8f4f 	dsb	sy
 801256e:	617b      	str	r3, [r7, #20]
}
 8012570:	bf00      	nop
 8012572:	e7fe      	b.n	8012572 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	2b00      	cmp	r3, #0
 8012578:	d06e      	beq.n	8012658 <pvPortMalloc+0x150>
 801257a:	4b45      	ldr	r3, [pc, #276]	; (8012690 <pvPortMalloc+0x188>)
 801257c:	681b      	ldr	r3, [r3, #0]
 801257e:	687a      	ldr	r2, [r7, #4]
 8012580:	429a      	cmp	r2, r3
 8012582:	d869      	bhi.n	8012658 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012584:	4b43      	ldr	r3, [pc, #268]	; (8012694 <pvPortMalloc+0x18c>)
 8012586:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012588:	4b42      	ldr	r3, [pc, #264]	; (8012694 <pvPortMalloc+0x18c>)
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801258e:	e004      	b.n	801259a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8012590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012592:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801259c:	685b      	ldr	r3, [r3, #4]
 801259e:	687a      	ldr	r2, [r7, #4]
 80125a0:	429a      	cmp	r2, r3
 80125a2:	d903      	bls.n	80125ac <pvPortMalloc+0xa4>
 80125a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d1f1      	bne.n	8012590 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80125ac:	4b36      	ldr	r3, [pc, #216]	; (8012688 <pvPortMalloc+0x180>)
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80125b2:	429a      	cmp	r2, r3
 80125b4:	d050      	beq.n	8012658 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80125b6:	6a3b      	ldr	r3, [r7, #32]
 80125b8:	681b      	ldr	r3, [r3, #0]
 80125ba:	2208      	movs	r2, #8
 80125bc:	4413      	add	r3, r2
 80125be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80125c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125c2:	681a      	ldr	r2, [r3, #0]
 80125c4:	6a3b      	ldr	r3, [r7, #32]
 80125c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80125c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ca:	685a      	ldr	r2, [r3, #4]
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	1ad2      	subs	r2, r2, r3
 80125d0:	2308      	movs	r3, #8
 80125d2:	005b      	lsls	r3, r3, #1
 80125d4:	429a      	cmp	r2, r3
 80125d6:	d91f      	bls.n	8012618 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80125d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	4413      	add	r3, r2
 80125de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80125e0:	69bb      	ldr	r3, [r7, #24]
 80125e2:	f003 0307 	and.w	r3, r3, #7
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d00a      	beq.n	8012600 <pvPortMalloc+0xf8>
	__asm volatile
 80125ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125ee:	f383 8811 	msr	BASEPRI, r3
 80125f2:	f3bf 8f6f 	isb	sy
 80125f6:	f3bf 8f4f 	dsb	sy
 80125fa:	613b      	str	r3, [r7, #16]
}
 80125fc:	bf00      	nop
 80125fe:	e7fe      	b.n	80125fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012602:	685a      	ldr	r2, [r3, #4]
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	1ad2      	subs	r2, r2, r3
 8012608:	69bb      	ldr	r3, [r7, #24]
 801260a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801260c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801260e:	687a      	ldr	r2, [r7, #4]
 8012610:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012612:	69b8      	ldr	r0, [r7, #24]
 8012614:	f000 f908 	bl	8012828 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012618:	4b1d      	ldr	r3, [pc, #116]	; (8012690 <pvPortMalloc+0x188>)
 801261a:	681a      	ldr	r2, [r3, #0]
 801261c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801261e:	685b      	ldr	r3, [r3, #4]
 8012620:	1ad3      	subs	r3, r2, r3
 8012622:	4a1b      	ldr	r2, [pc, #108]	; (8012690 <pvPortMalloc+0x188>)
 8012624:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012626:	4b1a      	ldr	r3, [pc, #104]	; (8012690 <pvPortMalloc+0x188>)
 8012628:	681a      	ldr	r2, [r3, #0]
 801262a:	4b1b      	ldr	r3, [pc, #108]	; (8012698 <pvPortMalloc+0x190>)
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	429a      	cmp	r2, r3
 8012630:	d203      	bcs.n	801263a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012632:	4b17      	ldr	r3, [pc, #92]	; (8012690 <pvPortMalloc+0x188>)
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	4a18      	ldr	r2, [pc, #96]	; (8012698 <pvPortMalloc+0x190>)
 8012638:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801263c:	685a      	ldr	r2, [r3, #4]
 801263e:	4b13      	ldr	r3, [pc, #76]	; (801268c <pvPortMalloc+0x184>)
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	431a      	orrs	r2, r3
 8012644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012646:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801264a:	2200      	movs	r2, #0
 801264c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801264e:	4b13      	ldr	r3, [pc, #76]	; (801269c <pvPortMalloc+0x194>)
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	3301      	adds	r3, #1
 8012654:	4a11      	ldr	r2, [pc, #68]	; (801269c <pvPortMalloc+0x194>)
 8012656:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012658:	f7fe fcfc 	bl	8011054 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801265c:	69fb      	ldr	r3, [r7, #28]
 801265e:	f003 0307 	and.w	r3, r3, #7
 8012662:	2b00      	cmp	r3, #0
 8012664:	d00a      	beq.n	801267c <pvPortMalloc+0x174>
	__asm volatile
 8012666:	f04f 0350 	mov.w	r3, #80	; 0x50
 801266a:	f383 8811 	msr	BASEPRI, r3
 801266e:	f3bf 8f6f 	isb	sy
 8012672:	f3bf 8f4f 	dsb	sy
 8012676:	60fb      	str	r3, [r7, #12]
}
 8012678:	bf00      	nop
 801267a:	e7fe      	b.n	801267a <pvPortMalloc+0x172>
	return pvReturn;
 801267c:	69fb      	ldr	r3, [r7, #28]
}
 801267e:	4618      	mov	r0, r3
 8012680:	3728      	adds	r7, #40	; 0x28
 8012682:	46bd      	mov	sp, r7
 8012684:	bd80      	pop	{r7, pc}
 8012686:	bf00      	nop
 8012688:	20007c30 	.word	0x20007c30
 801268c:	20007c44 	.word	0x20007c44
 8012690:	20007c34 	.word	0x20007c34
 8012694:	20007c28 	.word	0x20007c28
 8012698:	20007c38 	.word	0x20007c38
 801269c:	20007c3c 	.word	0x20007c3c

080126a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80126a0:	b580      	push	{r7, lr}
 80126a2:	b086      	sub	sp, #24
 80126a4:	af00      	add	r7, sp, #0
 80126a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d04d      	beq.n	801274e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80126b2:	2308      	movs	r3, #8
 80126b4:	425b      	negs	r3, r3
 80126b6:	697a      	ldr	r2, [r7, #20]
 80126b8:	4413      	add	r3, r2
 80126ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80126bc:	697b      	ldr	r3, [r7, #20]
 80126be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80126c0:	693b      	ldr	r3, [r7, #16]
 80126c2:	685a      	ldr	r2, [r3, #4]
 80126c4:	4b24      	ldr	r3, [pc, #144]	; (8012758 <vPortFree+0xb8>)
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	4013      	ands	r3, r2
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d10a      	bne.n	80126e4 <vPortFree+0x44>
	__asm volatile
 80126ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126d2:	f383 8811 	msr	BASEPRI, r3
 80126d6:	f3bf 8f6f 	isb	sy
 80126da:	f3bf 8f4f 	dsb	sy
 80126de:	60fb      	str	r3, [r7, #12]
}
 80126e0:	bf00      	nop
 80126e2:	e7fe      	b.n	80126e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80126e4:	693b      	ldr	r3, [r7, #16]
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	d00a      	beq.n	8012702 <vPortFree+0x62>
	__asm volatile
 80126ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126f0:	f383 8811 	msr	BASEPRI, r3
 80126f4:	f3bf 8f6f 	isb	sy
 80126f8:	f3bf 8f4f 	dsb	sy
 80126fc:	60bb      	str	r3, [r7, #8]
}
 80126fe:	bf00      	nop
 8012700:	e7fe      	b.n	8012700 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012702:	693b      	ldr	r3, [r7, #16]
 8012704:	685a      	ldr	r2, [r3, #4]
 8012706:	4b14      	ldr	r3, [pc, #80]	; (8012758 <vPortFree+0xb8>)
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	4013      	ands	r3, r2
 801270c:	2b00      	cmp	r3, #0
 801270e:	d01e      	beq.n	801274e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012710:	693b      	ldr	r3, [r7, #16]
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d11a      	bne.n	801274e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012718:	693b      	ldr	r3, [r7, #16]
 801271a:	685a      	ldr	r2, [r3, #4]
 801271c:	4b0e      	ldr	r3, [pc, #56]	; (8012758 <vPortFree+0xb8>)
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	43db      	mvns	r3, r3
 8012722:	401a      	ands	r2, r3
 8012724:	693b      	ldr	r3, [r7, #16]
 8012726:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012728:	f7fe fc86 	bl	8011038 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801272c:	693b      	ldr	r3, [r7, #16]
 801272e:	685a      	ldr	r2, [r3, #4]
 8012730:	4b0a      	ldr	r3, [pc, #40]	; (801275c <vPortFree+0xbc>)
 8012732:	681b      	ldr	r3, [r3, #0]
 8012734:	4413      	add	r3, r2
 8012736:	4a09      	ldr	r2, [pc, #36]	; (801275c <vPortFree+0xbc>)
 8012738:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801273a:	6938      	ldr	r0, [r7, #16]
 801273c:	f000 f874 	bl	8012828 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8012740:	4b07      	ldr	r3, [pc, #28]	; (8012760 <vPortFree+0xc0>)
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	3301      	adds	r3, #1
 8012746:	4a06      	ldr	r2, [pc, #24]	; (8012760 <vPortFree+0xc0>)
 8012748:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801274a:	f7fe fc83 	bl	8011054 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801274e:	bf00      	nop
 8012750:	3718      	adds	r7, #24
 8012752:	46bd      	mov	sp, r7
 8012754:	bd80      	pop	{r7, pc}
 8012756:	bf00      	nop
 8012758:	20007c44 	.word	0x20007c44
 801275c:	20007c34 	.word	0x20007c34
 8012760:	20007c40 	.word	0x20007c40

08012764 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012764:	b480      	push	{r7}
 8012766:	b085      	sub	sp, #20
 8012768:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801276a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 801276e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012770:	4b27      	ldr	r3, [pc, #156]	; (8012810 <prvHeapInit+0xac>)
 8012772:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	f003 0307 	and.w	r3, r3, #7
 801277a:	2b00      	cmp	r3, #0
 801277c:	d00c      	beq.n	8012798 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	3307      	adds	r3, #7
 8012782:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	f023 0307 	bic.w	r3, r3, #7
 801278a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801278c:	68ba      	ldr	r2, [r7, #8]
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	1ad3      	subs	r3, r2, r3
 8012792:	4a1f      	ldr	r2, [pc, #124]	; (8012810 <prvHeapInit+0xac>)
 8012794:	4413      	add	r3, r2
 8012796:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801279c:	4a1d      	ldr	r2, [pc, #116]	; (8012814 <prvHeapInit+0xb0>)
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80127a2:	4b1c      	ldr	r3, [pc, #112]	; (8012814 <prvHeapInit+0xb0>)
 80127a4:	2200      	movs	r2, #0
 80127a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	68ba      	ldr	r2, [r7, #8]
 80127ac:	4413      	add	r3, r2
 80127ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80127b0:	2208      	movs	r2, #8
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	1a9b      	subs	r3, r3, r2
 80127b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	f023 0307 	bic.w	r3, r3, #7
 80127be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	4a15      	ldr	r2, [pc, #84]	; (8012818 <prvHeapInit+0xb4>)
 80127c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80127c6:	4b14      	ldr	r3, [pc, #80]	; (8012818 <prvHeapInit+0xb4>)
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	2200      	movs	r2, #0
 80127cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80127ce:	4b12      	ldr	r3, [pc, #72]	; (8012818 <prvHeapInit+0xb4>)
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	2200      	movs	r2, #0
 80127d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80127da:	683b      	ldr	r3, [r7, #0]
 80127dc:	68fa      	ldr	r2, [r7, #12]
 80127de:	1ad2      	subs	r2, r2, r3
 80127e0:	683b      	ldr	r3, [r7, #0]
 80127e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80127e4:	4b0c      	ldr	r3, [pc, #48]	; (8012818 <prvHeapInit+0xb4>)
 80127e6:	681a      	ldr	r2, [r3, #0]
 80127e8:	683b      	ldr	r3, [r7, #0]
 80127ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	685b      	ldr	r3, [r3, #4]
 80127f0:	4a0a      	ldr	r2, [pc, #40]	; (801281c <prvHeapInit+0xb8>)
 80127f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80127f4:	683b      	ldr	r3, [r7, #0]
 80127f6:	685b      	ldr	r3, [r3, #4]
 80127f8:	4a09      	ldr	r2, [pc, #36]	; (8012820 <prvHeapInit+0xbc>)
 80127fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80127fc:	4b09      	ldr	r3, [pc, #36]	; (8012824 <prvHeapInit+0xc0>)
 80127fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012802:	601a      	str	r2, [r3, #0]
}
 8012804:	bf00      	nop
 8012806:	3714      	adds	r7, #20
 8012808:	46bd      	mov	sp, r7
 801280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801280e:	4770      	bx	lr
 8012810:	20004d48 	.word	0x20004d48
 8012814:	20007c28 	.word	0x20007c28
 8012818:	20007c30 	.word	0x20007c30
 801281c:	20007c38 	.word	0x20007c38
 8012820:	20007c34 	.word	0x20007c34
 8012824:	20007c44 	.word	0x20007c44

08012828 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012828:	b480      	push	{r7}
 801282a:	b085      	sub	sp, #20
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012830:	4b28      	ldr	r3, [pc, #160]	; (80128d4 <prvInsertBlockIntoFreeList+0xac>)
 8012832:	60fb      	str	r3, [r7, #12]
 8012834:	e002      	b.n	801283c <prvInsertBlockIntoFreeList+0x14>
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	681b      	ldr	r3, [r3, #0]
 801283a:	60fb      	str	r3, [r7, #12]
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	681b      	ldr	r3, [r3, #0]
 8012840:	687a      	ldr	r2, [r7, #4]
 8012842:	429a      	cmp	r2, r3
 8012844:	d8f7      	bhi.n	8012836 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	685b      	ldr	r3, [r3, #4]
 801284e:	68ba      	ldr	r2, [r7, #8]
 8012850:	4413      	add	r3, r2
 8012852:	687a      	ldr	r2, [r7, #4]
 8012854:	429a      	cmp	r2, r3
 8012856:	d108      	bne.n	801286a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	685a      	ldr	r2, [r3, #4]
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	685b      	ldr	r3, [r3, #4]
 8012860:	441a      	add	r2, r3
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	685b      	ldr	r3, [r3, #4]
 8012872:	68ba      	ldr	r2, [r7, #8]
 8012874:	441a      	add	r2, r3
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	429a      	cmp	r2, r3
 801287c:	d118      	bne.n	80128b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	681a      	ldr	r2, [r3, #0]
 8012882:	4b15      	ldr	r3, [pc, #84]	; (80128d8 <prvInsertBlockIntoFreeList+0xb0>)
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	429a      	cmp	r2, r3
 8012888:	d00d      	beq.n	80128a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	685a      	ldr	r2, [r3, #4]
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	685b      	ldr	r3, [r3, #4]
 8012894:	441a      	add	r2, r3
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801289a:	68fb      	ldr	r3, [r7, #12]
 801289c:	681b      	ldr	r3, [r3, #0]
 801289e:	681a      	ldr	r2, [r3, #0]
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	601a      	str	r2, [r3, #0]
 80128a4:	e008      	b.n	80128b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80128a6:	4b0c      	ldr	r3, [pc, #48]	; (80128d8 <prvInsertBlockIntoFreeList+0xb0>)
 80128a8:	681a      	ldr	r2, [r3, #0]
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	601a      	str	r2, [r3, #0]
 80128ae:	e003      	b.n	80128b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	681a      	ldr	r2, [r3, #0]
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80128b8:	68fa      	ldr	r2, [r7, #12]
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	429a      	cmp	r2, r3
 80128be:	d002      	beq.n	80128c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80128c0:	68fb      	ldr	r3, [r7, #12]
 80128c2:	687a      	ldr	r2, [r7, #4]
 80128c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80128c6:	bf00      	nop
 80128c8:	3714      	adds	r7, #20
 80128ca:	46bd      	mov	sp, r7
 80128cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d0:	4770      	bx	lr
 80128d2:	bf00      	nop
 80128d4:	20007c28 	.word	0x20007c28
 80128d8:	20007c30 	.word	0x20007c30

080128dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80128dc:	b580      	push	{r7, lr}
 80128de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80128e0:	2200      	movs	r2, #0
 80128e2:	4912      	ldr	r1, [pc, #72]	; (801292c <MX_USB_DEVICE_Init+0x50>)
 80128e4:	4812      	ldr	r0, [pc, #72]	; (8012930 <MX_USB_DEVICE_Init+0x54>)
 80128e6:	f7fc f8a7 	bl	800ea38 <USBD_Init>
 80128ea:	4603      	mov	r3, r0
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d001      	beq.n	80128f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80128f0:	f7f1 f994 	bl	8003c1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80128f4:	490f      	ldr	r1, [pc, #60]	; (8012934 <MX_USB_DEVICE_Init+0x58>)
 80128f6:	480e      	ldr	r0, [pc, #56]	; (8012930 <MX_USB_DEVICE_Init+0x54>)
 80128f8:	f7fc f8ce 	bl	800ea98 <USBD_RegisterClass>
 80128fc:	4603      	mov	r3, r0
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d001      	beq.n	8012906 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012902:	f7f1 f98b 	bl	8003c1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012906:	490c      	ldr	r1, [pc, #48]	; (8012938 <MX_USB_DEVICE_Init+0x5c>)
 8012908:	4809      	ldr	r0, [pc, #36]	; (8012930 <MX_USB_DEVICE_Init+0x54>)
 801290a:	f7fb ffef 	bl	800e8ec <USBD_CDC_RegisterInterface>
 801290e:	4603      	mov	r3, r0
 8012910:	2b00      	cmp	r3, #0
 8012912:	d001      	beq.n	8012918 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012914:	f7f1 f982 	bl	8003c1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012918:	4805      	ldr	r0, [pc, #20]	; (8012930 <MX_USB_DEVICE_Init+0x54>)
 801291a:	f7fc f8e4 	bl	800eae6 <USBD_Start>
 801291e:	4603      	mov	r3, r0
 8012920:	2b00      	cmp	r3, #0
 8012922:	d001      	beq.n	8012928 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012924:	f7f1 f97a 	bl	8003c1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012928:	bf00      	nop
 801292a:	bd80      	pop	{r7, pc}
 801292c:	2000033c 	.word	0x2000033c
 8012930:	20007c48 	.word	0x20007c48
 8012934:	20000220 	.word	0x20000220
 8012938:	20000328 	.word	0x20000328

0801293c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801293c:	b580      	push	{r7, lr}
 801293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012940:	2200      	movs	r2, #0
 8012942:	4905      	ldr	r1, [pc, #20]	; (8012958 <CDC_Init_FS+0x1c>)
 8012944:	4805      	ldr	r0, [pc, #20]	; (801295c <CDC_Init_FS+0x20>)
 8012946:	f7fb ffe6 	bl	800e916 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801294a:	4905      	ldr	r1, [pc, #20]	; (8012960 <CDC_Init_FS+0x24>)
 801294c:	4803      	ldr	r0, [pc, #12]	; (801295c <CDC_Init_FS+0x20>)
 801294e:	f7fc f800 	bl	800e952 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012952:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012954:	4618      	mov	r0, r3
 8012956:	bd80      	pop	{r7, pc}
 8012958:	20008718 	.word	0x20008718
 801295c:	20007c48 	.word	0x20007c48
 8012960:	20007f18 	.word	0x20007f18

08012964 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8012964:	b480      	push	{r7}
 8012966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012968:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801296a:	4618      	mov	r0, r3
 801296c:	46bd      	mov	sp, r7
 801296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012972:	4770      	bx	lr

08012974 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012974:	b480      	push	{r7}
 8012976:	b083      	sub	sp, #12
 8012978:	af00      	add	r7, sp, #0
 801297a:	4603      	mov	r3, r0
 801297c:	6039      	str	r1, [r7, #0]
 801297e:	71fb      	strb	r3, [r7, #7]
 8012980:	4613      	mov	r3, r2
 8012982:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012984:	79fb      	ldrb	r3, [r7, #7]
 8012986:	2b23      	cmp	r3, #35	; 0x23
 8012988:	d84a      	bhi.n	8012a20 <CDC_Control_FS+0xac>
 801298a:	a201      	add	r2, pc, #4	; (adr r2, 8012990 <CDC_Control_FS+0x1c>)
 801298c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012990:	08012a21 	.word	0x08012a21
 8012994:	08012a21 	.word	0x08012a21
 8012998:	08012a21 	.word	0x08012a21
 801299c:	08012a21 	.word	0x08012a21
 80129a0:	08012a21 	.word	0x08012a21
 80129a4:	08012a21 	.word	0x08012a21
 80129a8:	08012a21 	.word	0x08012a21
 80129ac:	08012a21 	.word	0x08012a21
 80129b0:	08012a21 	.word	0x08012a21
 80129b4:	08012a21 	.word	0x08012a21
 80129b8:	08012a21 	.word	0x08012a21
 80129bc:	08012a21 	.word	0x08012a21
 80129c0:	08012a21 	.word	0x08012a21
 80129c4:	08012a21 	.word	0x08012a21
 80129c8:	08012a21 	.word	0x08012a21
 80129cc:	08012a21 	.word	0x08012a21
 80129d0:	08012a21 	.word	0x08012a21
 80129d4:	08012a21 	.word	0x08012a21
 80129d8:	08012a21 	.word	0x08012a21
 80129dc:	08012a21 	.word	0x08012a21
 80129e0:	08012a21 	.word	0x08012a21
 80129e4:	08012a21 	.word	0x08012a21
 80129e8:	08012a21 	.word	0x08012a21
 80129ec:	08012a21 	.word	0x08012a21
 80129f0:	08012a21 	.word	0x08012a21
 80129f4:	08012a21 	.word	0x08012a21
 80129f8:	08012a21 	.word	0x08012a21
 80129fc:	08012a21 	.word	0x08012a21
 8012a00:	08012a21 	.word	0x08012a21
 8012a04:	08012a21 	.word	0x08012a21
 8012a08:	08012a21 	.word	0x08012a21
 8012a0c:	08012a21 	.word	0x08012a21
 8012a10:	08012a21 	.word	0x08012a21
 8012a14:	08012a21 	.word	0x08012a21
 8012a18:	08012a21 	.word	0x08012a21
 8012a1c:	08012a21 	.word	0x08012a21
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012a20:	bf00      	nop
  }

  return (USBD_OK);
 8012a22:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012a24:	4618      	mov	r0, r3
 8012a26:	370c      	adds	r7, #12
 8012a28:	46bd      	mov	sp, r7
 8012a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a2e:	4770      	bx	lr

08012a30 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b082      	sub	sp, #8
 8012a34:	af00      	add	r7, sp, #0
 8012a36:	6078      	str	r0, [r7, #4]
 8012a38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012a3a:	6879      	ldr	r1, [r7, #4]
 8012a3c:	4805      	ldr	r0, [pc, #20]	; (8012a54 <CDC_Receive_FS+0x24>)
 8012a3e:	f7fb ff88 	bl	800e952 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012a42:	4804      	ldr	r0, [pc, #16]	; (8012a54 <CDC_Receive_FS+0x24>)
 8012a44:	f7fb ffce 	bl	800e9e4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012a48:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	3708      	adds	r7, #8
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	bd80      	pop	{r7, pc}
 8012a52:	bf00      	nop
 8012a54:	20007c48 	.word	0x20007c48

08012a58 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012a58:	b580      	push	{r7, lr}
 8012a5a:	b084      	sub	sp, #16
 8012a5c:	af00      	add	r7, sp, #0
 8012a5e:	6078      	str	r0, [r7, #4]
 8012a60:	460b      	mov	r3, r1
 8012a62:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8012a64:	2300      	movs	r3, #0
 8012a66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012a68:	4b0d      	ldr	r3, [pc, #52]	; (8012aa0 <CDC_Transmit_FS+0x48>)
 8012a6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012a6e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8012a70:	68bb      	ldr	r3, [r7, #8]
 8012a72:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d001      	beq.n	8012a7e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012a7a:	2301      	movs	r3, #1
 8012a7c:	e00b      	b.n	8012a96 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8012a7e:	887b      	ldrh	r3, [r7, #2]
 8012a80:	461a      	mov	r2, r3
 8012a82:	6879      	ldr	r1, [r7, #4]
 8012a84:	4806      	ldr	r0, [pc, #24]	; (8012aa0 <CDC_Transmit_FS+0x48>)
 8012a86:	f7fb ff46 	bl	800e916 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012a8a:	4805      	ldr	r0, [pc, #20]	; (8012aa0 <CDC_Transmit_FS+0x48>)
 8012a8c:	f7fb ff7a 	bl	800e984 <USBD_CDC_TransmitPacket>
 8012a90:	4603      	mov	r3, r0
 8012a92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a96:	4618      	mov	r0, r3
 8012a98:	3710      	adds	r7, #16
 8012a9a:	46bd      	mov	sp, r7
 8012a9c:	bd80      	pop	{r7, pc}
 8012a9e:	bf00      	nop
 8012aa0:	20007c48 	.word	0x20007c48

08012aa4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012aa4:	b480      	push	{r7}
 8012aa6:	b087      	sub	sp, #28
 8012aa8:	af00      	add	r7, sp, #0
 8012aaa:	60f8      	str	r0, [r7, #12]
 8012aac:	60b9      	str	r1, [r7, #8]
 8012aae:	4613      	mov	r3, r2
 8012ab0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012ab6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012aba:	4618      	mov	r0, r3
 8012abc:	371c      	adds	r7, #28
 8012abe:	46bd      	mov	sp, r7
 8012ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac4:	4770      	bx	lr
	...

08012ac8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012ac8:	b480      	push	{r7}
 8012aca:	b083      	sub	sp, #12
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	4603      	mov	r3, r0
 8012ad0:	6039      	str	r1, [r7, #0]
 8012ad2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012ad4:	683b      	ldr	r3, [r7, #0]
 8012ad6:	2212      	movs	r2, #18
 8012ad8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012ada:	4b03      	ldr	r3, [pc, #12]	; (8012ae8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012adc:	4618      	mov	r0, r3
 8012ade:	370c      	adds	r7, #12
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae6:	4770      	bx	lr
 8012ae8:	2000035c 	.word	0x2000035c

08012aec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012aec:	b480      	push	{r7}
 8012aee:	b083      	sub	sp, #12
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	4603      	mov	r3, r0
 8012af4:	6039      	str	r1, [r7, #0]
 8012af6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012af8:	683b      	ldr	r3, [r7, #0]
 8012afa:	2204      	movs	r2, #4
 8012afc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012afe:	4b03      	ldr	r3, [pc, #12]	; (8012b0c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012b00:	4618      	mov	r0, r3
 8012b02:	370c      	adds	r7, #12
 8012b04:	46bd      	mov	sp, r7
 8012b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b0a:	4770      	bx	lr
 8012b0c:	2000037c 	.word	0x2000037c

08012b10 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b10:	b580      	push	{r7, lr}
 8012b12:	b082      	sub	sp, #8
 8012b14:	af00      	add	r7, sp, #0
 8012b16:	4603      	mov	r3, r0
 8012b18:	6039      	str	r1, [r7, #0]
 8012b1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012b1c:	79fb      	ldrb	r3, [r7, #7]
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d105      	bne.n	8012b2e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012b22:	683a      	ldr	r2, [r7, #0]
 8012b24:	4907      	ldr	r1, [pc, #28]	; (8012b44 <USBD_FS_ProductStrDescriptor+0x34>)
 8012b26:	4808      	ldr	r0, [pc, #32]	; (8012b48 <USBD_FS_ProductStrDescriptor+0x38>)
 8012b28:	f7fd f839 	bl	800fb9e <USBD_GetString>
 8012b2c:	e004      	b.n	8012b38 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012b2e:	683a      	ldr	r2, [r7, #0]
 8012b30:	4904      	ldr	r1, [pc, #16]	; (8012b44 <USBD_FS_ProductStrDescriptor+0x34>)
 8012b32:	4805      	ldr	r0, [pc, #20]	; (8012b48 <USBD_FS_ProductStrDescriptor+0x38>)
 8012b34:	f7fd f833 	bl	800fb9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012b38:	4b02      	ldr	r3, [pc, #8]	; (8012b44 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012b3a:	4618      	mov	r0, r3
 8012b3c:	3708      	adds	r7, #8
 8012b3e:	46bd      	mov	sp, r7
 8012b40:	bd80      	pop	{r7, pc}
 8012b42:	bf00      	nop
 8012b44:	20008f18 	.word	0x20008f18
 8012b48:	0801690c 	.word	0x0801690c

08012b4c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	b082      	sub	sp, #8
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	4603      	mov	r3, r0
 8012b54:	6039      	str	r1, [r7, #0]
 8012b56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012b58:	683a      	ldr	r2, [r7, #0]
 8012b5a:	4904      	ldr	r1, [pc, #16]	; (8012b6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012b5c:	4804      	ldr	r0, [pc, #16]	; (8012b70 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012b5e:	f7fd f81e 	bl	800fb9e <USBD_GetString>
  return USBD_StrDesc;
 8012b62:	4b02      	ldr	r3, [pc, #8]	; (8012b6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012b64:	4618      	mov	r0, r3
 8012b66:	3708      	adds	r7, #8
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	bd80      	pop	{r7, pc}
 8012b6c:	20008f18 	.word	0x20008f18
 8012b70:	08016924 	.word	0x08016924

08012b74 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	b082      	sub	sp, #8
 8012b78:	af00      	add	r7, sp, #0
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	6039      	str	r1, [r7, #0]
 8012b7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012b80:	683b      	ldr	r3, [r7, #0]
 8012b82:	221a      	movs	r2, #26
 8012b84:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012b86:	f000 f855 	bl	8012c34 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012b8a:	4b02      	ldr	r3, [pc, #8]	; (8012b94 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012b8c:	4618      	mov	r0, r3
 8012b8e:	3708      	adds	r7, #8
 8012b90:	46bd      	mov	sp, r7
 8012b92:	bd80      	pop	{r7, pc}
 8012b94:	20000380 	.word	0x20000380

08012b98 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b98:	b580      	push	{r7, lr}
 8012b9a:	b082      	sub	sp, #8
 8012b9c:	af00      	add	r7, sp, #0
 8012b9e:	4603      	mov	r3, r0
 8012ba0:	6039      	str	r1, [r7, #0]
 8012ba2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012ba4:	79fb      	ldrb	r3, [r7, #7]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d105      	bne.n	8012bb6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012baa:	683a      	ldr	r2, [r7, #0]
 8012bac:	4907      	ldr	r1, [pc, #28]	; (8012bcc <USBD_FS_ConfigStrDescriptor+0x34>)
 8012bae:	4808      	ldr	r0, [pc, #32]	; (8012bd0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012bb0:	f7fc fff5 	bl	800fb9e <USBD_GetString>
 8012bb4:	e004      	b.n	8012bc0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012bb6:	683a      	ldr	r2, [r7, #0]
 8012bb8:	4904      	ldr	r1, [pc, #16]	; (8012bcc <USBD_FS_ConfigStrDescriptor+0x34>)
 8012bba:	4805      	ldr	r0, [pc, #20]	; (8012bd0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012bbc:	f7fc ffef 	bl	800fb9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012bc0:	4b02      	ldr	r3, [pc, #8]	; (8012bcc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	3708      	adds	r7, #8
 8012bc6:	46bd      	mov	sp, r7
 8012bc8:	bd80      	pop	{r7, pc}
 8012bca:	bf00      	nop
 8012bcc:	20008f18 	.word	0x20008f18
 8012bd0:	08016938 	.word	0x08016938

08012bd4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bd4:	b580      	push	{r7, lr}
 8012bd6:	b082      	sub	sp, #8
 8012bd8:	af00      	add	r7, sp, #0
 8012bda:	4603      	mov	r3, r0
 8012bdc:	6039      	str	r1, [r7, #0]
 8012bde:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012be0:	79fb      	ldrb	r3, [r7, #7]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d105      	bne.n	8012bf2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012be6:	683a      	ldr	r2, [r7, #0]
 8012be8:	4907      	ldr	r1, [pc, #28]	; (8012c08 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012bea:	4808      	ldr	r0, [pc, #32]	; (8012c0c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012bec:	f7fc ffd7 	bl	800fb9e <USBD_GetString>
 8012bf0:	e004      	b.n	8012bfc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012bf2:	683a      	ldr	r2, [r7, #0]
 8012bf4:	4904      	ldr	r1, [pc, #16]	; (8012c08 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012bf6:	4805      	ldr	r0, [pc, #20]	; (8012c0c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012bf8:	f7fc ffd1 	bl	800fb9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012bfc:	4b02      	ldr	r3, [pc, #8]	; (8012c08 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012bfe:	4618      	mov	r0, r3
 8012c00:	3708      	adds	r7, #8
 8012c02:	46bd      	mov	sp, r7
 8012c04:	bd80      	pop	{r7, pc}
 8012c06:	bf00      	nop
 8012c08:	20008f18 	.word	0x20008f18
 8012c0c:	08016944 	.word	0x08016944

08012c10 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c10:	b480      	push	{r7}
 8012c12:	b083      	sub	sp, #12
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	4603      	mov	r3, r0
 8012c18:	6039      	str	r1, [r7, #0]
 8012c1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8012c1c:	683b      	ldr	r3, [r7, #0]
 8012c1e:	220c      	movs	r2, #12
 8012c20:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8012c22:	4b03      	ldr	r3, [pc, #12]	; (8012c30 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8012c24:	4618      	mov	r0, r3
 8012c26:	370c      	adds	r7, #12
 8012c28:	46bd      	mov	sp, r7
 8012c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c2e:	4770      	bx	lr
 8012c30:	20000370 	.word	0x20000370

08012c34 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012c3a:	4b0f      	ldr	r3, [pc, #60]	; (8012c78 <Get_SerialNum+0x44>)
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012c40:	4b0e      	ldr	r3, [pc, #56]	; (8012c7c <Get_SerialNum+0x48>)
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012c46:	4b0e      	ldr	r3, [pc, #56]	; (8012c80 <Get_SerialNum+0x4c>)
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012c4c:	68fa      	ldr	r2, [r7, #12]
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	4413      	add	r3, r2
 8012c52:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012c54:	68fb      	ldr	r3, [r7, #12]
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d009      	beq.n	8012c6e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012c5a:	2208      	movs	r2, #8
 8012c5c:	4909      	ldr	r1, [pc, #36]	; (8012c84 <Get_SerialNum+0x50>)
 8012c5e:	68f8      	ldr	r0, [r7, #12]
 8012c60:	f000 f814 	bl	8012c8c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012c64:	2204      	movs	r2, #4
 8012c66:	4908      	ldr	r1, [pc, #32]	; (8012c88 <Get_SerialNum+0x54>)
 8012c68:	68b8      	ldr	r0, [r7, #8]
 8012c6a:	f000 f80f 	bl	8012c8c <IntToUnicode>
  }
}
 8012c6e:	bf00      	nop
 8012c70:	3710      	adds	r7, #16
 8012c72:	46bd      	mov	sp, r7
 8012c74:	bd80      	pop	{r7, pc}
 8012c76:	bf00      	nop
 8012c78:	1fff7590 	.word	0x1fff7590
 8012c7c:	1fff7594 	.word	0x1fff7594
 8012c80:	1fff7598 	.word	0x1fff7598
 8012c84:	20000382 	.word	0x20000382
 8012c88:	20000392 	.word	0x20000392

08012c8c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012c8c:	b480      	push	{r7}
 8012c8e:	b087      	sub	sp, #28
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	60f8      	str	r0, [r7, #12]
 8012c94:	60b9      	str	r1, [r7, #8]
 8012c96:	4613      	mov	r3, r2
 8012c98:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012c9e:	2300      	movs	r3, #0
 8012ca0:	75fb      	strb	r3, [r7, #23]
 8012ca2:	e027      	b.n	8012cf4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012ca4:	68fb      	ldr	r3, [r7, #12]
 8012ca6:	0f1b      	lsrs	r3, r3, #28
 8012ca8:	2b09      	cmp	r3, #9
 8012caa:	d80b      	bhi.n	8012cc4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	0f1b      	lsrs	r3, r3, #28
 8012cb0:	b2da      	uxtb	r2, r3
 8012cb2:	7dfb      	ldrb	r3, [r7, #23]
 8012cb4:	005b      	lsls	r3, r3, #1
 8012cb6:	4619      	mov	r1, r3
 8012cb8:	68bb      	ldr	r3, [r7, #8]
 8012cba:	440b      	add	r3, r1
 8012cbc:	3230      	adds	r2, #48	; 0x30
 8012cbe:	b2d2      	uxtb	r2, r2
 8012cc0:	701a      	strb	r2, [r3, #0]
 8012cc2:	e00a      	b.n	8012cda <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	0f1b      	lsrs	r3, r3, #28
 8012cc8:	b2da      	uxtb	r2, r3
 8012cca:	7dfb      	ldrb	r3, [r7, #23]
 8012ccc:	005b      	lsls	r3, r3, #1
 8012cce:	4619      	mov	r1, r3
 8012cd0:	68bb      	ldr	r3, [r7, #8]
 8012cd2:	440b      	add	r3, r1
 8012cd4:	3237      	adds	r2, #55	; 0x37
 8012cd6:	b2d2      	uxtb	r2, r2
 8012cd8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	011b      	lsls	r3, r3, #4
 8012cde:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012ce0:	7dfb      	ldrb	r3, [r7, #23]
 8012ce2:	005b      	lsls	r3, r3, #1
 8012ce4:	3301      	adds	r3, #1
 8012ce6:	68ba      	ldr	r2, [r7, #8]
 8012ce8:	4413      	add	r3, r2
 8012cea:	2200      	movs	r2, #0
 8012cec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012cee:	7dfb      	ldrb	r3, [r7, #23]
 8012cf0:	3301      	adds	r3, #1
 8012cf2:	75fb      	strb	r3, [r7, #23]
 8012cf4:	7dfa      	ldrb	r2, [r7, #23]
 8012cf6:	79fb      	ldrb	r3, [r7, #7]
 8012cf8:	429a      	cmp	r2, r3
 8012cfa:	d3d3      	bcc.n	8012ca4 <IntToUnicode+0x18>
  }
}
 8012cfc:	bf00      	nop
 8012cfe:	bf00      	nop
 8012d00:	371c      	adds	r7, #28
 8012d02:	46bd      	mov	sp, r7
 8012d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d08:	4770      	bx	lr
	...

08012d0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b0b0      	sub	sp, #192	; 0xc0
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012d14:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012d18:	2200      	movs	r2, #0
 8012d1a:	601a      	str	r2, [r3, #0]
 8012d1c:	605a      	str	r2, [r3, #4]
 8012d1e:	609a      	str	r2, [r3, #8]
 8012d20:	60da      	str	r2, [r3, #12]
 8012d22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8012d24:	f107 0314 	add.w	r3, r7, #20
 8012d28:	2298      	movs	r2, #152	; 0x98
 8012d2a:	2100      	movs	r1, #0
 8012d2c:	4618      	mov	r0, r3
 8012d2e:	f000 fe9e 	bl	8013a6e <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012d3a:	d163      	bne.n	8012e04 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012d3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012d40:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8012d42:	2300      	movs	r3, #0
 8012d44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012d48:	f107 0314 	add.w	r3, r7, #20
 8012d4c:	4618      	mov	r0, r3
 8012d4e:	f7f7 fcdf 	bl	800a710 <HAL_RCCEx_PeriphCLKConfig>
 8012d52:	4603      	mov	r3, r0
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d001      	beq.n	8012d5c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8012d58:	f7f0 ff60 	bl	8003c1c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012d5c:	4b2b      	ldr	r3, [pc, #172]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012d60:	4a2a      	ldr	r2, [pc, #168]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012d62:	f043 0301 	orr.w	r3, r3, #1
 8012d66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012d68:	4b28      	ldr	r3, [pc, #160]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012d6c:	f003 0301 	and.w	r3, r3, #1
 8012d70:	613b      	str	r3, [r7, #16]
 8012d72:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012d74:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8012d78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012d7c:	2302      	movs	r3, #2
 8012d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012d82:	2300      	movs	r3, #0
 8012d84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012d88:	2303      	movs	r3, #3
 8012d8a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012d8e:	230a      	movs	r3, #10
 8012d90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012d94:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012d98:	4619      	mov	r1, r3
 8012d9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012d9e:	f7f5 f8a1 	bl	8007ee4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012da2:	4b1a      	ldr	r3, [pc, #104]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012da6:	4a19      	ldr	r2, [pc, #100]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012da8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012dac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012dae:	4b17      	ldr	r3, [pc, #92]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012db6:	60fb      	str	r3, [r7, #12]
 8012db8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8012dba:	4b14      	ldr	r3, [pc, #80]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d114      	bne.n	8012df0 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8012dc6:	4b11      	ldr	r3, [pc, #68]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012dca:	4a10      	ldr	r2, [pc, #64]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012dd0:	6593      	str	r3, [r2, #88]	; 0x58
 8012dd2:	4b0e      	ldr	r3, [pc, #56]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012dda:	60bb      	str	r3, [r7, #8]
 8012ddc:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8012dde:	f7f6 fcdf 	bl	80097a0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8012de2:	4b0a      	ldr	r3, [pc, #40]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012de6:	4a09      	ldr	r2, [pc, #36]	; (8012e0c <HAL_PCD_MspInit+0x100>)
 8012de8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012dec:	6593      	str	r3, [r2, #88]	; 0x58
 8012dee:	e001      	b.n	8012df4 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8012df0:	f7f6 fcd6 	bl	80097a0 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012df4:	2200      	movs	r2, #0
 8012df6:	2105      	movs	r1, #5
 8012df8:	2043      	movs	r0, #67	; 0x43
 8012dfa:	f7f4 fdd7 	bl	80079ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8012dfe:	2043      	movs	r0, #67	; 0x43
 8012e00:	f7f4 fdf0 	bl	80079e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012e04:	bf00      	nop
 8012e06:	37c0      	adds	r7, #192	; 0xc0
 8012e08:	46bd      	mov	sp, r7
 8012e0a:	bd80      	pop	{r7, pc}
 8012e0c:	40021000 	.word	0x40021000

08012e10 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e10:	b580      	push	{r7, lr}
 8012e12:	b082      	sub	sp, #8
 8012e14:	af00      	add	r7, sp, #0
 8012e16:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8012e24:	4619      	mov	r1, r3
 8012e26:	4610      	mov	r0, r2
 8012e28:	f7fb fea8 	bl	800eb7c <USBD_LL_SetupStage>
}
 8012e2c:	bf00      	nop
 8012e2e:	3708      	adds	r7, #8
 8012e30:	46bd      	mov	sp, r7
 8012e32:	bd80      	pop	{r7, pc}

08012e34 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e34:	b580      	push	{r7, lr}
 8012e36:	b082      	sub	sp, #8
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
 8012e3c:	460b      	mov	r3, r1
 8012e3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012e46:	78fa      	ldrb	r2, [r7, #3]
 8012e48:	6879      	ldr	r1, [r7, #4]
 8012e4a:	4613      	mov	r3, r2
 8012e4c:	00db      	lsls	r3, r3, #3
 8012e4e:	4413      	add	r3, r2
 8012e50:	009b      	lsls	r3, r3, #2
 8012e52:	440b      	add	r3, r1
 8012e54:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8012e58:	681a      	ldr	r2, [r3, #0]
 8012e5a:	78fb      	ldrb	r3, [r7, #3]
 8012e5c:	4619      	mov	r1, r3
 8012e5e:	f7fb fee2 	bl	800ec26 <USBD_LL_DataOutStage>
}
 8012e62:	bf00      	nop
 8012e64:	3708      	adds	r7, #8
 8012e66:	46bd      	mov	sp, r7
 8012e68:	bd80      	pop	{r7, pc}

08012e6a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e6a:	b580      	push	{r7, lr}
 8012e6c:	b082      	sub	sp, #8
 8012e6e:	af00      	add	r7, sp, #0
 8012e70:	6078      	str	r0, [r7, #4]
 8012e72:	460b      	mov	r3, r1
 8012e74:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012e7c:	78fa      	ldrb	r2, [r7, #3]
 8012e7e:	6879      	ldr	r1, [r7, #4]
 8012e80:	4613      	mov	r3, r2
 8012e82:	00db      	lsls	r3, r3, #3
 8012e84:	4413      	add	r3, r2
 8012e86:	009b      	lsls	r3, r3, #2
 8012e88:	440b      	add	r3, r1
 8012e8a:	334c      	adds	r3, #76	; 0x4c
 8012e8c:	681a      	ldr	r2, [r3, #0]
 8012e8e:	78fb      	ldrb	r3, [r7, #3]
 8012e90:	4619      	mov	r1, r3
 8012e92:	f7fb ff2b 	bl	800ecec <USBD_LL_DataInStage>
}
 8012e96:	bf00      	nop
 8012e98:	3708      	adds	r7, #8
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}

08012e9e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e9e:	b580      	push	{r7, lr}
 8012ea0:	b082      	sub	sp, #8
 8012ea2:	af00      	add	r7, sp, #0
 8012ea4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012eac:	4618      	mov	r0, r3
 8012eae:	f7fc f83f 	bl	800ef30 <USBD_LL_SOF>
}
 8012eb2:	bf00      	nop
 8012eb4:	3708      	adds	r7, #8
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	bd80      	pop	{r7, pc}

08012eba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012eba:	b580      	push	{r7, lr}
 8012ebc:	b084      	sub	sp, #16
 8012ebe:	af00      	add	r7, sp, #0
 8012ec0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012ec2:	2301      	movs	r3, #1
 8012ec4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	68db      	ldr	r3, [r3, #12]
 8012eca:	2b02      	cmp	r3, #2
 8012ecc:	d001      	beq.n	8012ed2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8012ece:	f7f0 fea5 	bl	8003c1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012ed8:	7bfa      	ldrb	r2, [r7, #15]
 8012eda:	4611      	mov	r1, r2
 8012edc:	4618      	mov	r0, r3
 8012ede:	f7fb ffe9 	bl	800eeb4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012ee8:	4618      	mov	r0, r3
 8012eea:	f7fb ff95 	bl	800ee18 <USBD_LL_Reset>
}
 8012eee:	bf00      	nop
 8012ef0:	3710      	adds	r7, #16
 8012ef2:	46bd      	mov	sp, r7
 8012ef4:	bd80      	pop	{r7, pc}
	...

08012ef8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ef8:	b580      	push	{r7, lr}
 8012efa:	b082      	sub	sp, #8
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	687a      	ldr	r2, [r7, #4]
 8012f0c:	6812      	ldr	r2, [r2, #0]
 8012f0e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012f12:	f043 0301 	orr.w	r3, r3, #1
 8012f16:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f1e:	4618      	mov	r0, r3
 8012f20:	f7fb ffd8 	bl	800eed4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	6a1b      	ldr	r3, [r3, #32]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d005      	beq.n	8012f38 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f2c:	4b04      	ldr	r3, [pc, #16]	; (8012f40 <HAL_PCD_SuspendCallback+0x48>)
 8012f2e:	691b      	ldr	r3, [r3, #16]
 8012f30:	4a03      	ldr	r2, [pc, #12]	; (8012f40 <HAL_PCD_SuspendCallback+0x48>)
 8012f32:	f043 0306 	orr.w	r3, r3, #6
 8012f36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012f38:	bf00      	nop
 8012f3a:	3708      	adds	r7, #8
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	bd80      	pop	{r7, pc}
 8012f40:	e000ed00 	.word	0xe000ed00

08012f44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b082      	sub	sp, #8
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	687a      	ldr	r2, [r7, #4]
 8012f58:	6812      	ldr	r2, [r2, #0]
 8012f5a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012f5e:	f023 0301 	bic.w	r3, r3, #1
 8012f62:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	6a1b      	ldr	r3, [r3, #32]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d007      	beq.n	8012f7c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f6c:	4b08      	ldr	r3, [pc, #32]	; (8012f90 <HAL_PCD_ResumeCallback+0x4c>)
 8012f6e:	691b      	ldr	r3, [r3, #16]
 8012f70:	4a07      	ldr	r2, [pc, #28]	; (8012f90 <HAL_PCD_ResumeCallback+0x4c>)
 8012f72:	f023 0306 	bic.w	r3, r3, #6
 8012f76:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012f78:	f000 faf4 	bl	8013564 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f82:	4618      	mov	r0, r3
 8012f84:	f7fb ffbc 	bl	800ef00 <USBD_LL_Resume>
}
 8012f88:	bf00      	nop
 8012f8a:	3708      	adds	r7, #8
 8012f8c:	46bd      	mov	sp, r7
 8012f8e:	bd80      	pop	{r7, pc}
 8012f90:	e000ed00 	.word	0xe000ed00

08012f94 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f94:	b580      	push	{r7, lr}
 8012f96:	b082      	sub	sp, #8
 8012f98:	af00      	add	r7, sp, #0
 8012f9a:	6078      	str	r0, [r7, #4]
 8012f9c:	460b      	mov	r3, r1
 8012f9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012fa6:	78fa      	ldrb	r2, [r7, #3]
 8012fa8:	4611      	mov	r1, r2
 8012faa:	4618      	mov	r0, r3
 8012fac:	f7fc f808 	bl	800efc0 <USBD_LL_IsoOUTIncomplete>
}
 8012fb0:	bf00      	nop
 8012fb2:	3708      	adds	r7, #8
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	bd80      	pop	{r7, pc}

08012fb8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b082      	sub	sp, #8
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]
 8012fc0:	460b      	mov	r3, r1
 8012fc2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012fca:	78fa      	ldrb	r2, [r7, #3]
 8012fcc:	4611      	mov	r1, r2
 8012fce:	4618      	mov	r0, r3
 8012fd0:	f7fb ffd0 	bl	800ef74 <USBD_LL_IsoINIncomplete>
}
 8012fd4:	bf00      	nop
 8012fd6:	3708      	adds	r7, #8
 8012fd8:	46bd      	mov	sp, r7
 8012fda:	bd80      	pop	{r7, pc}

08012fdc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fdc:	b580      	push	{r7, lr}
 8012fde:	b082      	sub	sp, #8
 8012fe0:	af00      	add	r7, sp, #0
 8012fe2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012fea:	4618      	mov	r0, r3
 8012fec:	f7fc f80e 	bl	800f00c <USBD_LL_DevConnected>
}
 8012ff0:	bf00      	nop
 8012ff2:	3708      	adds	r7, #8
 8012ff4:	46bd      	mov	sp, r7
 8012ff6:	bd80      	pop	{r7, pc}

08012ff8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ff8:	b580      	push	{r7, lr}
 8012ffa:	b082      	sub	sp, #8
 8012ffc:	af00      	add	r7, sp, #0
 8012ffe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013006:	4618      	mov	r0, r3
 8013008:	f7fc f80b 	bl	800f022 <USBD_LL_DevDisconnected>
}
 801300c:	bf00      	nop
 801300e:	3708      	adds	r7, #8
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}

08013014 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b082      	sub	sp, #8
 8013018:	af00      	add	r7, sp, #0
 801301a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	781b      	ldrb	r3, [r3, #0]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d139      	bne.n	8013098 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8013024:	4a1f      	ldr	r2, [pc, #124]	; (80130a4 <USBD_LL_Init+0x90>)
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	4a1d      	ldr	r2, [pc, #116]	; (80130a4 <USBD_LL_Init+0x90>)
 8013030:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013034:	4b1b      	ldr	r3, [pc, #108]	; (80130a4 <USBD_LL_Init+0x90>)
 8013036:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801303a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801303c:	4b19      	ldr	r3, [pc, #100]	; (80130a4 <USBD_LL_Init+0x90>)
 801303e:	2206      	movs	r2, #6
 8013040:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8013042:	4b18      	ldr	r3, [pc, #96]	; (80130a4 <USBD_LL_Init+0x90>)
 8013044:	2202      	movs	r2, #2
 8013046:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8013048:	4b16      	ldr	r3, [pc, #88]	; (80130a4 <USBD_LL_Init+0x90>)
 801304a:	2200      	movs	r2, #0
 801304c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801304e:	4b15      	ldr	r3, [pc, #84]	; (80130a4 <USBD_LL_Init+0x90>)
 8013050:	2200      	movs	r2, #0
 8013052:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8013054:	4b13      	ldr	r3, [pc, #76]	; (80130a4 <USBD_LL_Init+0x90>)
 8013056:	2200      	movs	r2, #0
 8013058:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 801305a:	4b12      	ldr	r3, [pc, #72]	; (80130a4 <USBD_LL_Init+0x90>)
 801305c:	2200      	movs	r2, #0
 801305e:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8013060:	4b10      	ldr	r3, [pc, #64]	; (80130a4 <USBD_LL_Init+0x90>)
 8013062:	2200      	movs	r2, #0
 8013064:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8013066:	4b0f      	ldr	r3, [pc, #60]	; (80130a4 <USBD_LL_Init+0x90>)
 8013068:	2200      	movs	r2, #0
 801306a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801306c:	480d      	ldr	r0, [pc, #52]	; (80130a4 <USBD_LL_Init+0x90>)
 801306e:	f7f5 f8fb 	bl	8008268 <HAL_PCD_Init>
 8013072:	4603      	mov	r3, r0
 8013074:	2b00      	cmp	r3, #0
 8013076:	d001      	beq.n	801307c <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8013078:	f7f0 fdd0 	bl	8003c1c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801307c:	2180      	movs	r1, #128	; 0x80
 801307e:	4809      	ldr	r0, [pc, #36]	; (80130a4 <USBD_LL_Init+0x90>)
 8013080:	f7f6 fa7d 	bl	800957e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8013084:	2240      	movs	r2, #64	; 0x40
 8013086:	2100      	movs	r1, #0
 8013088:	4806      	ldr	r0, [pc, #24]	; (80130a4 <USBD_LL_Init+0x90>)
 801308a:	f7f6 fa31 	bl	80094f0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801308e:	2280      	movs	r2, #128	; 0x80
 8013090:	2101      	movs	r1, #1
 8013092:	4804      	ldr	r0, [pc, #16]	; (80130a4 <USBD_LL_Init+0x90>)
 8013094:	f7f6 fa2c 	bl	80094f0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8013098:	2300      	movs	r3, #0
}
 801309a:	4618      	mov	r0, r3
 801309c:	3708      	adds	r7, #8
 801309e:	46bd      	mov	sp, r7
 80130a0:	bd80      	pop	{r7, pc}
 80130a2:	bf00      	nop
 80130a4:	20009118 	.word	0x20009118

080130a8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80130a8:	b580      	push	{r7, lr}
 80130aa:	b084      	sub	sp, #16
 80130ac:	af00      	add	r7, sp, #0
 80130ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80130b0:	2300      	movs	r3, #0
 80130b2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80130b4:	2300      	movs	r3, #0
 80130b6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80130be:	4618      	mov	r0, r3
 80130c0:	f7f5 f9f6 	bl	80084b0 <HAL_PCD_Start>
 80130c4:	4603      	mov	r3, r0
 80130c6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80130c8:	7bbb      	ldrb	r3, [r7, #14]
 80130ca:	2b03      	cmp	r3, #3
 80130cc:	d816      	bhi.n	80130fc <USBD_LL_Start+0x54>
 80130ce:	a201      	add	r2, pc, #4	; (adr r2, 80130d4 <USBD_LL_Start+0x2c>)
 80130d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130d4:	080130e5 	.word	0x080130e5
 80130d8:	080130eb 	.word	0x080130eb
 80130dc:	080130f1 	.word	0x080130f1
 80130e0:	080130f7 	.word	0x080130f7
    case HAL_OK :
      usb_status = USBD_OK;
 80130e4:	2300      	movs	r3, #0
 80130e6:	73fb      	strb	r3, [r7, #15]
    break;
 80130e8:	e00b      	b.n	8013102 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80130ea:	2303      	movs	r3, #3
 80130ec:	73fb      	strb	r3, [r7, #15]
    break;
 80130ee:	e008      	b.n	8013102 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80130f0:	2301      	movs	r3, #1
 80130f2:	73fb      	strb	r3, [r7, #15]
    break;
 80130f4:	e005      	b.n	8013102 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80130f6:	2303      	movs	r3, #3
 80130f8:	73fb      	strb	r3, [r7, #15]
    break;
 80130fa:	e002      	b.n	8013102 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80130fc:	2303      	movs	r3, #3
 80130fe:	73fb      	strb	r3, [r7, #15]
    break;
 8013100:	bf00      	nop
  }
  return usb_status;
 8013102:	7bfb      	ldrb	r3, [r7, #15]
}
 8013104:	4618      	mov	r0, r3
 8013106:	3710      	adds	r7, #16
 8013108:	46bd      	mov	sp, r7
 801310a:	bd80      	pop	{r7, pc}

0801310c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b084      	sub	sp, #16
 8013110:	af00      	add	r7, sp, #0
 8013112:	6078      	str	r0, [r7, #4]
 8013114:	4608      	mov	r0, r1
 8013116:	4611      	mov	r1, r2
 8013118:	461a      	mov	r2, r3
 801311a:	4603      	mov	r3, r0
 801311c:	70fb      	strb	r3, [r7, #3]
 801311e:	460b      	mov	r3, r1
 8013120:	70bb      	strb	r3, [r7, #2]
 8013122:	4613      	mov	r3, r2
 8013124:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013126:	2300      	movs	r3, #0
 8013128:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801312a:	2300      	movs	r3, #0
 801312c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013134:	78bb      	ldrb	r3, [r7, #2]
 8013136:	883a      	ldrh	r2, [r7, #0]
 8013138:	78f9      	ldrb	r1, [r7, #3]
 801313a:	f7f5 fea0 	bl	8008e7e <HAL_PCD_EP_Open>
 801313e:	4603      	mov	r3, r0
 8013140:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013142:	7bbb      	ldrb	r3, [r7, #14]
 8013144:	2b03      	cmp	r3, #3
 8013146:	d817      	bhi.n	8013178 <USBD_LL_OpenEP+0x6c>
 8013148:	a201      	add	r2, pc, #4	; (adr r2, 8013150 <USBD_LL_OpenEP+0x44>)
 801314a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801314e:	bf00      	nop
 8013150:	08013161 	.word	0x08013161
 8013154:	08013167 	.word	0x08013167
 8013158:	0801316d 	.word	0x0801316d
 801315c:	08013173 	.word	0x08013173
    case HAL_OK :
      usb_status = USBD_OK;
 8013160:	2300      	movs	r3, #0
 8013162:	73fb      	strb	r3, [r7, #15]
    break;
 8013164:	e00b      	b.n	801317e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013166:	2303      	movs	r3, #3
 8013168:	73fb      	strb	r3, [r7, #15]
    break;
 801316a:	e008      	b.n	801317e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801316c:	2301      	movs	r3, #1
 801316e:	73fb      	strb	r3, [r7, #15]
    break;
 8013170:	e005      	b.n	801317e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013172:	2303      	movs	r3, #3
 8013174:	73fb      	strb	r3, [r7, #15]
    break;
 8013176:	e002      	b.n	801317e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8013178:	2303      	movs	r3, #3
 801317a:	73fb      	strb	r3, [r7, #15]
    break;
 801317c:	bf00      	nop
  }
  return usb_status;
 801317e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013180:	4618      	mov	r0, r3
 8013182:	3710      	adds	r7, #16
 8013184:	46bd      	mov	sp, r7
 8013186:	bd80      	pop	{r7, pc}

08013188 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013188:	b580      	push	{r7, lr}
 801318a:	b084      	sub	sp, #16
 801318c:	af00      	add	r7, sp, #0
 801318e:	6078      	str	r0, [r7, #4]
 8013190:	460b      	mov	r3, r1
 8013192:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013194:	2300      	movs	r3, #0
 8013196:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013198:	2300      	movs	r3, #0
 801319a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80131a2:	78fa      	ldrb	r2, [r7, #3]
 80131a4:	4611      	mov	r1, r2
 80131a6:	4618      	mov	r0, r3
 80131a8:	f7f5 fed1 	bl	8008f4e <HAL_PCD_EP_Close>
 80131ac:	4603      	mov	r3, r0
 80131ae:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80131b0:	7bbb      	ldrb	r3, [r7, #14]
 80131b2:	2b03      	cmp	r3, #3
 80131b4:	d816      	bhi.n	80131e4 <USBD_LL_CloseEP+0x5c>
 80131b6:	a201      	add	r2, pc, #4	; (adr r2, 80131bc <USBD_LL_CloseEP+0x34>)
 80131b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131bc:	080131cd 	.word	0x080131cd
 80131c0:	080131d3 	.word	0x080131d3
 80131c4:	080131d9 	.word	0x080131d9
 80131c8:	080131df 	.word	0x080131df
    case HAL_OK :
      usb_status = USBD_OK;
 80131cc:	2300      	movs	r3, #0
 80131ce:	73fb      	strb	r3, [r7, #15]
    break;
 80131d0:	e00b      	b.n	80131ea <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80131d2:	2303      	movs	r3, #3
 80131d4:	73fb      	strb	r3, [r7, #15]
    break;
 80131d6:	e008      	b.n	80131ea <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80131d8:	2301      	movs	r3, #1
 80131da:	73fb      	strb	r3, [r7, #15]
    break;
 80131dc:	e005      	b.n	80131ea <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80131de:	2303      	movs	r3, #3
 80131e0:	73fb      	strb	r3, [r7, #15]
    break;
 80131e2:	e002      	b.n	80131ea <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80131e4:	2303      	movs	r3, #3
 80131e6:	73fb      	strb	r3, [r7, #15]
    break;
 80131e8:	bf00      	nop
  }
  return usb_status;
 80131ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80131ec:	4618      	mov	r0, r3
 80131ee:	3710      	adds	r7, #16
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}

080131f4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b084      	sub	sp, #16
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	6078      	str	r0, [r7, #4]
 80131fc:	460b      	mov	r3, r1
 80131fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013200:	2300      	movs	r3, #0
 8013202:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013204:	2300      	movs	r3, #0
 8013206:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801320e:	78fa      	ldrb	r2, [r7, #3]
 8013210:	4611      	mov	r1, r2
 8013212:	4618      	mov	r0, r3
 8013214:	f7f5 ff78 	bl	8009108 <HAL_PCD_EP_SetStall>
 8013218:	4603      	mov	r3, r0
 801321a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801321c:	7bbb      	ldrb	r3, [r7, #14]
 801321e:	2b03      	cmp	r3, #3
 8013220:	d816      	bhi.n	8013250 <USBD_LL_StallEP+0x5c>
 8013222:	a201      	add	r2, pc, #4	; (adr r2, 8013228 <USBD_LL_StallEP+0x34>)
 8013224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013228:	08013239 	.word	0x08013239
 801322c:	0801323f 	.word	0x0801323f
 8013230:	08013245 	.word	0x08013245
 8013234:	0801324b 	.word	0x0801324b
    case HAL_OK :
      usb_status = USBD_OK;
 8013238:	2300      	movs	r3, #0
 801323a:	73fb      	strb	r3, [r7, #15]
    break;
 801323c:	e00b      	b.n	8013256 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801323e:	2303      	movs	r3, #3
 8013240:	73fb      	strb	r3, [r7, #15]
    break;
 8013242:	e008      	b.n	8013256 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013244:	2301      	movs	r3, #1
 8013246:	73fb      	strb	r3, [r7, #15]
    break;
 8013248:	e005      	b.n	8013256 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801324a:	2303      	movs	r3, #3
 801324c:	73fb      	strb	r3, [r7, #15]
    break;
 801324e:	e002      	b.n	8013256 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8013250:	2303      	movs	r3, #3
 8013252:	73fb      	strb	r3, [r7, #15]
    break;
 8013254:	bf00      	nop
  }
  return usb_status;
 8013256:	7bfb      	ldrb	r3, [r7, #15]
}
 8013258:	4618      	mov	r0, r3
 801325a:	3710      	adds	r7, #16
 801325c:	46bd      	mov	sp, r7
 801325e:	bd80      	pop	{r7, pc}

08013260 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b084      	sub	sp, #16
 8013264:	af00      	add	r7, sp, #0
 8013266:	6078      	str	r0, [r7, #4]
 8013268:	460b      	mov	r3, r1
 801326a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801326c:	2300      	movs	r3, #0
 801326e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013270:	2300      	movs	r3, #0
 8013272:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801327a:	78fa      	ldrb	r2, [r7, #3]
 801327c:	4611      	mov	r1, r2
 801327e:	4618      	mov	r0, r3
 8013280:	f7f5 ffa4 	bl	80091cc <HAL_PCD_EP_ClrStall>
 8013284:	4603      	mov	r3, r0
 8013286:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013288:	7bbb      	ldrb	r3, [r7, #14]
 801328a:	2b03      	cmp	r3, #3
 801328c:	d816      	bhi.n	80132bc <USBD_LL_ClearStallEP+0x5c>
 801328e:	a201      	add	r2, pc, #4	; (adr r2, 8013294 <USBD_LL_ClearStallEP+0x34>)
 8013290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013294:	080132a5 	.word	0x080132a5
 8013298:	080132ab 	.word	0x080132ab
 801329c:	080132b1 	.word	0x080132b1
 80132a0:	080132b7 	.word	0x080132b7
    case HAL_OK :
      usb_status = USBD_OK;
 80132a4:	2300      	movs	r3, #0
 80132a6:	73fb      	strb	r3, [r7, #15]
    break;
 80132a8:	e00b      	b.n	80132c2 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80132aa:	2303      	movs	r3, #3
 80132ac:	73fb      	strb	r3, [r7, #15]
    break;
 80132ae:	e008      	b.n	80132c2 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80132b0:	2301      	movs	r3, #1
 80132b2:	73fb      	strb	r3, [r7, #15]
    break;
 80132b4:	e005      	b.n	80132c2 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80132b6:	2303      	movs	r3, #3
 80132b8:	73fb      	strb	r3, [r7, #15]
    break;
 80132ba:	e002      	b.n	80132c2 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80132bc:	2303      	movs	r3, #3
 80132be:	73fb      	strb	r3, [r7, #15]
    break;
 80132c0:	bf00      	nop
  }
  return usb_status;
 80132c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80132c4:	4618      	mov	r0, r3
 80132c6:	3710      	adds	r7, #16
 80132c8:	46bd      	mov	sp, r7
 80132ca:	bd80      	pop	{r7, pc}

080132cc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80132cc:	b480      	push	{r7}
 80132ce:	b085      	sub	sp, #20
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	6078      	str	r0, [r7, #4]
 80132d4:	460b      	mov	r3, r1
 80132d6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80132de:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80132e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	da0b      	bge.n	8013300 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80132e8:	78fb      	ldrb	r3, [r7, #3]
 80132ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80132ee:	68f9      	ldr	r1, [r7, #12]
 80132f0:	4613      	mov	r3, r2
 80132f2:	00db      	lsls	r3, r3, #3
 80132f4:	4413      	add	r3, r2
 80132f6:	009b      	lsls	r3, r3, #2
 80132f8:	440b      	add	r3, r1
 80132fa:	333e      	adds	r3, #62	; 0x3e
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	e00b      	b.n	8013318 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013300:	78fb      	ldrb	r3, [r7, #3]
 8013302:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013306:	68f9      	ldr	r1, [r7, #12]
 8013308:	4613      	mov	r3, r2
 801330a:	00db      	lsls	r3, r3, #3
 801330c:	4413      	add	r3, r2
 801330e:	009b      	lsls	r3, r3, #2
 8013310:	440b      	add	r3, r1
 8013312:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8013316:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013318:	4618      	mov	r0, r3
 801331a:	3714      	adds	r7, #20
 801331c:	46bd      	mov	sp, r7
 801331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013322:	4770      	bx	lr

08013324 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013324:	b580      	push	{r7, lr}
 8013326:	b084      	sub	sp, #16
 8013328:	af00      	add	r7, sp, #0
 801332a:	6078      	str	r0, [r7, #4]
 801332c:	460b      	mov	r3, r1
 801332e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013330:	2300      	movs	r3, #0
 8013332:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013334:	2300      	movs	r3, #0
 8013336:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801333e:	78fa      	ldrb	r2, [r7, #3]
 8013340:	4611      	mov	r1, r2
 8013342:	4618      	mov	r0, r3
 8013344:	f7f5 fd76 	bl	8008e34 <HAL_PCD_SetAddress>
 8013348:	4603      	mov	r3, r0
 801334a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801334c:	7bbb      	ldrb	r3, [r7, #14]
 801334e:	2b03      	cmp	r3, #3
 8013350:	d816      	bhi.n	8013380 <USBD_LL_SetUSBAddress+0x5c>
 8013352:	a201      	add	r2, pc, #4	; (adr r2, 8013358 <USBD_LL_SetUSBAddress+0x34>)
 8013354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013358:	08013369 	.word	0x08013369
 801335c:	0801336f 	.word	0x0801336f
 8013360:	08013375 	.word	0x08013375
 8013364:	0801337b 	.word	0x0801337b
    case HAL_OK :
      usb_status = USBD_OK;
 8013368:	2300      	movs	r3, #0
 801336a:	73fb      	strb	r3, [r7, #15]
    break;
 801336c:	e00b      	b.n	8013386 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801336e:	2303      	movs	r3, #3
 8013370:	73fb      	strb	r3, [r7, #15]
    break;
 8013372:	e008      	b.n	8013386 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013374:	2301      	movs	r3, #1
 8013376:	73fb      	strb	r3, [r7, #15]
    break;
 8013378:	e005      	b.n	8013386 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801337a:	2303      	movs	r3, #3
 801337c:	73fb      	strb	r3, [r7, #15]
    break;
 801337e:	e002      	b.n	8013386 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8013380:	2303      	movs	r3, #3
 8013382:	73fb      	strb	r3, [r7, #15]
    break;
 8013384:	bf00      	nop
  }
  return usb_status;
 8013386:	7bfb      	ldrb	r3, [r7, #15]
}
 8013388:	4618      	mov	r0, r3
 801338a:	3710      	adds	r7, #16
 801338c:	46bd      	mov	sp, r7
 801338e:	bd80      	pop	{r7, pc}

08013390 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b086      	sub	sp, #24
 8013394:	af00      	add	r7, sp, #0
 8013396:	60f8      	str	r0, [r7, #12]
 8013398:	607a      	str	r2, [r7, #4]
 801339a:	603b      	str	r3, [r7, #0]
 801339c:	460b      	mov	r3, r1
 801339e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133a0:	2300      	movs	r3, #0
 80133a2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133a4:	2300      	movs	r3, #0
 80133a6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80133ae:	7af9      	ldrb	r1, [r7, #11]
 80133b0:	683b      	ldr	r3, [r7, #0]
 80133b2:	687a      	ldr	r2, [r7, #4]
 80133b4:	f7f5 fe6b 	bl	800908e <HAL_PCD_EP_Transmit>
 80133b8:	4603      	mov	r3, r0
 80133ba:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80133bc:	7dbb      	ldrb	r3, [r7, #22]
 80133be:	2b03      	cmp	r3, #3
 80133c0:	d816      	bhi.n	80133f0 <USBD_LL_Transmit+0x60>
 80133c2:	a201      	add	r2, pc, #4	; (adr r2, 80133c8 <USBD_LL_Transmit+0x38>)
 80133c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133c8:	080133d9 	.word	0x080133d9
 80133cc:	080133df 	.word	0x080133df
 80133d0:	080133e5 	.word	0x080133e5
 80133d4:	080133eb 	.word	0x080133eb
    case HAL_OK :
      usb_status = USBD_OK;
 80133d8:	2300      	movs	r3, #0
 80133da:	75fb      	strb	r3, [r7, #23]
    break;
 80133dc:	e00b      	b.n	80133f6 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80133de:	2303      	movs	r3, #3
 80133e0:	75fb      	strb	r3, [r7, #23]
    break;
 80133e2:	e008      	b.n	80133f6 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80133e4:	2301      	movs	r3, #1
 80133e6:	75fb      	strb	r3, [r7, #23]
    break;
 80133e8:	e005      	b.n	80133f6 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80133ea:	2303      	movs	r3, #3
 80133ec:	75fb      	strb	r3, [r7, #23]
    break;
 80133ee:	e002      	b.n	80133f6 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80133f0:	2303      	movs	r3, #3
 80133f2:	75fb      	strb	r3, [r7, #23]
    break;
 80133f4:	bf00      	nop
  }
  return usb_status;
 80133f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80133f8:	4618      	mov	r0, r3
 80133fa:	3718      	adds	r7, #24
 80133fc:	46bd      	mov	sp, r7
 80133fe:	bd80      	pop	{r7, pc}

08013400 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b086      	sub	sp, #24
 8013404:	af00      	add	r7, sp, #0
 8013406:	60f8      	str	r0, [r7, #12]
 8013408:	607a      	str	r2, [r7, #4]
 801340a:	603b      	str	r3, [r7, #0]
 801340c:	460b      	mov	r3, r1
 801340e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013410:	2300      	movs	r3, #0
 8013412:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013414:	2300      	movs	r3, #0
 8013416:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801341e:	7af9      	ldrb	r1, [r7, #11]
 8013420:	683b      	ldr	r3, [r7, #0]
 8013422:	687a      	ldr	r2, [r7, #4]
 8013424:	f7f5 fddd 	bl	8008fe2 <HAL_PCD_EP_Receive>
 8013428:	4603      	mov	r3, r0
 801342a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 801342c:	7dbb      	ldrb	r3, [r7, #22]
 801342e:	2b03      	cmp	r3, #3
 8013430:	d816      	bhi.n	8013460 <USBD_LL_PrepareReceive+0x60>
 8013432:	a201      	add	r2, pc, #4	; (adr r2, 8013438 <USBD_LL_PrepareReceive+0x38>)
 8013434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013438:	08013449 	.word	0x08013449
 801343c:	0801344f 	.word	0x0801344f
 8013440:	08013455 	.word	0x08013455
 8013444:	0801345b 	.word	0x0801345b
    case HAL_OK :
      usb_status = USBD_OK;
 8013448:	2300      	movs	r3, #0
 801344a:	75fb      	strb	r3, [r7, #23]
    break;
 801344c:	e00b      	b.n	8013466 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801344e:	2303      	movs	r3, #3
 8013450:	75fb      	strb	r3, [r7, #23]
    break;
 8013452:	e008      	b.n	8013466 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013454:	2301      	movs	r3, #1
 8013456:	75fb      	strb	r3, [r7, #23]
    break;
 8013458:	e005      	b.n	8013466 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801345a:	2303      	movs	r3, #3
 801345c:	75fb      	strb	r3, [r7, #23]
    break;
 801345e:	e002      	b.n	8013466 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8013460:	2303      	movs	r3, #3
 8013462:	75fb      	strb	r3, [r7, #23]
    break;
 8013464:	bf00      	nop
  }
  return usb_status;
 8013466:	7dfb      	ldrb	r3, [r7, #23]
}
 8013468:	4618      	mov	r0, r3
 801346a:	3718      	adds	r7, #24
 801346c:	46bd      	mov	sp, r7
 801346e:	bd80      	pop	{r7, pc}

08013470 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013470:	b580      	push	{r7, lr}
 8013472:	b082      	sub	sp, #8
 8013474:	af00      	add	r7, sp, #0
 8013476:	6078      	str	r0, [r7, #4]
 8013478:	460b      	mov	r3, r1
 801347a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013482:	78fa      	ldrb	r2, [r7, #3]
 8013484:	4611      	mov	r1, r2
 8013486:	4618      	mov	r0, r3
 8013488:	f7f5 fde9 	bl	800905e <HAL_PCD_EP_GetRxCount>
 801348c:	4603      	mov	r3, r0
}
 801348e:	4618      	mov	r0, r3
 8013490:	3708      	adds	r7, #8
 8013492:	46bd      	mov	sp, r7
 8013494:	bd80      	pop	{r7, pc}
	...

08013498 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8013498:	b580      	push	{r7, lr}
 801349a:	b082      	sub	sp, #8
 801349c:	af00      	add	r7, sp, #0
 801349e:	6078      	str	r0, [r7, #4]
 80134a0:	460b      	mov	r3, r1
 80134a2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80134a4:	78fb      	ldrb	r3, [r7, #3]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d002      	beq.n	80134b0 <HAL_PCDEx_LPM_Callback+0x18>
 80134aa:	2b01      	cmp	r3, #1
 80134ac:	d01f      	beq.n	80134ee <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80134ae:	e03b      	b.n	8013528 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	6a1b      	ldr	r3, [r3, #32]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d007      	beq.n	80134c8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80134b8:	f000 f854 	bl	8013564 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80134bc:	4b1c      	ldr	r3, [pc, #112]	; (8013530 <HAL_PCDEx_LPM_Callback+0x98>)
 80134be:	691b      	ldr	r3, [r3, #16]
 80134c0:	4a1b      	ldr	r2, [pc, #108]	; (8013530 <HAL_PCDEx_LPM_Callback+0x98>)
 80134c2:	f023 0306 	bic.w	r3, r3, #6
 80134c6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	687a      	ldr	r2, [r7, #4]
 80134d4:	6812      	ldr	r2, [r2, #0]
 80134d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80134da:	f023 0301 	bic.w	r3, r3, #1
 80134de:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80134e6:	4618      	mov	r0, r3
 80134e8:	f7fb fd0a 	bl	800ef00 <USBD_LL_Resume>
    break;
 80134ec:	e01c      	b.n	8013528 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	681b      	ldr	r3, [r3, #0]
 80134f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	687a      	ldr	r2, [r7, #4]
 80134fa:	6812      	ldr	r2, [r2, #0]
 80134fc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013500:	f043 0301 	orr.w	r3, r3, #1
 8013504:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801350c:	4618      	mov	r0, r3
 801350e:	f7fb fce1 	bl	800eed4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	6a1b      	ldr	r3, [r3, #32]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d005      	beq.n	8013526 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801351a:	4b05      	ldr	r3, [pc, #20]	; (8013530 <HAL_PCDEx_LPM_Callback+0x98>)
 801351c:	691b      	ldr	r3, [r3, #16]
 801351e:	4a04      	ldr	r2, [pc, #16]	; (8013530 <HAL_PCDEx_LPM_Callback+0x98>)
 8013520:	f043 0306 	orr.w	r3, r3, #6
 8013524:	6113      	str	r3, [r2, #16]
    break;
 8013526:	bf00      	nop
}
 8013528:	bf00      	nop
 801352a:	3708      	adds	r7, #8
 801352c:	46bd      	mov	sp, r7
 801352e:	bd80      	pop	{r7, pc}
 8013530:	e000ed00 	.word	0xe000ed00

08013534 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8013534:	b480      	push	{r7}
 8013536:	b083      	sub	sp, #12
 8013538:	af00      	add	r7, sp, #0
 801353a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801353c:	4b03      	ldr	r3, [pc, #12]	; (801354c <USBD_static_malloc+0x18>)
}
 801353e:	4618      	mov	r0, r3
 8013540:	370c      	adds	r7, #12
 8013542:	46bd      	mov	sp, r7
 8013544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013548:	4770      	bx	lr
 801354a:	bf00      	nop
 801354c:	20009624 	.word	0x20009624

08013550 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013550:	b480      	push	{r7}
 8013552:	b083      	sub	sp, #12
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]

}
 8013558:	bf00      	nop
 801355a:	370c      	adds	r7, #12
 801355c:	46bd      	mov	sp, r7
 801355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013562:	4770      	bx	lr

08013564 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8013564:	b580      	push	{r7, lr}
 8013566:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8013568:	f7ef fe9a 	bl	80032a0 <SystemClock_Config>
}
 801356c:	bf00      	nop
 801356e:	bd80      	pop	{r7, pc}

08013570 <expf>:
 8013570:	b508      	push	{r3, lr}
 8013572:	ed2d 8b02 	vpush	{d8}
 8013576:	eef0 8a40 	vmov.f32	s17, s0
 801357a:	f000 f82f 	bl	80135dc <__ieee754_expf>
 801357e:	eeb0 8a40 	vmov.f32	s16, s0
 8013582:	eeb0 0a68 	vmov.f32	s0, s17
 8013586:	f000 f919 	bl	80137bc <finitef>
 801358a:	b160      	cbz	r0, 80135a6 <expf+0x36>
 801358c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80135cc <expf+0x5c>
 8013590:	eef4 8ae7 	vcmpe.f32	s17, s15
 8013594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013598:	dd0a      	ble.n	80135b0 <expf+0x40>
 801359a:	f000 f91d 	bl	80137d8 <__errno>
 801359e:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 80135d0 <expf+0x60>
 80135a2:	2322      	movs	r3, #34	; 0x22
 80135a4:	6003      	str	r3, [r0, #0]
 80135a6:	eeb0 0a48 	vmov.f32	s0, s16
 80135aa:	ecbd 8b02 	vpop	{d8}
 80135ae:	bd08      	pop	{r3, pc}
 80135b0:	eddf 7a08 	vldr	s15, [pc, #32]	; 80135d4 <expf+0x64>
 80135b4:	eef4 8ae7 	vcmpe.f32	s17, s15
 80135b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135bc:	d5f3      	bpl.n	80135a6 <expf+0x36>
 80135be:	f000 f90b 	bl	80137d8 <__errno>
 80135c2:	2322      	movs	r3, #34	; 0x22
 80135c4:	ed9f 8a04 	vldr	s16, [pc, #16]	; 80135d8 <expf+0x68>
 80135c8:	6003      	str	r3, [r0, #0]
 80135ca:	e7ec      	b.n	80135a6 <expf+0x36>
 80135cc:	42b17180 	.word	0x42b17180
 80135d0:	7f800000 	.word	0x7f800000
 80135d4:	c2cff1b5 	.word	0xc2cff1b5
 80135d8:	00000000 	.word	0x00000000

080135dc <__ieee754_expf>:
 80135dc:	ee10 2a10 	vmov	r2, s0
 80135e0:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80135e4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80135e8:	d902      	bls.n	80135f0 <__ieee754_expf+0x14>
 80135ea:	ee30 0a00 	vadd.f32	s0, s0, s0
 80135ee:	4770      	bx	lr
 80135f0:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 80135f4:	d106      	bne.n	8013604 <__ieee754_expf+0x28>
 80135f6:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8013730 <__ieee754_expf+0x154>
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	bf18      	it	ne
 80135fe:	eeb0 0a67 	vmovne.f32	s0, s15
 8013602:	4770      	bx	lr
 8013604:	484b      	ldr	r0, [pc, #300]	; (8013734 <__ieee754_expf+0x158>)
 8013606:	4282      	cmp	r2, r0
 8013608:	dd02      	ble.n	8013610 <__ieee754_expf+0x34>
 801360a:	2000      	movs	r0, #0
 801360c:	f000 b8d0 	b.w	80137b0 <__math_oflowf>
 8013610:	2a00      	cmp	r2, #0
 8013612:	da05      	bge.n	8013620 <__ieee754_expf+0x44>
 8013614:	4a48      	ldr	r2, [pc, #288]	; (8013738 <__ieee754_expf+0x15c>)
 8013616:	4291      	cmp	r1, r2
 8013618:	d902      	bls.n	8013620 <__ieee754_expf+0x44>
 801361a:	2000      	movs	r0, #0
 801361c:	f000 b8c2 	b.w	80137a4 <__math_uflowf>
 8013620:	4a46      	ldr	r2, [pc, #280]	; (801373c <__ieee754_expf+0x160>)
 8013622:	4291      	cmp	r1, r2
 8013624:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8013628:	d952      	bls.n	80136d0 <__ieee754_expf+0xf4>
 801362a:	4a45      	ldr	r2, [pc, #276]	; (8013740 <__ieee754_expf+0x164>)
 801362c:	4291      	cmp	r1, r2
 801362e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8013632:	d834      	bhi.n	801369e <__ieee754_expf+0xc2>
 8013634:	4943      	ldr	r1, [pc, #268]	; (8013744 <__ieee754_expf+0x168>)
 8013636:	4411      	add	r1, r2
 8013638:	ed91 7a00 	vldr	s14, [r1]
 801363c:	4942      	ldr	r1, [pc, #264]	; (8013748 <__ieee754_expf+0x16c>)
 801363e:	440a      	add	r2, r1
 8013640:	edd2 7a00 	vldr	s15, [r2]
 8013644:	ee30 7a47 	vsub.f32	s14, s0, s14
 8013648:	f1c3 0201 	rsb	r2, r3, #1
 801364c:	1ad2      	subs	r2, r2, r3
 801364e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8013652:	ee20 6a00 	vmul.f32	s12, s0, s0
 8013656:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 801374c <__ieee754_expf+0x170>
 801365a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8013750 <__ieee754_expf+0x174>
 801365e:	eee6 6a05 	vfma.f32	s13, s12, s10
 8013662:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8013754 <__ieee754_expf+0x178>
 8013666:	eea6 5a86 	vfma.f32	s10, s13, s12
 801366a:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8013758 <__ieee754_expf+0x17c>
 801366e:	eee5 6a06 	vfma.f32	s13, s10, s12
 8013672:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 801375c <__ieee754_expf+0x180>
 8013676:	eea6 5a86 	vfma.f32	s10, s13, s12
 801367a:	eef0 6a40 	vmov.f32	s13, s0
 801367e:	eee5 6a46 	vfms.f32	s13, s10, s12
 8013682:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8013686:	ee20 5a26 	vmul.f32	s10, s0, s13
 801368a:	bb92      	cbnz	r2, 80136f2 <__ieee754_expf+0x116>
 801368c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8013690:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8013694:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8013698:	ee35 0ac0 	vsub.f32	s0, s11, s0
 801369c:	4770      	bx	lr
 801369e:	4b30      	ldr	r3, [pc, #192]	; (8013760 <__ieee754_expf+0x184>)
 80136a0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8013764 <__ieee754_expf+0x188>
 80136a4:	eddf 6a30 	vldr	s13, [pc, #192]	; 8013768 <__ieee754_expf+0x18c>
 80136a8:	4413      	add	r3, r2
 80136aa:	edd3 7a00 	vldr	s15, [r3]
 80136ae:	eee0 7a07 	vfma.f32	s15, s0, s14
 80136b2:	eeb0 7a40 	vmov.f32	s14, s0
 80136b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80136ba:	ee17 2a90 	vmov	r2, s15
 80136be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80136c2:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80136c6:	eddf 6a29 	vldr	s13, [pc, #164]	; 801376c <__ieee754_expf+0x190>
 80136ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80136ce:	e7be      	b.n	801364e <__ieee754_expf+0x72>
 80136d0:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 80136d4:	d20b      	bcs.n	80136ee <__ieee754_expf+0x112>
 80136d6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8013770 <__ieee754_expf+0x194>
 80136da:	ee70 6a26 	vadd.f32	s13, s0, s13
 80136de:	eef4 6ae5 	vcmpe.f32	s13, s11
 80136e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136e6:	dd02      	ble.n	80136ee <__ieee754_expf+0x112>
 80136e8:	ee30 0a25 	vadd.f32	s0, s0, s11
 80136ec:	4770      	bx	lr
 80136ee:	2200      	movs	r2, #0
 80136f0:	e7af      	b.n	8013652 <__ieee754_expf+0x76>
 80136f2:	ee76 6a66 	vsub.f32	s13, s12, s13
 80136f6:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 80136fa:	ee85 0a26 	vdiv.f32	s0, s10, s13
 80136fe:	bfb8      	it	lt
 8013700:	3264      	addlt	r2, #100	; 0x64
 8013702:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013706:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801370a:	ee75 7ac0 	vsub.f32	s15, s11, s0
 801370e:	ee17 3a90 	vmov	r3, s15
 8013712:	bfab      	itete	ge
 8013714:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8013718:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 801371c:	ee00 3a10 	vmovge	s0, r3
 8013720:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8013774 <__ieee754_expf+0x198>
 8013724:	bfbc      	itt	lt
 8013726:	ee00 3a10 	vmovlt	s0, r3
 801372a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 801372e:	4770      	bx	lr
 8013730:	00000000 	.word	0x00000000
 8013734:	42b17217 	.word	0x42b17217
 8013738:	42cff1b5 	.word	0x42cff1b5
 801373c:	3eb17218 	.word	0x3eb17218
 8013740:	3f851591 	.word	0x3f851591
 8013744:	08016d08 	.word	0x08016d08
 8013748:	08016d10 	.word	0x08016d10
 801374c:	3331bb4c 	.word	0x3331bb4c
 8013750:	b5ddea0e 	.word	0xb5ddea0e
 8013754:	388ab355 	.word	0x388ab355
 8013758:	bb360b61 	.word	0xbb360b61
 801375c:	3e2aaaab 	.word	0x3e2aaaab
 8013760:	08016d00 	.word	0x08016d00
 8013764:	3fb8aa3b 	.word	0x3fb8aa3b
 8013768:	3f317180 	.word	0x3f317180
 801376c:	3717f7d1 	.word	0x3717f7d1
 8013770:	7149f2ca 	.word	0x7149f2ca
 8013774:	0d800000 	.word	0x0d800000

08013778 <with_errnof>:
 8013778:	b513      	push	{r0, r1, r4, lr}
 801377a:	4604      	mov	r4, r0
 801377c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013780:	f000 f82a 	bl	80137d8 <__errno>
 8013784:	ed9d 0a01 	vldr	s0, [sp, #4]
 8013788:	6004      	str	r4, [r0, #0]
 801378a:	b002      	add	sp, #8
 801378c:	bd10      	pop	{r4, pc}

0801378e <xflowf>:
 801378e:	b130      	cbz	r0, 801379e <xflowf+0x10>
 8013790:	eef1 7a40 	vneg.f32	s15, s0
 8013794:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013798:	2022      	movs	r0, #34	; 0x22
 801379a:	f7ff bfed 	b.w	8013778 <with_errnof>
 801379e:	eef0 7a40 	vmov.f32	s15, s0
 80137a2:	e7f7      	b.n	8013794 <xflowf+0x6>

080137a4 <__math_uflowf>:
 80137a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80137ac <__math_uflowf+0x8>
 80137a8:	f7ff bff1 	b.w	801378e <xflowf>
 80137ac:	10000000 	.word	0x10000000

080137b0 <__math_oflowf>:
 80137b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80137b8 <__math_oflowf+0x8>
 80137b4:	f7ff bfeb 	b.w	801378e <xflowf>
 80137b8:	70000000 	.word	0x70000000

080137bc <finitef>:
 80137bc:	b082      	sub	sp, #8
 80137be:	ed8d 0a01 	vstr	s0, [sp, #4]
 80137c2:	9801      	ldr	r0, [sp, #4]
 80137c4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80137c8:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80137cc:	bfac      	ite	ge
 80137ce:	2000      	movge	r0, #0
 80137d0:	2001      	movlt	r0, #1
 80137d2:	b002      	add	sp, #8
 80137d4:	4770      	bx	lr
	...

080137d8 <__errno>:
 80137d8:	4b01      	ldr	r3, [pc, #4]	; (80137e0 <__errno+0x8>)
 80137da:	6818      	ldr	r0, [r3, #0]
 80137dc:	4770      	bx	lr
 80137de:	bf00      	nop
 80137e0:	2000039c 	.word	0x2000039c

080137e4 <std>:
 80137e4:	2300      	movs	r3, #0
 80137e6:	b510      	push	{r4, lr}
 80137e8:	4604      	mov	r4, r0
 80137ea:	e9c0 3300 	strd	r3, r3, [r0]
 80137ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80137f2:	6083      	str	r3, [r0, #8]
 80137f4:	8181      	strh	r1, [r0, #12]
 80137f6:	6643      	str	r3, [r0, #100]	; 0x64
 80137f8:	81c2      	strh	r2, [r0, #14]
 80137fa:	6183      	str	r3, [r0, #24]
 80137fc:	4619      	mov	r1, r3
 80137fe:	2208      	movs	r2, #8
 8013800:	305c      	adds	r0, #92	; 0x5c
 8013802:	f000 f934 	bl	8013a6e <memset>
 8013806:	4b05      	ldr	r3, [pc, #20]	; (801381c <std+0x38>)
 8013808:	6263      	str	r3, [r4, #36]	; 0x24
 801380a:	4b05      	ldr	r3, [pc, #20]	; (8013820 <std+0x3c>)
 801380c:	62a3      	str	r3, [r4, #40]	; 0x28
 801380e:	4b05      	ldr	r3, [pc, #20]	; (8013824 <std+0x40>)
 8013810:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013812:	4b05      	ldr	r3, [pc, #20]	; (8013828 <std+0x44>)
 8013814:	6224      	str	r4, [r4, #32]
 8013816:	6323      	str	r3, [r4, #48]	; 0x30
 8013818:	bd10      	pop	{r4, pc}
 801381a:	bf00      	nop
 801381c:	080145b1 	.word	0x080145b1
 8013820:	080145d3 	.word	0x080145d3
 8013824:	0801460b 	.word	0x0801460b
 8013828:	0801462f 	.word	0x0801462f

0801382c <_cleanup_r>:
 801382c:	4901      	ldr	r1, [pc, #4]	; (8013834 <_cleanup_r+0x8>)
 801382e:	f000 b8af 	b.w	8013990 <_fwalk_reent>
 8013832:	bf00      	nop
 8013834:	08015481 	.word	0x08015481

08013838 <__sfmoreglue>:
 8013838:	b570      	push	{r4, r5, r6, lr}
 801383a:	2268      	movs	r2, #104	; 0x68
 801383c:	1e4d      	subs	r5, r1, #1
 801383e:	4355      	muls	r5, r2
 8013840:	460e      	mov	r6, r1
 8013842:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013846:	f000 f93b 	bl	8013ac0 <_malloc_r>
 801384a:	4604      	mov	r4, r0
 801384c:	b140      	cbz	r0, 8013860 <__sfmoreglue+0x28>
 801384e:	2100      	movs	r1, #0
 8013850:	e9c0 1600 	strd	r1, r6, [r0]
 8013854:	300c      	adds	r0, #12
 8013856:	60a0      	str	r0, [r4, #8]
 8013858:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801385c:	f000 f907 	bl	8013a6e <memset>
 8013860:	4620      	mov	r0, r4
 8013862:	bd70      	pop	{r4, r5, r6, pc}

08013864 <__sfp_lock_acquire>:
 8013864:	4801      	ldr	r0, [pc, #4]	; (801386c <__sfp_lock_acquire+0x8>)
 8013866:	f000 b8d8 	b.w	8013a1a <__retarget_lock_acquire_recursive>
 801386a:	bf00      	nop
 801386c:	20009845 	.word	0x20009845

08013870 <__sfp_lock_release>:
 8013870:	4801      	ldr	r0, [pc, #4]	; (8013878 <__sfp_lock_release+0x8>)
 8013872:	f000 b8d3 	b.w	8013a1c <__retarget_lock_release_recursive>
 8013876:	bf00      	nop
 8013878:	20009845 	.word	0x20009845

0801387c <__sinit_lock_acquire>:
 801387c:	4801      	ldr	r0, [pc, #4]	; (8013884 <__sinit_lock_acquire+0x8>)
 801387e:	f000 b8cc 	b.w	8013a1a <__retarget_lock_acquire_recursive>
 8013882:	bf00      	nop
 8013884:	20009846 	.word	0x20009846

08013888 <__sinit_lock_release>:
 8013888:	4801      	ldr	r0, [pc, #4]	; (8013890 <__sinit_lock_release+0x8>)
 801388a:	f000 b8c7 	b.w	8013a1c <__retarget_lock_release_recursive>
 801388e:	bf00      	nop
 8013890:	20009846 	.word	0x20009846

08013894 <__sinit>:
 8013894:	b510      	push	{r4, lr}
 8013896:	4604      	mov	r4, r0
 8013898:	f7ff fff0 	bl	801387c <__sinit_lock_acquire>
 801389c:	69a3      	ldr	r3, [r4, #24]
 801389e:	b11b      	cbz	r3, 80138a8 <__sinit+0x14>
 80138a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138a4:	f7ff bff0 	b.w	8013888 <__sinit_lock_release>
 80138a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80138ac:	6523      	str	r3, [r4, #80]	; 0x50
 80138ae:	4b13      	ldr	r3, [pc, #76]	; (80138fc <__sinit+0x68>)
 80138b0:	4a13      	ldr	r2, [pc, #76]	; (8013900 <__sinit+0x6c>)
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80138b6:	42a3      	cmp	r3, r4
 80138b8:	bf04      	itt	eq
 80138ba:	2301      	moveq	r3, #1
 80138bc:	61a3      	streq	r3, [r4, #24]
 80138be:	4620      	mov	r0, r4
 80138c0:	f000 f820 	bl	8013904 <__sfp>
 80138c4:	6060      	str	r0, [r4, #4]
 80138c6:	4620      	mov	r0, r4
 80138c8:	f000 f81c 	bl	8013904 <__sfp>
 80138cc:	60a0      	str	r0, [r4, #8]
 80138ce:	4620      	mov	r0, r4
 80138d0:	f000 f818 	bl	8013904 <__sfp>
 80138d4:	2200      	movs	r2, #0
 80138d6:	60e0      	str	r0, [r4, #12]
 80138d8:	2104      	movs	r1, #4
 80138da:	6860      	ldr	r0, [r4, #4]
 80138dc:	f7ff ff82 	bl	80137e4 <std>
 80138e0:	68a0      	ldr	r0, [r4, #8]
 80138e2:	2201      	movs	r2, #1
 80138e4:	2109      	movs	r1, #9
 80138e6:	f7ff ff7d 	bl	80137e4 <std>
 80138ea:	68e0      	ldr	r0, [r4, #12]
 80138ec:	2202      	movs	r2, #2
 80138ee:	2112      	movs	r1, #18
 80138f0:	f7ff ff78 	bl	80137e4 <std>
 80138f4:	2301      	movs	r3, #1
 80138f6:	61a3      	str	r3, [r4, #24]
 80138f8:	e7d2      	b.n	80138a0 <__sinit+0xc>
 80138fa:	bf00      	nop
 80138fc:	08016d78 	.word	0x08016d78
 8013900:	0801382d 	.word	0x0801382d

08013904 <__sfp>:
 8013904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013906:	4607      	mov	r7, r0
 8013908:	f7ff ffac 	bl	8013864 <__sfp_lock_acquire>
 801390c:	4b1e      	ldr	r3, [pc, #120]	; (8013988 <__sfp+0x84>)
 801390e:	681e      	ldr	r6, [r3, #0]
 8013910:	69b3      	ldr	r3, [r6, #24]
 8013912:	b913      	cbnz	r3, 801391a <__sfp+0x16>
 8013914:	4630      	mov	r0, r6
 8013916:	f7ff ffbd 	bl	8013894 <__sinit>
 801391a:	3648      	adds	r6, #72	; 0x48
 801391c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013920:	3b01      	subs	r3, #1
 8013922:	d503      	bpl.n	801392c <__sfp+0x28>
 8013924:	6833      	ldr	r3, [r6, #0]
 8013926:	b30b      	cbz	r3, 801396c <__sfp+0x68>
 8013928:	6836      	ldr	r6, [r6, #0]
 801392a:	e7f7      	b.n	801391c <__sfp+0x18>
 801392c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013930:	b9d5      	cbnz	r5, 8013968 <__sfp+0x64>
 8013932:	4b16      	ldr	r3, [pc, #88]	; (801398c <__sfp+0x88>)
 8013934:	60e3      	str	r3, [r4, #12]
 8013936:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801393a:	6665      	str	r5, [r4, #100]	; 0x64
 801393c:	f000 f86c 	bl	8013a18 <__retarget_lock_init_recursive>
 8013940:	f7ff ff96 	bl	8013870 <__sfp_lock_release>
 8013944:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013948:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801394c:	6025      	str	r5, [r4, #0]
 801394e:	61a5      	str	r5, [r4, #24]
 8013950:	2208      	movs	r2, #8
 8013952:	4629      	mov	r1, r5
 8013954:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013958:	f000 f889 	bl	8013a6e <memset>
 801395c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013960:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013964:	4620      	mov	r0, r4
 8013966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013968:	3468      	adds	r4, #104	; 0x68
 801396a:	e7d9      	b.n	8013920 <__sfp+0x1c>
 801396c:	2104      	movs	r1, #4
 801396e:	4638      	mov	r0, r7
 8013970:	f7ff ff62 	bl	8013838 <__sfmoreglue>
 8013974:	4604      	mov	r4, r0
 8013976:	6030      	str	r0, [r6, #0]
 8013978:	2800      	cmp	r0, #0
 801397a:	d1d5      	bne.n	8013928 <__sfp+0x24>
 801397c:	f7ff ff78 	bl	8013870 <__sfp_lock_release>
 8013980:	230c      	movs	r3, #12
 8013982:	603b      	str	r3, [r7, #0]
 8013984:	e7ee      	b.n	8013964 <__sfp+0x60>
 8013986:	bf00      	nop
 8013988:	08016d78 	.word	0x08016d78
 801398c:	ffff0001 	.word	0xffff0001

08013990 <_fwalk_reent>:
 8013990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013994:	4606      	mov	r6, r0
 8013996:	4688      	mov	r8, r1
 8013998:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801399c:	2700      	movs	r7, #0
 801399e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80139a2:	f1b9 0901 	subs.w	r9, r9, #1
 80139a6:	d505      	bpl.n	80139b4 <_fwalk_reent+0x24>
 80139a8:	6824      	ldr	r4, [r4, #0]
 80139aa:	2c00      	cmp	r4, #0
 80139ac:	d1f7      	bne.n	801399e <_fwalk_reent+0xe>
 80139ae:	4638      	mov	r0, r7
 80139b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80139b4:	89ab      	ldrh	r3, [r5, #12]
 80139b6:	2b01      	cmp	r3, #1
 80139b8:	d907      	bls.n	80139ca <_fwalk_reent+0x3a>
 80139ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80139be:	3301      	adds	r3, #1
 80139c0:	d003      	beq.n	80139ca <_fwalk_reent+0x3a>
 80139c2:	4629      	mov	r1, r5
 80139c4:	4630      	mov	r0, r6
 80139c6:	47c0      	blx	r8
 80139c8:	4307      	orrs	r7, r0
 80139ca:	3568      	adds	r5, #104	; 0x68
 80139cc:	e7e9      	b.n	80139a2 <_fwalk_reent+0x12>
	...

080139d0 <__libc_init_array>:
 80139d0:	b570      	push	{r4, r5, r6, lr}
 80139d2:	4d0d      	ldr	r5, [pc, #52]	; (8013a08 <__libc_init_array+0x38>)
 80139d4:	4c0d      	ldr	r4, [pc, #52]	; (8013a0c <__libc_init_array+0x3c>)
 80139d6:	1b64      	subs	r4, r4, r5
 80139d8:	10a4      	asrs	r4, r4, #2
 80139da:	2600      	movs	r6, #0
 80139dc:	42a6      	cmp	r6, r4
 80139de:	d109      	bne.n	80139f4 <__libc_init_array+0x24>
 80139e0:	4d0b      	ldr	r5, [pc, #44]	; (8013a10 <__libc_init_array+0x40>)
 80139e2:	4c0c      	ldr	r4, [pc, #48]	; (8013a14 <__libc_init_array+0x44>)
 80139e4:	f002 fe78 	bl	80166d8 <_init>
 80139e8:	1b64      	subs	r4, r4, r5
 80139ea:	10a4      	asrs	r4, r4, #2
 80139ec:	2600      	movs	r6, #0
 80139ee:	42a6      	cmp	r6, r4
 80139f0:	d105      	bne.n	80139fe <__libc_init_array+0x2e>
 80139f2:	bd70      	pop	{r4, r5, r6, pc}
 80139f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80139f8:	4798      	blx	r3
 80139fa:	3601      	adds	r6, #1
 80139fc:	e7ee      	b.n	80139dc <__libc_init_array+0xc>
 80139fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a02:	4798      	blx	r3
 8013a04:	3601      	adds	r6, #1
 8013a06:	e7f2      	b.n	80139ee <__libc_init_array+0x1e>
 8013a08:	080170f4 	.word	0x080170f4
 8013a0c:	080170f4 	.word	0x080170f4
 8013a10:	080170f4 	.word	0x080170f4
 8013a14:	08017104 	.word	0x08017104

08013a18 <__retarget_lock_init_recursive>:
 8013a18:	4770      	bx	lr

08013a1a <__retarget_lock_acquire_recursive>:
 8013a1a:	4770      	bx	lr

08013a1c <__retarget_lock_release_recursive>:
 8013a1c:	4770      	bx	lr

08013a1e <memcpy>:
 8013a1e:	440a      	add	r2, r1
 8013a20:	4291      	cmp	r1, r2
 8013a22:	f100 33ff 	add.w	r3, r0, #4294967295
 8013a26:	d100      	bne.n	8013a2a <memcpy+0xc>
 8013a28:	4770      	bx	lr
 8013a2a:	b510      	push	{r4, lr}
 8013a2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013a30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013a34:	4291      	cmp	r1, r2
 8013a36:	d1f9      	bne.n	8013a2c <memcpy+0xe>
 8013a38:	bd10      	pop	{r4, pc}

08013a3a <memmove>:
 8013a3a:	4288      	cmp	r0, r1
 8013a3c:	b510      	push	{r4, lr}
 8013a3e:	eb01 0402 	add.w	r4, r1, r2
 8013a42:	d902      	bls.n	8013a4a <memmove+0x10>
 8013a44:	4284      	cmp	r4, r0
 8013a46:	4623      	mov	r3, r4
 8013a48:	d807      	bhi.n	8013a5a <memmove+0x20>
 8013a4a:	1e43      	subs	r3, r0, #1
 8013a4c:	42a1      	cmp	r1, r4
 8013a4e:	d008      	beq.n	8013a62 <memmove+0x28>
 8013a50:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013a54:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013a58:	e7f8      	b.n	8013a4c <memmove+0x12>
 8013a5a:	4402      	add	r2, r0
 8013a5c:	4601      	mov	r1, r0
 8013a5e:	428a      	cmp	r2, r1
 8013a60:	d100      	bne.n	8013a64 <memmove+0x2a>
 8013a62:	bd10      	pop	{r4, pc}
 8013a64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013a68:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013a6c:	e7f7      	b.n	8013a5e <memmove+0x24>

08013a6e <memset>:
 8013a6e:	4402      	add	r2, r0
 8013a70:	4603      	mov	r3, r0
 8013a72:	4293      	cmp	r3, r2
 8013a74:	d100      	bne.n	8013a78 <memset+0xa>
 8013a76:	4770      	bx	lr
 8013a78:	f803 1b01 	strb.w	r1, [r3], #1
 8013a7c:	e7f9      	b.n	8013a72 <memset+0x4>
	...

08013a80 <sbrk_aligned>:
 8013a80:	b570      	push	{r4, r5, r6, lr}
 8013a82:	4e0e      	ldr	r6, [pc, #56]	; (8013abc <sbrk_aligned+0x3c>)
 8013a84:	460c      	mov	r4, r1
 8013a86:	6831      	ldr	r1, [r6, #0]
 8013a88:	4605      	mov	r5, r0
 8013a8a:	b911      	cbnz	r1, 8013a92 <sbrk_aligned+0x12>
 8013a8c:	f000 fd60 	bl	8014550 <_sbrk_r>
 8013a90:	6030      	str	r0, [r6, #0]
 8013a92:	4621      	mov	r1, r4
 8013a94:	4628      	mov	r0, r5
 8013a96:	f000 fd5b 	bl	8014550 <_sbrk_r>
 8013a9a:	1c43      	adds	r3, r0, #1
 8013a9c:	d00a      	beq.n	8013ab4 <sbrk_aligned+0x34>
 8013a9e:	1cc4      	adds	r4, r0, #3
 8013aa0:	f024 0403 	bic.w	r4, r4, #3
 8013aa4:	42a0      	cmp	r0, r4
 8013aa6:	d007      	beq.n	8013ab8 <sbrk_aligned+0x38>
 8013aa8:	1a21      	subs	r1, r4, r0
 8013aaa:	4628      	mov	r0, r5
 8013aac:	f000 fd50 	bl	8014550 <_sbrk_r>
 8013ab0:	3001      	adds	r0, #1
 8013ab2:	d101      	bne.n	8013ab8 <sbrk_aligned+0x38>
 8013ab4:	f04f 34ff 	mov.w	r4, #4294967295
 8013ab8:	4620      	mov	r0, r4
 8013aba:	bd70      	pop	{r4, r5, r6, pc}
 8013abc:	2000984c 	.word	0x2000984c

08013ac0 <_malloc_r>:
 8013ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ac4:	1ccd      	adds	r5, r1, #3
 8013ac6:	f025 0503 	bic.w	r5, r5, #3
 8013aca:	3508      	adds	r5, #8
 8013acc:	2d0c      	cmp	r5, #12
 8013ace:	bf38      	it	cc
 8013ad0:	250c      	movcc	r5, #12
 8013ad2:	2d00      	cmp	r5, #0
 8013ad4:	4607      	mov	r7, r0
 8013ad6:	db01      	blt.n	8013adc <_malloc_r+0x1c>
 8013ad8:	42a9      	cmp	r1, r5
 8013ada:	d905      	bls.n	8013ae8 <_malloc_r+0x28>
 8013adc:	230c      	movs	r3, #12
 8013ade:	603b      	str	r3, [r7, #0]
 8013ae0:	2600      	movs	r6, #0
 8013ae2:	4630      	mov	r0, r6
 8013ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ae8:	4e2e      	ldr	r6, [pc, #184]	; (8013ba4 <_malloc_r+0xe4>)
 8013aea:	f001 fd23 	bl	8015534 <__malloc_lock>
 8013aee:	6833      	ldr	r3, [r6, #0]
 8013af0:	461c      	mov	r4, r3
 8013af2:	bb34      	cbnz	r4, 8013b42 <_malloc_r+0x82>
 8013af4:	4629      	mov	r1, r5
 8013af6:	4638      	mov	r0, r7
 8013af8:	f7ff ffc2 	bl	8013a80 <sbrk_aligned>
 8013afc:	1c43      	adds	r3, r0, #1
 8013afe:	4604      	mov	r4, r0
 8013b00:	d14d      	bne.n	8013b9e <_malloc_r+0xde>
 8013b02:	6834      	ldr	r4, [r6, #0]
 8013b04:	4626      	mov	r6, r4
 8013b06:	2e00      	cmp	r6, #0
 8013b08:	d140      	bne.n	8013b8c <_malloc_r+0xcc>
 8013b0a:	6823      	ldr	r3, [r4, #0]
 8013b0c:	4631      	mov	r1, r6
 8013b0e:	4638      	mov	r0, r7
 8013b10:	eb04 0803 	add.w	r8, r4, r3
 8013b14:	f000 fd1c 	bl	8014550 <_sbrk_r>
 8013b18:	4580      	cmp	r8, r0
 8013b1a:	d13a      	bne.n	8013b92 <_malloc_r+0xd2>
 8013b1c:	6821      	ldr	r1, [r4, #0]
 8013b1e:	3503      	adds	r5, #3
 8013b20:	1a6d      	subs	r5, r5, r1
 8013b22:	f025 0503 	bic.w	r5, r5, #3
 8013b26:	3508      	adds	r5, #8
 8013b28:	2d0c      	cmp	r5, #12
 8013b2a:	bf38      	it	cc
 8013b2c:	250c      	movcc	r5, #12
 8013b2e:	4629      	mov	r1, r5
 8013b30:	4638      	mov	r0, r7
 8013b32:	f7ff ffa5 	bl	8013a80 <sbrk_aligned>
 8013b36:	3001      	adds	r0, #1
 8013b38:	d02b      	beq.n	8013b92 <_malloc_r+0xd2>
 8013b3a:	6823      	ldr	r3, [r4, #0]
 8013b3c:	442b      	add	r3, r5
 8013b3e:	6023      	str	r3, [r4, #0]
 8013b40:	e00e      	b.n	8013b60 <_malloc_r+0xa0>
 8013b42:	6822      	ldr	r2, [r4, #0]
 8013b44:	1b52      	subs	r2, r2, r5
 8013b46:	d41e      	bmi.n	8013b86 <_malloc_r+0xc6>
 8013b48:	2a0b      	cmp	r2, #11
 8013b4a:	d916      	bls.n	8013b7a <_malloc_r+0xba>
 8013b4c:	1961      	adds	r1, r4, r5
 8013b4e:	42a3      	cmp	r3, r4
 8013b50:	6025      	str	r5, [r4, #0]
 8013b52:	bf18      	it	ne
 8013b54:	6059      	strne	r1, [r3, #4]
 8013b56:	6863      	ldr	r3, [r4, #4]
 8013b58:	bf08      	it	eq
 8013b5a:	6031      	streq	r1, [r6, #0]
 8013b5c:	5162      	str	r2, [r4, r5]
 8013b5e:	604b      	str	r3, [r1, #4]
 8013b60:	4638      	mov	r0, r7
 8013b62:	f104 060b 	add.w	r6, r4, #11
 8013b66:	f001 fceb 	bl	8015540 <__malloc_unlock>
 8013b6a:	f026 0607 	bic.w	r6, r6, #7
 8013b6e:	1d23      	adds	r3, r4, #4
 8013b70:	1af2      	subs	r2, r6, r3
 8013b72:	d0b6      	beq.n	8013ae2 <_malloc_r+0x22>
 8013b74:	1b9b      	subs	r3, r3, r6
 8013b76:	50a3      	str	r3, [r4, r2]
 8013b78:	e7b3      	b.n	8013ae2 <_malloc_r+0x22>
 8013b7a:	6862      	ldr	r2, [r4, #4]
 8013b7c:	42a3      	cmp	r3, r4
 8013b7e:	bf0c      	ite	eq
 8013b80:	6032      	streq	r2, [r6, #0]
 8013b82:	605a      	strne	r2, [r3, #4]
 8013b84:	e7ec      	b.n	8013b60 <_malloc_r+0xa0>
 8013b86:	4623      	mov	r3, r4
 8013b88:	6864      	ldr	r4, [r4, #4]
 8013b8a:	e7b2      	b.n	8013af2 <_malloc_r+0x32>
 8013b8c:	4634      	mov	r4, r6
 8013b8e:	6876      	ldr	r6, [r6, #4]
 8013b90:	e7b9      	b.n	8013b06 <_malloc_r+0x46>
 8013b92:	230c      	movs	r3, #12
 8013b94:	603b      	str	r3, [r7, #0]
 8013b96:	4638      	mov	r0, r7
 8013b98:	f001 fcd2 	bl	8015540 <__malloc_unlock>
 8013b9c:	e7a1      	b.n	8013ae2 <_malloc_r+0x22>
 8013b9e:	6025      	str	r5, [r4, #0]
 8013ba0:	e7de      	b.n	8013b60 <_malloc_r+0xa0>
 8013ba2:	bf00      	nop
 8013ba4:	20009848 	.word	0x20009848

08013ba8 <__cvt>:
 8013ba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013bac:	ec55 4b10 	vmov	r4, r5, d0
 8013bb0:	2d00      	cmp	r5, #0
 8013bb2:	460e      	mov	r6, r1
 8013bb4:	4619      	mov	r1, r3
 8013bb6:	462b      	mov	r3, r5
 8013bb8:	bfbb      	ittet	lt
 8013bba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013bbe:	461d      	movlt	r5, r3
 8013bc0:	2300      	movge	r3, #0
 8013bc2:	232d      	movlt	r3, #45	; 0x2d
 8013bc4:	700b      	strb	r3, [r1, #0]
 8013bc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013bc8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013bcc:	4691      	mov	r9, r2
 8013bce:	f023 0820 	bic.w	r8, r3, #32
 8013bd2:	bfbc      	itt	lt
 8013bd4:	4622      	movlt	r2, r4
 8013bd6:	4614      	movlt	r4, r2
 8013bd8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013bdc:	d005      	beq.n	8013bea <__cvt+0x42>
 8013bde:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8013be2:	d100      	bne.n	8013be6 <__cvt+0x3e>
 8013be4:	3601      	adds	r6, #1
 8013be6:	2102      	movs	r1, #2
 8013be8:	e000      	b.n	8013bec <__cvt+0x44>
 8013bea:	2103      	movs	r1, #3
 8013bec:	ab03      	add	r3, sp, #12
 8013bee:	9301      	str	r3, [sp, #4]
 8013bf0:	ab02      	add	r3, sp, #8
 8013bf2:	9300      	str	r3, [sp, #0]
 8013bf4:	ec45 4b10 	vmov	d0, r4, r5
 8013bf8:	4653      	mov	r3, sl
 8013bfa:	4632      	mov	r2, r6
 8013bfc:	f000 fdcc 	bl	8014798 <_dtoa_r>
 8013c00:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013c04:	4607      	mov	r7, r0
 8013c06:	d102      	bne.n	8013c0e <__cvt+0x66>
 8013c08:	f019 0f01 	tst.w	r9, #1
 8013c0c:	d022      	beq.n	8013c54 <__cvt+0xac>
 8013c0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013c12:	eb07 0906 	add.w	r9, r7, r6
 8013c16:	d110      	bne.n	8013c3a <__cvt+0x92>
 8013c18:	783b      	ldrb	r3, [r7, #0]
 8013c1a:	2b30      	cmp	r3, #48	; 0x30
 8013c1c:	d10a      	bne.n	8013c34 <__cvt+0x8c>
 8013c1e:	2200      	movs	r2, #0
 8013c20:	2300      	movs	r3, #0
 8013c22:	4620      	mov	r0, r4
 8013c24:	4629      	mov	r1, r5
 8013c26:	f7ec ff67 	bl	8000af8 <__aeabi_dcmpeq>
 8013c2a:	b918      	cbnz	r0, 8013c34 <__cvt+0x8c>
 8013c2c:	f1c6 0601 	rsb	r6, r6, #1
 8013c30:	f8ca 6000 	str.w	r6, [sl]
 8013c34:	f8da 3000 	ldr.w	r3, [sl]
 8013c38:	4499      	add	r9, r3
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	4620      	mov	r0, r4
 8013c40:	4629      	mov	r1, r5
 8013c42:	f7ec ff59 	bl	8000af8 <__aeabi_dcmpeq>
 8013c46:	b108      	cbz	r0, 8013c4c <__cvt+0xa4>
 8013c48:	f8cd 900c 	str.w	r9, [sp, #12]
 8013c4c:	2230      	movs	r2, #48	; 0x30
 8013c4e:	9b03      	ldr	r3, [sp, #12]
 8013c50:	454b      	cmp	r3, r9
 8013c52:	d307      	bcc.n	8013c64 <__cvt+0xbc>
 8013c54:	9b03      	ldr	r3, [sp, #12]
 8013c56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013c58:	1bdb      	subs	r3, r3, r7
 8013c5a:	4638      	mov	r0, r7
 8013c5c:	6013      	str	r3, [r2, #0]
 8013c5e:	b004      	add	sp, #16
 8013c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c64:	1c59      	adds	r1, r3, #1
 8013c66:	9103      	str	r1, [sp, #12]
 8013c68:	701a      	strb	r2, [r3, #0]
 8013c6a:	e7f0      	b.n	8013c4e <__cvt+0xa6>

08013c6c <__exponent>:
 8013c6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013c6e:	4603      	mov	r3, r0
 8013c70:	2900      	cmp	r1, #0
 8013c72:	bfb8      	it	lt
 8013c74:	4249      	neglt	r1, r1
 8013c76:	f803 2b02 	strb.w	r2, [r3], #2
 8013c7a:	bfb4      	ite	lt
 8013c7c:	222d      	movlt	r2, #45	; 0x2d
 8013c7e:	222b      	movge	r2, #43	; 0x2b
 8013c80:	2909      	cmp	r1, #9
 8013c82:	7042      	strb	r2, [r0, #1]
 8013c84:	dd2a      	ble.n	8013cdc <__exponent+0x70>
 8013c86:	f10d 0407 	add.w	r4, sp, #7
 8013c8a:	46a4      	mov	ip, r4
 8013c8c:	270a      	movs	r7, #10
 8013c8e:	46a6      	mov	lr, r4
 8013c90:	460a      	mov	r2, r1
 8013c92:	fb91 f6f7 	sdiv	r6, r1, r7
 8013c96:	fb07 1516 	mls	r5, r7, r6, r1
 8013c9a:	3530      	adds	r5, #48	; 0x30
 8013c9c:	2a63      	cmp	r2, #99	; 0x63
 8013c9e:	f104 34ff 	add.w	r4, r4, #4294967295
 8013ca2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8013ca6:	4631      	mov	r1, r6
 8013ca8:	dcf1      	bgt.n	8013c8e <__exponent+0x22>
 8013caa:	3130      	adds	r1, #48	; 0x30
 8013cac:	f1ae 0502 	sub.w	r5, lr, #2
 8013cb0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8013cb4:	1c44      	adds	r4, r0, #1
 8013cb6:	4629      	mov	r1, r5
 8013cb8:	4561      	cmp	r1, ip
 8013cba:	d30a      	bcc.n	8013cd2 <__exponent+0x66>
 8013cbc:	f10d 0209 	add.w	r2, sp, #9
 8013cc0:	eba2 020e 	sub.w	r2, r2, lr
 8013cc4:	4565      	cmp	r5, ip
 8013cc6:	bf88      	it	hi
 8013cc8:	2200      	movhi	r2, #0
 8013cca:	4413      	add	r3, r2
 8013ccc:	1a18      	subs	r0, r3, r0
 8013cce:	b003      	add	sp, #12
 8013cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013cd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013cd6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8013cda:	e7ed      	b.n	8013cb8 <__exponent+0x4c>
 8013cdc:	2330      	movs	r3, #48	; 0x30
 8013cde:	3130      	adds	r1, #48	; 0x30
 8013ce0:	7083      	strb	r3, [r0, #2]
 8013ce2:	70c1      	strb	r1, [r0, #3]
 8013ce4:	1d03      	adds	r3, r0, #4
 8013ce6:	e7f1      	b.n	8013ccc <__exponent+0x60>

08013ce8 <_printf_float>:
 8013ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cec:	ed2d 8b02 	vpush	{d8}
 8013cf0:	b08d      	sub	sp, #52	; 0x34
 8013cf2:	460c      	mov	r4, r1
 8013cf4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013cf8:	4616      	mov	r6, r2
 8013cfa:	461f      	mov	r7, r3
 8013cfc:	4605      	mov	r5, r0
 8013cfe:	f001 fbfb 	bl	80154f8 <_localeconv_r>
 8013d02:	f8d0 a000 	ldr.w	sl, [r0]
 8013d06:	4650      	mov	r0, sl
 8013d08:	f7ec fa7a 	bl	8000200 <strlen>
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	930a      	str	r3, [sp, #40]	; 0x28
 8013d10:	6823      	ldr	r3, [r4, #0]
 8013d12:	9305      	str	r3, [sp, #20]
 8013d14:	f8d8 3000 	ldr.w	r3, [r8]
 8013d18:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013d1c:	3307      	adds	r3, #7
 8013d1e:	f023 0307 	bic.w	r3, r3, #7
 8013d22:	f103 0208 	add.w	r2, r3, #8
 8013d26:	f8c8 2000 	str.w	r2, [r8]
 8013d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d2e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013d32:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013d36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013d3a:	9307      	str	r3, [sp, #28]
 8013d3c:	f8cd 8018 	str.w	r8, [sp, #24]
 8013d40:	ee08 0a10 	vmov	s16, r0
 8013d44:	4b9f      	ldr	r3, [pc, #636]	; (8013fc4 <_printf_float+0x2dc>)
 8013d46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8013d4e:	f7ec ff05 	bl	8000b5c <__aeabi_dcmpun>
 8013d52:	bb88      	cbnz	r0, 8013db8 <_printf_float+0xd0>
 8013d54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d58:	4b9a      	ldr	r3, [pc, #616]	; (8013fc4 <_printf_float+0x2dc>)
 8013d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8013d5e:	f7ec fedf 	bl	8000b20 <__aeabi_dcmple>
 8013d62:	bb48      	cbnz	r0, 8013db8 <_printf_float+0xd0>
 8013d64:	2200      	movs	r2, #0
 8013d66:	2300      	movs	r3, #0
 8013d68:	4640      	mov	r0, r8
 8013d6a:	4649      	mov	r1, r9
 8013d6c:	f7ec fece 	bl	8000b0c <__aeabi_dcmplt>
 8013d70:	b110      	cbz	r0, 8013d78 <_printf_float+0x90>
 8013d72:	232d      	movs	r3, #45	; 0x2d
 8013d74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013d78:	4b93      	ldr	r3, [pc, #588]	; (8013fc8 <_printf_float+0x2e0>)
 8013d7a:	4894      	ldr	r0, [pc, #592]	; (8013fcc <_printf_float+0x2e4>)
 8013d7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013d80:	bf94      	ite	ls
 8013d82:	4698      	movls	r8, r3
 8013d84:	4680      	movhi	r8, r0
 8013d86:	2303      	movs	r3, #3
 8013d88:	6123      	str	r3, [r4, #16]
 8013d8a:	9b05      	ldr	r3, [sp, #20]
 8013d8c:	f023 0204 	bic.w	r2, r3, #4
 8013d90:	6022      	str	r2, [r4, #0]
 8013d92:	f04f 0900 	mov.w	r9, #0
 8013d96:	9700      	str	r7, [sp, #0]
 8013d98:	4633      	mov	r3, r6
 8013d9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8013d9c:	4621      	mov	r1, r4
 8013d9e:	4628      	mov	r0, r5
 8013da0:	f000 f9d8 	bl	8014154 <_printf_common>
 8013da4:	3001      	adds	r0, #1
 8013da6:	f040 8090 	bne.w	8013eca <_printf_float+0x1e2>
 8013daa:	f04f 30ff 	mov.w	r0, #4294967295
 8013dae:	b00d      	add	sp, #52	; 0x34
 8013db0:	ecbd 8b02 	vpop	{d8}
 8013db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013db8:	4642      	mov	r2, r8
 8013dba:	464b      	mov	r3, r9
 8013dbc:	4640      	mov	r0, r8
 8013dbe:	4649      	mov	r1, r9
 8013dc0:	f7ec fecc 	bl	8000b5c <__aeabi_dcmpun>
 8013dc4:	b140      	cbz	r0, 8013dd8 <_printf_float+0xf0>
 8013dc6:	464b      	mov	r3, r9
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	bfbc      	itt	lt
 8013dcc:	232d      	movlt	r3, #45	; 0x2d
 8013dce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013dd2:	487f      	ldr	r0, [pc, #508]	; (8013fd0 <_printf_float+0x2e8>)
 8013dd4:	4b7f      	ldr	r3, [pc, #508]	; (8013fd4 <_printf_float+0x2ec>)
 8013dd6:	e7d1      	b.n	8013d7c <_printf_float+0x94>
 8013dd8:	6863      	ldr	r3, [r4, #4]
 8013dda:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8013dde:	9206      	str	r2, [sp, #24]
 8013de0:	1c5a      	adds	r2, r3, #1
 8013de2:	d13f      	bne.n	8013e64 <_printf_float+0x17c>
 8013de4:	2306      	movs	r3, #6
 8013de6:	6063      	str	r3, [r4, #4]
 8013de8:	9b05      	ldr	r3, [sp, #20]
 8013dea:	6861      	ldr	r1, [r4, #4]
 8013dec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013df0:	2300      	movs	r3, #0
 8013df2:	9303      	str	r3, [sp, #12]
 8013df4:	ab0a      	add	r3, sp, #40	; 0x28
 8013df6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8013dfa:	ab09      	add	r3, sp, #36	; 0x24
 8013dfc:	ec49 8b10 	vmov	d0, r8, r9
 8013e00:	9300      	str	r3, [sp, #0]
 8013e02:	6022      	str	r2, [r4, #0]
 8013e04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013e08:	4628      	mov	r0, r5
 8013e0a:	f7ff fecd 	bl	8013ba8 <__cvt>
 8013e0e:	9b06      	ldr	r3, [sp, #24]
 8013e10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013e12:	2b47      	cmp	r3, #71	; 0x47
 8013e14:	4680      	mov	r8, r0
 8013e16:	d108      	bne.n	8013e2a <_printf_float+0x142>
 8013e18:	1cc8      	adds	r0, r1, #3
 8013e1a:	db02      	blt.n	8013e22 <_printf_float+0x13a>
 8013e1c:	6863      	ldr	r3, [r4, #4]
 8013e1e:	4299      	cmp	r1, r3
 8013e20:	dd41      	ble.n	8013ea6 <_printf_float+0x1be>
 8013e22:	f1ab 0b02 	sub.w	fp, fp, #2
 8013e26:	fa5f fb8b 	uxtb.w	fp, fp
 8013e2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013e2e:	d820      	bhi.n	8013e72 <_printf_float+0x18a>
 8013e30:	3901      	subs	r1, #1
 8013e32:	465a      	mov	r2, fp
 8013e34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013e38:	9109      	str	r1, [sp, #36]	; 0x24
 8013e3a:	f7ff ff17 	bl	8013c6c <__exponent>
 8013e3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013e40:	1813      	adds	r3, r2, r0
 8013e42:	2a01      	cmp	r2, #1
 8013e44:	4681      	mov	r9, r0
 8013e46:	6123      	str	r3, [r4, #16]
 8013e48:	dc02      	bgt.n	8013e50 <_printf_float+0x168>
 8013e4a:	6822      	ldr	r2, [r4, #0]
 8013e4c:	07d2      	lsls	r2, r2, #31
 8013e4e:	d501      	bpl.n	8013e54 <_printf_float+0x16c>
 8013e50:	3301      	adds	r3, #1
 8013e52:	6123      	str	r3, [r4, #16]
 8013e54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	d09c      	beq.n	8013d96 <_printf_float+0xae>
 8013e5c:	232d      	movs	r3, #45	; 0x2d
 8013e5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013e62:	e798      	b.n	8013d96 <_printf_float+0xae>
 8013e64:	9a06      	ldr	r2, [sp, #24]
 8013e66:	2a47      	cmp	r2, #71	; 0x47
 8013e68:	d1be      	bne.n	8013de8 <_printf_float+0x100>
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d1bc      	bne.n	8013de8 <_printf_float+0x100>
 8013e6e:	2301      	movs	r3, #1
 8013e70:	e7b9      	b.n	8013de6 <_printf_float+0xfe>
 8013e72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013e76:	d118      	bne.n	8013eaa <_printf_float+0x1c2>
 8013e78:	2900      	cmp	r1, #0
 8013e7a:	6863      	ldr	r3, [r4, #4]
 8013e7c:	dd0b      	ble.n	8013e96 <_printf_float+0x1ae>
 8013e7e:	6121      	str	r1, [r4, #16]
 8013e80:	b913      	cbnz	r3, 8013e88 <_printf_float+0x1a0>
 8013e82:	6822      	ldr	r2, [r4, #0]
 8013e84:	07d0      	lsls	r0, r2, #31
 8013e86:	d502      	bpl.n	8013e8e <_printf_float+0x1a6>
 8013e88:	3301      	adds	r3, #1
 8013e8a:	440b      	add	r3, r1
 8013e8c:	6123      	str	r3, [r4, #16]
 8013e8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8013e90:	f04f 0900 	mov.w	r9, #0
 8013e94:	e7de      	b.n	8013e54 <_printf_float+0x16c>
 8013e96:	b913      	cbnz	r3, 8013e9e <_printf_float+0x1b6>
 8013e98:	6822      	ldr	r2, [r4, #0]
 8013e9a:	07d2      	lsls	r2, r2, #31
 8013e9c:	d501      	bpl.n	8013ea2 <_printf_float+0x1ba>
 8013e9e:	3302      	adds	r3, #2
 8013ea0:	e7f4      	b.n	8013e8c <_printf_float+0x1a4>
 8013ea2:	2301      	movs	r3, #1
 8013ea4:	e7f2      	b.n	8013e8c <_printf_float+0x1a4>
 8013ea6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013eac:	4299      	cmp	r1, r3
 8013eae:	db05      	blt.n	8013ebc <_printf_float+0x1d4>
 8013eb0:	6823      	ldr	r3, [r4, #0]
 8013eb2:	6121      	str	r1, [r4, #16]
 8013eb4:	07d8      	lsls	r0, r3, #31
 8013eb6:	d5ea      	bpl.n	8013e8e <_printf_float+0x1a6>
 8013eb8:	1c4b      	adds	r3, r1, #1
 8013eba:	e7e7      	b.n	8013e8c <_printf_float+0x1a4>
 8013ebc:	2900      	cmp	r1, #0
 8013ebe:	bfd4      	ite	le
 8013ec0:	f1c1 0202 	rsble	r2, r1, #2
 8013ec4:	2201      	movgt	r2, #1
 8013ec6:	4413      	add	r3, r2
 8013ec8:	e7e0      	b.n	8013e8c <_printf_float+0x1a4>
 8013eca:	6823      	ldr	r3, [r4, #0]
 8013ecc:	055a      	lsls	r2, r3, #21
 8013ece:	d407      	bmi.n	8013ee0 <_printf_float+0x1f8>
 8013ed0:	6923      	ldr	r3, [r4, #16]
 8013ed2:	4642      	mov	r2, r8
 8013ed4:	4631      	mov	r1, r6
 8013ed6:	4628      	mov	r0, r5
 8013ed8:	47b8      	blx	r7
 8013eda:	3001      	adds	r0, #1
 8013edc:	d12c      	bne.n	8013f38 <_printf_float+0x250>
 8013ede:	e764      	b.n	8013daa <_printf_float+0xc2>
 8013ee0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013ee4:	f240 80e0 	bls.w	80140a8 <_printf_float+0x3c0>
 8013ee8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013eec:	2200      	movs	r2, #0
 8013eee:	2300      	movs	r3, #0
 8013ef0:	f7ec fe02 	bl	8000af8 <__aeabi_dcmpeq>
 8013ef4:	2800      	cmp	r0, #0
 8013ef6:	d034      	beq.n	8013f62 <_printf_float+0x27a>
 8013ef8:	4a37      	ldr	r2, [pc, #220]	; (8013fd8 <_printf_float+0x2f0>)
 8013efa:	2301      	movs	r3, #1
 8013efc:	4631      	mov	r1, r6
 8013efe:	4628      	mov	r0, r5
 8013f00:	47b8      	blx	r7
 8013f02:	3001      	adds	r0, #1
 8013f04:	f43f af51 	beq.w	8013daa <_printf_float+0xc2>
 8013f08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013f0c:	429a      	cmp	r2, r3
 8013f0e:	db02      	blt.n	8013f16 <_printf_float+0x22e>
 8013f10:	6823      	ldr	r3, [r4, #0]
 8013f12:	07d8      	lsls	r0, r3, #31
 8013f14:	d510      	bpl.n	8013f38 <_printf_float+0x250>
 8013f16:	ee18 3a10 	vmov	r3, s16
 8013f1a:	4652      	mov	r2, sl
 8013f1c:	4631      	mov	r1, r6
 8013f1e:	4628      	mov	r0, r5
 8013f20:	47b8      	blx	r7
 8013f22:	3001      	adds	r0, #1
 8013f24:	f43f af41 	beq.w	8013daa <_printf_float+0xc2>
 8013f28:	f04f 0800 	mov.w	r8, #0
 8013f2c:	f104 091a 	add.w	r9, r4, #26
 8013f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f32:	3b01      	subs	r3, #1
 8013f34:	4543      	cmp	r3, r8
 8013f36:	dc09      	bgt.n	8013f4c <_printf_float+0x264>
 8013f38:	6823      	ldr	r3, [r4, #0]
 8013f3a:	079b      	lsls	r3, r3, #30
 8013f3c:	f100 8105 	bmi.w	801414a <_printf_float+0x462>
 8013f40:	68e0      	ldr	r0, [r4, #12]
 8013f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f44:	4298      	cmp	r0, r3
 8013f46:	bfb8      	it	lt
 8013f48:	4618      	movlt	r0, r3
 8013f4a:	e730      	b.n	8013dae <_printf_float+0xc6>
 8013f4c:	2301      	movs	r3, #1
 8013f4e:	464a      	mov	r2, r9
 8013f50:	4631      	mov	r1, r6
 8013f52:	4628      	mov	r0, r5
 8013f54:	47b8      	blx	r7
 8013f56:	3001      	adds	r0, #1
 8013f58:	f43f af27 	beq.w	8013daa <_printf_float+0xc2>
 8013f5c:	f108 0801 	add.w	r8, r8, #1
 8013f60:	e7e6      	b.n	8013f30 <_printf_float+0x248>
 8013f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	dc39      	bgt.n	8013fdc <_printf_float+0x2f4>
 8013f68:	4a1b      	ldr	r2, [pc, #108]	; (8013fd8 <_printf_float+0x2f0>)
 8013f6a:	2301      	movs	r3, #1
 8013f6c:	4631      	mov	r1, r6
 8013f6e:	4628      	mov	r0, r5
 8013f70:	47b8      	blx	r7
 8013f72:	3001      	adds	r0, #1
 8013f74:	f43f af19 	beq.w	8013daa <_printf_float+0xc2>
 8013f78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013f7c:	4313      	orrs	r3, r2
 8013f7e:	d102      	bne.n	8013f86 <_printf_float+0x29e>
 8013f80:	6823      	ldr	r3, [r4, #0]
 8013f82:	07d9      	lsls	r1, r3, #31
 8013f84:	d5d8      	bpl.n	8013f38 <_printf_float+0x250>
 8013f86:	ee18 3a10 	vmov	r3, s16
 8013f8a:	4652      	mov	r2, sl
 8013f8c:	4631      	mov	r1, r6
 8013f8e:	4628      	mov	r0, r5
 8013f90:	47b8      	blx	r7
 8013f92:	3001      	adds	r0, #1
 8013f94:	f43f af09 	beq.w	8013daa <_printf_float+0xc2>
 8013f98:	f04f 0900 	mov.w	r9, #0
 8013f9c:	f104 0a1a 	add.w	sl, r4, #26
 8013fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fa2:	425b      	negs	r3, r3
 8013fa4:	454b      	cmp	r3, r9
 8013fa6:	dc01      	bgt.n	8013fac <_printf_float+0x2c4>
 8013fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013faa:	e792      	b.n	8013ed2 <_printf_float+0x1ea>
 8013fac:	2301      	movs	r3, #1
 8013fae:	4652      	mov	r2, sl
 8013fb0:	4631      	mov	r1, r6
 8013fb2:	4628      	mov	r0, r5
 8013fb4:	47b8      	blx	r7
 8013fb6:	3001      	adds	r0, #1
 8013fb8:	f43f aef7 	beq.w	8013daa <_printf_float+0xc2>
 8013fbc:	f109 0901 	add.w	r9, r9, #1
 8013fc0:	e7ee      	b.n	8013fa0 <_printf_float+0x2b8>
 8013fc2:	bf00      	nop
 8013fc4:	7fefffff 	.word	0x7fefffff
 8013fc8:	08016d7c 	.word	0x08016d7c
 8013fcc:	08016d80 	.word	0x08016d80
 8013fd0:	08016d88 	.word	0x08016d88
 8013fd4:	08016d84 	.word	0x08016d84
 8013fd8:	08016d8c 	.word	0x08016d8c
 8013fdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013fde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013fe0:	429a      	cmp	r2, r3
 8013fe2:	bfa8      	it	ge
 8013fe4:	461a      	movge	r2, r3
 8013fe6:	2a00      	cmp	r2, #0
 8013fe8:	4691      	mov	r9, r2
 8013fea:	dc37      	bgt.n	801405c <_printf_float+0x374>
 8013fec:	f04f 0b00 	mov.w	fp, #0
 8013ff0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013ff4:	f104 021a 	add.w	r2, r4, #26
 8013ff8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013ffa:	9305      	str	r3, [sp, #20]
 8013ffc:	eba3 0309 	sub.w	r3, r3, r9
 8014000:	455b      	cmp	r3, fp
 8014002:	dc33      	bgt.n	801406c <_printf_float+0x384>
 8014004:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014008:	429a      	cmp	r2, r3
 801400a:	db3b      	blt.n	8014084 <_printf_float+0x39c>
 801400c:	6823      	ldr	r3, [r4, #0]
 801400e:	07da      	lsls	r2, r3, #31
 8014010:	d438      	bmi.n	8014084 <_printf_float+0x39c>
 8014012:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014014:	9a05      	ldr	r2, [sp, #20]
 8014016:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014018:	1a9a      	subs	r2, r3, r2
 801401a:	eba3 0901 	sub.w	r9, r3, r1
 801401e:	4591      	cmp	r9, r2
 8014020:	bfa8      	it	ge
 8014022:	4691      	movge	r9, r2
 8014024:	f1b9 0f00 	cmp.w	r9, #0
 8014028:	dc35      	bgt.n	8014096 <_printf_float+0x3ae>
 801402a:	f04f 0800 	mov.w	r8, #0
 801402e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014032:	f104 0a1a 	add.w	sl, r4, #26
 8014036:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801403a:	1a9b      	subs	r3, r3, r2
 801403c:	eba3 0309 	sub.w	r3, r3, r9
 8014040:	4543      	cmp	r3, r8
 8014042:	f77f af79 	ble.w	8013f38 <_printf_float+0x250>
 8014046:	2301      	movs	r3, #1
 8014048:	4652      	mov	r2, sl
 801404a:	4631      	mov	r1, r6
 801404c:	4628      	mov	r0, r5
 801404e:	47b8      	blx	r7
 8014050:	3001      	adds	r0, #1
 8014052:	f43f aeaa 	beq.w	8013daa <_printf_float+0xc2>
 8014056:	f108 0801 	add.w	r8, r8, #1
 801405a:	e7ec      	b.n	8014036 <_printf_float+0x34e>
 801405c:	4613      	mov	r3, r2
 801405e:	4631      	mov	r1, r6
 8014060:	4642      	mov	r2, r8
 8014062:	4628      	mov	r0, r5
 8014064:	47b8      	blx	r7
 8014066:	3001      	adds	r0, #1
 8014068:	d1c0      	bne.n	8013fec <_printf_float+0x304>
 801406a:	e69e      	b.n	8013daa <_printf_float+0xc2>
 801406c:	2301      	movs	r3, #1
 801406e:	4631      	mov	r1, r6
 8014070:	4628      	mov	r0, r5
 8014072:	9205      	str	r2, [sp, #20]
 8014074:	47b8      	blx	r7
 8014076:	3001      	adds	r0, #1
 8014078:	f43f ae97 	beq.w	8013daa <_printf_float+0xc2>
 801407c:	9a05      	ldr	r2, [sp, #20]
 801407e:	f10b 0b01 	add.w	fp, fp, #1
 8014082:	e7b9      	b.n	8013ff8 <_printf_float+0x310>
 8014084:	ee18 3a10 	vmov	r3, s16
 8014088:	4652      	mov	r2, sl
 801408a:	4631      	mov	r1, r6
 801408c:	4628      	mov	r0, r5
 801408e:	47b8      	blx	r7
 8014090:	3001      	adds	r0, #1
 8014092:	d1be      	bne.n	8014012 <_printf_float+0x32a>
 8014094:	e689      	b.n	8013daa <_printf_float+0xc2>
 8014096:	9a05      	ldr	r2, [sp, #20]
 8014098:	464b      	mov	r3, r9
 801409a:	4442      	add	r2, r8
 801409c:	4631      	mov	r1, r6
 801409e:	4628      	mov	r0, r5
 80140a0:	47b8      	blx	r7
 80140a2:	3001      	adds	r0, #1
 80140a4:	d1c1      	bne.n	801402a <_printf_float+0x342>
 80140a6:	e680      	b.n	8013daa <_printf_float+0xc2>
 80140a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80140aa:	2a01      	cmp	r2, #1
 80140ac:	dc01      	bgt.n	80140b2 <_printf_float+0x3ca>
 80140ae:	07db      	lsls	r3, r3, #31
 80140b0:	d538      	bpl.n	8014124 <_printf_float+0x43c>
 80140b2:	2301      	movs	r3, #1
 80140b4:	4642      	mov	r2, r8
 80140b6:	4631      	mov	r1, r6
 80140b8:	4628      	mov	r0, r5
 80140ba:	47b8      	blx	r7
 80140bc:	3001      	adds	r0, #1
 80140be:	f43f ae74 	beq.w	8013daa <_printf_float+0xc2>
 80140c2:	ee18 3a10 	vmov	r3, s16
 80140c6:	4652      	mov	r2, sl
 80140c8:	4631      	mov	r1, r6
 80140ca:	4628      	mov	r0, r5
 80140cc:	47b8      	blx	r7
 80140ce:	3001      	adds	r0, #1
 80140d0:	f43f ae6b 	beq.w	8013daa <_printf_float+0xc2>
 80140d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80140d8:	2200      	movs	r2, #0
 80140da:	2300      	movs	r3, #0
 80140dc:	f7ec fd0c 	bl	8000af8 <__aeabi_dcmpeq>
 80140e0:	b9d8      	cbnz	r0, 801411a <_printf_float+0x432>
 80140e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140e4:	f108 0201 	add.w	r2, r8, #1
 80140e8:	3b01      	subs	r3, #1
 80140ea:	4631      	mov	r1, r6
 80140ec:	4628      	mov	r0, r5
 80140ee:	47b8      	blx	r7
 80140f0:	3001      	adds	r0, #1
 80140f2:	d10e      	bne.n	8014112 <_printf_float+0x42a>
 80140f4:	e659      	b.n	8013daa <_printf_float+0xc2>
 80140f6:	2301      	movs	r3, #1
 80140f8:	4652      	mov	r2, sl
 80140fa:	4631      	mov	r1, r6
 80140fc:	4628      	mov	r0, r5
 80140fe:	47b8      	blx	r7
 8014100:	3001      	adds	r0, #1
 8014102:	f43f ae52 	beq.w	8013daa <_printf_float+0xc2>
 8014106:	f108 0801 	add.w	r8, r8, #1
 801410a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801410c:	3b01      	subs	r3, #1
 801410e:	4543      	cmp	r3, r8
 8014110:	dcf1      	bgt.n	80140f6 <_printf_float+0x40e>
 8014112:	464b      	mov	r3, r9
 8014114:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014118:	e6dc      	b.n	8013ed4 <_printf_float+0x1ec>
 801411a:	f04f 0800 	mov.w	r8, #0
 801411e:	f104 0a1a 	add.w	sl, r4, #26
 8014122:	e7f2      	b.n	801410a <_printf_float+0x422>
 8014124:	2301      	movs	r3, #1
 8014126:	4642      	mov	r2, r8
 8014128:	e7df      	b.n	80140ea <_printf_float+0x402>
 801412a:	2301      	movs	r3, #1
 801412c:	464a      	mov	r2, r9
 801412e:	4631      	mov	r1, r6
 8014130:	4628      	mov	r0, r5
 8014132:	47b8      	blx	r7
 8014134:	3001      	adds	r0, #1
 8014136:	f43f ae38 	beq.w	8013daa <_printf_float+0xc2>
 801413a:	f108 0801 	add.w	r8, r8, #1
 801413e:	68e3      	ldr	r3, [r4, #12]
 8014140:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014142:	1a5b      	subs	r3, r3, r1
 8014144:	4543      	cmp	r3, r8
 8014146:	dcf0      	bgt.n	801412a <_printf_float+0x442>
 8014148:	e6fa      	b.n	8013f40 <_printf_float+0x258>
 801414a:	f04f 0800 	mov.w	r8, #0
 801414e:	f104 0919 	add.w	r9, r4, #25
 8014152:	e7f4      	b.n	801413e <_printf_float+0x456>

08014154 <_printf_common>:
 8014154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014158:	4616      	mov	r6, r2
 801415a:	4699      	mov	r9, r3
 801415c:	688a      	ldr	r2, [r1, #8]
 801415e:	690b      	ldr	r3, [r1, #16]
 8014160:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014164:	4293      	cmp	r3, r2
 8014166:	bfb8      	it	lt
 8014168:	4613      	movlt	r3, r2
 801416a:	6033      	str	r3, [r6, #0]
 801416c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014170:	4607      	mov	r7, r0
 8014172:	460c      	mov	r4, r1
 8014174:	b10a      	cbz	r2, 801417a <_printf_common+0x26>
 8014176:	3301      	adds	r3, #1
 8014178:	6033      	str	r3, [r6, #0]
 801417a:	6823      	ldr	r3, [r4, #0]
 801417c:	0699      	lsls	r1, r3, #26
 801417e:	bf42      	ittt	mi
 8014180:	6833      	ldrmi	r3, [r6, #0]
 8014182:	3302      	addmi	r3, #2
 8014184:	6033      	strmi	r3, [r6, #0]
 8014186:	6825      	ldr	r5, [r4, #0]
 8014188:	f015 0506 	ands.w	r5, r5, #6
 801418c:	d106      	bne.n	801419c <_printf_common+0x48>
 801418e:	f104 0a19 	add.w	sl, r4, #25
 8014192:	68e3      	ldr	r3, [r4, #12]
 8014194:	6832      	ldr	r2, [r6, #0]
 8014196:	1a9b      	subs	r3, r3, r2
 8014198:	42ab      	cmp	r3, r5
 801419a:	dc26      	bgt.n	80141ea <_printf_common+0x96>
 801419c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80141a0:	1e13      	subs	r3, r2, #0
 80141a2:	6822      	ldr	r2, [r4, #0]
 80141a4:	bf18      	it	ne
 80141a6:	2301      	movne	r3, #1
 80141a8:	0692      	lsls	r2, r2, #26
 80141aa:	d42b      	bmi.n	8014204 <_printf_common+0xb0>
 80141ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80141b0:	4649      	mov	r1, r9
 80141b2:	4638      	mov	r0, r7
 80141b4:	47c0      	blx	r8
 80141b6:	3001      	adds	r0, #1
 80141b8:	d01e      	beq.n	80141f8 <_printf_common+0xa4>
 80141ba:	6823      	ldr	r3, [r4, #0]
 80141bc:	68e5      	ldr	r5, [r4, #12]
 80141be:	6832      	ldr	r2, [r6, #0]
 80141c0:	f003 0306 	and.w	r3, r3, #6
 80141c4:	2b04      	cmp	r3, #4
 80141c6:	bf08      	it	eq
 80141c8:	1aad      	subeq	r5, r5, r2
 80141ca:	68a3      	ldr	r3, [r4, #8]
 80141cc:	6922      	ldr	r2, [r4, #16]
 80141ce:	bf0c      	ite	eq
 80141d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80141d4:	2500      	movne	r5, #0
 80141d6:	4293      	cmp	r3, r2
 80141d8:	bfc4      	itt	gt
 80141da:	1a9b      	subgt	r3, r3, r2
 80141dc:	18ed      	addgt	r5, r5, r3
 80141de:	2600      	movs	r6, #0
 80141e0:	341a      	adds	r4, #26
 80141e2:	42b5      	cmp	r5, r6
 80141e4:	d11a      	bne.n	801421c <_printf_common+0xc8>
 80141e6:	2000      	movs	r0, #0
 80141e8:	e008      	b.n	80141fc <_printf_common+0xa8>
 80141ea:	2301      	movs	r3, #1
 80141ec:	4652      	mov	r2, sl
 80141ee:	4649      	mov	r1, r9
 80141f0:	4638      	mov	r0, r7
 80141f2:	47c0      	blx	r8
 80141f4:	3001      	adds	r0, #1
 80141f6:	d103      	bne.n	8014200 <_printf_common+0xac>
 80141f8:	f04f 30ff 	mov.w	r0, #4294967295
 80141fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014200:	3501      	adds	r5, #1
 8014202:	e7c6      	b.n	8014192 <_printf_common+0x3e>
 8014204:	18e1      	adds	r1, r4, r3
 8014206:	1c5a      	adds	r2, r3, #1
 8014208:	2030      	movs	r0, #48	; 0x30
 801420a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801420e:	4422      	add	r2, r4
 8014210:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014214:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014218:	3302      	adds	r3, #2
 801421a:	e7c7      	b.n	80141ac <_printf_common+0x58>
 801421c:	2301      	movs	r3, #1
 801421e:	4622      	mov	r2, r4
 8014220:	4649      	mov	r1, r9
 8014222:	4638      	mov	r0, r7
 8014224:	47c0      	blx	r8
 8014226:	3001      	adds	r0, #1
 8014228:	d0e6      	beq.n	80141f8 <_printf_common+0xa4>
 801422a:	3601      	adds	r6, #1
 801422c:	e7d9      	b.n	80141e2 <_printf_common+0x8e>
	...

08014230 <_printf_i>:
 8014230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014234:	7e0f      	ldrb	r7, [r1, #24]
 8014236:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014238:	2f78      	cmp	r7, #120	; 0x78
 801423a:	4691      	mov	r9, r2
 801423c:	4680      	mov	r8, r0
 801423e:	460c      	mov	r4, r1
 8014240:	469a      	mov	sl, r3
 8014242:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014246:	d807      	bhi.n	8014258 <_printf_i+0x28>
 8014248:	2f62      	cmp	r7, #98	; 0x62
 801424a:	d80a      	bhi.n	8014262 <_printf_i+0x32>
 801424c:	2f00      	cmp	r7, #0
 801424e:	f000 80d8 	beq.w	8014402 <_printf_i+0x1d2>
 8014252:	2f58      	cmp	r7, #88	; 0x58
 8014254:	f000 80a3 	beq.w	801439e <_printf_i+0x16e>
 8014258:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801425c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014260:	e03a      	b.n	80142d8 <_printf_i+0xa8>
 8014262:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014266:	2b15      	cmp	r3, #21
 8014268:	d8f6      	bhi.n	8014258 <_printf_i+0x28>
 801426a:	a101      	add	r1, pc, #4	; (adr r1, 8014270 <_printf_i+0x40>)
 801426c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014270:	080142c9 	.word	0x080142c9
 8014274:	080142dd 	.word	0x080142dd
 8014278:	08014259 	.word	0x08014259
 801427c:	08014259 	.word	0x08014259
 8014280:	08014259 	.word	0x08014259
 8014284:	08014259 	.word	0x08014259
 8014288:	080142dd 	.word	0x080142dd
 801428c:	08014259 	.word	0x08014259
 8014290:	08014259 	.word	0x08014259
 8014294:	08014259 	.word	0x08014259
 8014298:	08014259 	.word	0x08014259
 801429c:	080143e9 	.word	0x080143e9
 80142a0:	0801430d 	.word	0x0801430d
 80142a4:	080143cb 	.word	0x080143cb
 80142a8:	08014259 	.word	0x08014259
 80142ac:	08014259 	.word	0x08014259
 80142b0:	0801440b 	.word	0x0801440b
 80142b4:	08014259 	.word	0x08014259
 80142b8:	0801430d 	.word	0x0801430d
 80142bc:	08014259 	.word	0x08014259
 80142c0:	08014259 	.word	0x08014259
 80142c4:	080143d3 	.word	0x080143d3
 80142c8:	682b      	ldr	r3, [r5, #0]
 80142ca:	1d1a      	adds	r2, r3, #4
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	602a      	str	r2, [r5, #0]
 80142d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80142d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80142d8:	2301      	movs	r3, #1
 80142da:	e0a3      	b.n	8014424 <_printf_i+0x1f4>
 80142dc:	6820      	ldr	r0, [r4, #0]
 80142de:	6829      	ldr	r1, [r5, #0]
 80142e0:	0606      	lsls	r6, r0, #24
 80142e2:	f101 0304 	add.w	r3, r1, #4
 80142e6:	d50a      	bpl.n	80142fe <_printf_i+0xce>
 80142e8:	680e      	ldr	r6, [r1, #0]
 80142ea:	602b      	str	r3, [r5, #0]
 80142ec:	2e00      	cmp	r6, #0
 80142ee:	da03      	bge.n	80142f8 <_printf_i+0xc8>
 80142f0:	232d      	movs	r3, #45	; 0x2d
 80142f2:	4276      	negs	r6, r6
 80142f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80142f8:	485e      	ldr	r0, [pc, #376]	; (8014474 <_printf_i+0x244>)
 80142fa:	230a      	movs	r3, #10
 80142fc:	e019      	b.n	8014332 <_printf_i+0x102>
 80142fe:	680e      	ldr	r6, [r1, #0]
 8014300:	602b      	str	r3, [r5, #0]
 8014302:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014306:	bf18      	it	ne
 8014308:	b236      	sxthne	r6, r6
 801430a:	e7ef      	b.n	80142ec <_printf_i+0xbc>
 801430c:	682b      	ldr	r3, [r5, #0]
 801430e:	6820      	ldr	r0, [r4, #0]
 8014310:	1d19      	adds	r1, r3, #4
 8014312:	6029      	str	r1, [r5, #0]
 8014314:	0601      	lsls	r1, r0, #24
 8014316:	d501      	bpl.n	801431c <_printf_i+0xec>
 8014318:	681e      	ldr	r6, [r3, #0]
 801431a:	e002      	b.n	8014322 <_printf_i+0xf2>
 801431c:	0646      	lsls	r6, r0, #25
 801431e:	d5fb      	bpl.n	8014318 <_printf_i+0xe8>
 8014320:	881e      	ldrh	r6, [r3, #0]
 8014322:	4854      	ldr	r0, [pc, #336]	; (8014474 <_printf_i+0x244>)
 8014324:	2f6f      	cmp	r7, #111	; 0x6f
 8014326:	bf0c      	ite	eq
 8014328:	2308      	moveq	r3, #8
 801432a:	230a      	movne	r3, #10
 801432c:	2100      	movs	r1, #0
 801432e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014332:	6865      	ldr	r5, [r4, #4]
 8014334:	60a5      	str	r5, [r4, #8]
 8014336:	2d00      	cmp	r5, #0
 8014338:	bfa2      	ittt	ge
 801433a:	6821      	ldrge	r1, [r4, #0]
 801433c:	f021 0104 	bicge.w	r1, r1, #4
 8014340:	6021      	strge	r1, [r4, #0]
 8014342:	b90e      	cbnz	r6, 8014348 <_printf_i+0x118>
 8014344:	2d00      	cmp	r5, #0
 8014346:	d04d      	beq.n	80143e4 <_printf_i+0x1b4>
 8014348:	4615      	mov	r5, r2
 801434a:	fbb6 f1f3 	udiv	r1, r6, r3
 801434e:	fb03 6711 	mls	r7, r3, r1, r6
 8014352:	5dc7      	ldrb	r7, [r0, r7]
 8014354:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014358:	4637      	mov	r7, r6
 801435a:	42bb      	cmp	r3, r7
 801435c:	460e      	mov	r6, r1
 801435e:	d9f4      	bls.n	801434a <_printf_i+0x11a>
 8014360:	2b08      	cmp	r3, #8
 8014362:	d10b      	bne.n	801437c <_printf_i+0x14c>
 8014364:	6823      	ldr	r3, [r4, #0]
 8014366:	07de      	lsls	r6, r3, #31
 8014368:	d508      	bpl.n	801437c <_printf_i+0x14c>
 801436a:	6923      	ldr	r3, [r4, #16]
 801436c:	6861      	ldr	r1, [r4, #4]
 801436e:	4299      	cmp	r1, r3
 8014370:	bfde      	ittt	le
 8014372:	2330      	movle	r3, #48	; 0x30
 8014374:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014378:	f105 35ff 	addle.w	r5, r5, #4294967295
 801437c:	1b52      	subs	r2, r2, r5
 801437e:	6122      	str	r2, [r4, #16]
 8014380:	f8cd a000 	str.w	sl, [sp]
 8014384:	464b      	mov	r3, r9
 8014386:	aa03      	add	r2, sp, #12
 8014388:	4621      	mov	r1, r4
 801438a:	4640      	mov	r0, r8
 801438c:	f7ff fee2 	bl	8014154 <_printf_common>
 8014390:	3001      	adds	r0, #1
 8014392:	d14c      	bne.n	801442e <_printf_i+0x1fe>
 8014394:	f04f 30ff 	mov.w	r0, #4294967295
 8014398:	b004      	add	sp, #16
 801439a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801439e:	4835      	ldr	r0, [pc, #212]	; (8014474 <_printf_i+0x244>)
 80143a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80143a4:	6829      	ldr	r1, [r5, #0]
 80143a6:	6823      	ldr	r3, [r4, #0]
 80143a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80143ac:	6029      	str	r1, [r5, #0]
 80143ae:	061d      	lsls	r5, r3, #24
 80143b0:	d514      	bpl.n	80143dc <_printf_i+0x1ac>
 80143b2:	07df      	lsls	r7, r3, #31
 80143b4:	bf44      	itt	mi
 80143b6:	f043 0320 	orrmi.w	r3, r3, #32
 80143ba:	6023      	strmi	r3, [r4, #0]
 80143bc:	b91e      	cbnz	r6, 80143c6 <_printf_i+0x196>
 80143be:	6823      	ldr	r3, [r4, #0]
 80143c0:	f023 0320 	bic.w	r3, r3, #32
 80143c4:	6023      	str	r3, [r4, #0]
 80143c6:	2310      	movs	r3, #16
 80143c8:	e7b0      	b.n	801432c <_printf_i+0xfc>
 80143ca:	6823      	ldr	r3, [r4, #0]
 80143cc:	f043 0320 	orr.w	r3, r3, #32
 80143d0:	6023      	str	r3, [r4, #0]
 80143d2:	2378      	movs	r3, #120	; 0x78
 80143d4:	4828      	ldr	r0, [pc, #160]	; (8014478 <_printf_i+0x248>)
 80143d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80143da:	e7e3      	b.n	80143a4 <_printf_i+0x174>
 80143dc:	0659      	lsls	r1, r3, #25
 80143de:	bf48      	it	mi
 80143e0:	b2b6      	uxthmi	r6, r6
 80143e2:	e7e6      	b.n	80143b2 <_printf_i+0x182>
 80143e4:	4615      	mov	r5, r2
 80143e6:	e7bb      	b.n	8014360 <_printf_i+0x130>
 80143e8:	682b      	ldr	r3, [r5, #0]
 80143ea:	6826      	ldr	r6, [r4, #0]
 80143ec:	6961      	ldr	r1, [r4, #20]
 80143ee:	1d18      	adds	r0, r3, #4
 80143f0:	6028      	str	r0, [r5, #0]
 80143f2:	0635      	lsls	r5, r6, #24
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	d501      	bpl.n	80143fc <_printf_i+0x1cc>
 80143f8:	6019      	str	r1, [r3, #0]
 80143fa:	e002      	b.n	8014402 <_printf_i+0x1d2>
 80143fc:	0670      	lsls	r0, r6, #25
 80143fe:	d5fb      	bpl.n	80143f8 <_printf_i+0x1c8>
 8014400:	8019      	strh	r1, [r3, #0]
 8014402:	2300      	movs	r3, #0
 8014404:	6123      	str	r3, [r4, #16]
 8014406:	4615      	mov	r5, r2
 8014408:	e7ba      	b.n	8014380 <_printf_i+0x150>
 801440a:	682b      	ldr	r3, [r5, #0]
 801440c:	1d1a      	adds	r2, r3, #4
 801440e:	602a      	str	r2, [r5, #0]
 8014410:	681d      	ldr	r5, [r3, #0]
 8014412:	6862      	ldr	r2, [r4, #4]
 8014414:	2100      	movs	r1, #0
 8014416:	4628      	mov	r0, r5
 8014418:	f7eb fefa 	bl	8000210 <memchr>
 801441c:	b108      	cbz	r0, 8014422 <_printf_i+0x1f2>
 801441e:	1b40      	subs	r0, r0, r5
 8014420:	6060      	str	r0, [r4, #4]
 8014422:	6863      	ldr	r3, [r4, #4]
 8014424:	6123      	str	r3, [r4, #16]
 8014426:	2300      	movs	r3, #0
 8014428:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801442c:	e7a8      	b.n	8014380 <_printf_i+0x150>
 801442e:	6923      	ldr	r3, [r4, #16]
 8014430:	462a      	mov	r2, r5
 8014432:	4649      	mov	r1, r9
 8014434:	4640      	mov	r0, r8
 8014436:	47d0      	blx	sl
 8014438:	3001      	adds	r0, #1
 801443a:	d0ab      	beq.n	8014394 <_printf_i+0x164>
 801443c:	6823      	ldr	r3, [r4, #0]
 801443e:	079b      	lsls	r3, r3, #30
 8014440:	d413      	bmi.n	801446a <_printf_i+0x23a>
 8014442:	68e0      	ldr	r0, [r4, #12]
 8014444:	9b03      	ldr	r3, [sp, #12]
 8014446:	4298      	cmp	r0, r3
 8014448:	bfb8      	it	lt
 801444a:	4618      	movlt	r0, r3
 801444c:	e7a4      	b.n	8014398 <_printf_i+0x168>
 801444e:	2301      	movs	r3, #1
 8014450:	4632      	mov	r2, r6
 8014452:	4649      	mov	r1, r9
 8014454:	4640      	mov	r0, r8
 8014456:	47d0      	blx	sl
 8014458:	3001      	adds	r0, #1
 801445a:	d09b      	beq.n	8014394 <_printf_i+0x164>
 801445c:	3501      	adds	r5, #1
 801445e:	68e3      	ldr	r3, [r4, #12]
 8014460:	9903      	ldr	r1, [sp, #12]
 8014462:	1a5b      	subs	r3, r3, r1
 8014464:	42ab      	cmp	r3, r5
 8014466:	dcf2      	bgt.n	801444e <_printf_i+0x21e>
 8014468:	e7eb      	b.n	8014442 <_printf_i+0x212>
 801446a:	2500      	movs	r5, #0
 801446c:	f104 0619 	add.w	r6, r4, #25
 8014470:	e7f5      	b.n	801445e <_printf_i+0x22e>
 8014472:	bf00      	nop
 8014474:	08016d8e 	.word	0x08016d8e
 8014478:	08016d9f 	.word	0x08016d9f

0801447c <cleanup_glue>:
 801447c:	b538      	push	{r3, r4, r5, lr}
 801447e:	460c      	mov	r4, r1
 8014480:	6809      	ldr	r1, [r1, #0]
 8014482:	4605      	mov	r5, r0
 8014484:	b109      	cbz	r1, 801448a <cleanup_glue+0xe>
 8014486:	f7ff fff9 	bl	801447c <cleanup_glue>
 801448a:	4621      	mov	r1, r4
 801448c:	4628      	mov	r0, r5
 801448e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014492:	f001 bbf5 	b.w	8015c80 <_free_r>
	...

08014498 <_reclaim_reent>:
 8014498:	4b2c      	ldr	r3, [pc, #176]	; (801454c <_reclaim_reent+0xb4>)
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	4283      	cmp	r3, r0
 801449e:	b570      	push	{r4, r5, r6, lr}
 80144a0:	4604      	mov	r4, r0
 80144a2:	d051      	beq.n	8014548 <_reclaim_reent+0xb0>
 80144a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80144a6:	b143      	cbz	r3, 80144ba <_reclaim_reent+0x22>
 80144a8:	68db      	ldr	r3, [r3, #12]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d14a      	bne.n	8014544 <_reclaim_reent+0xac>
 80144ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80144b0:	6819      	ldr	r1, [r3, #0]
 80144b2:	b111      	cbz	r1, 80144ba <_reclaim_reent+0x22>
 80144b4:	4620      	mov	r0, r4
 80144b6:	f001 fbe3 	bl	8015c80 <_free_r>
 80144ba:	6961      	ldr	r1, [r4, #20]
 80144bc:	b111      	cbz	r1, 80144c4 <_reclaim_reent+0x2c>
 80144be:	4620      	mov	r0, r4
 80144c0:	f001 fbde 	bl	8015c80 <_free_r>
 80144c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80144c6:	b111      	cbz	r1, 80144ce <_reclaim_reent+0x36>
 80144c8:	4620      	mov	r0, r4
 80144ca:	f001 fbd9 	bl	8015c80 <_free_r>
 80144ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80144d0:	b111      	cbz	r1, 80144d8 <_reclaim_reent+0x40>
 80144d2:	4620      	mov	r0, r4
 80144d4:	f001 fbd4 	bl	8015c80 <_free_r>
 80144d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80144da:	b111      	cbz	r1, 80144e2 <_reclaim_reent+0x4a>
 80144dc:	4620      	mov	r0, r4
 80144de:	f001 fbcf 	bl	8015c80 <_free_r>
 80144e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80144e4:	b111      	cbz	r1, 80144ec <_reclaim_reent+0x54>
 80144e6:	4620      	mov	r0, r4
 80144e8:	f001 fbca 	bl	8015c80 <_free_r>
 80144ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80144ee:	b111      	cbz	r1, 80144f6 <_reclaim_reent+0x5e>
 80144f0:	4620      	mov	r0, r4
 80144f2:	f001 fbc5 	bl	8015c80 <_free_r>
 80144f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80144f8:	b111      	cbz	r1, 8014500 <_reclaim_reent+0x68>
 80144fa:	4620      	mov	r0, r4
 80144fc:	f001 fbc0 	bl	8015c80 <_free_r>
 8014500:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014502:	b111      	cbz	r1, 801450a <_reclaim_reent+0x72>
 8014504:	4620      	mov	r0, r4
 8014506:	f001 fbbb 	bl	8015c80 <_free_r>
 801450a:	69a3      	ldr	r3, [r4, #24]
 801450c:	b1e3      	cbz	r3, 8014548 <_reclaim_reent+0xb0>
 801450e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8014510:	4620      	mov	r0, r4
 8014512:	4798      	blx	r3
 8014514:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8014516:	b1b9      	cbz	r1, 8014548 <_reclaim_reent+0xb0>
 8014518:	4620      	mov	r0, r4
 801451a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801451e:	f7ff bfad 	b.w	801447c <cleanup_glue>
 8014522:	5949      	ldr	r1, [r1, r5]
 8014524:	b941      	cbnz	r1, 8014538 <_reclaim_reent+0xa0>
 8014526:	3504      	adds	r5, #4
 8014528:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801452a:	2d80      	cmp	r5, #128	; 0x80
 801452c:	68d9      	ldr	r1, [r3, #12]
 801452e:	d1f8      	bne.n	8014522 <_reclaim_reent+0x8a>
 8014530:	4620      	mov	r0, r4
 8014532:	f001 fba5 	bl	8015c80 <_free_r>
 8014536:	e7ba      	b.n	80144ae <_reclaim_reent+0x16>
 8014538:	680e      	ldr	r6, [r1, #0]
 801453a:	4620      	mov	r0, r4
 801453c:	f001 fba0 	bl	8015c80 <_free_r>
 8014540:	4631      	mov	r1, r6
 8014542:	e7ef      	b.n	8014524 <_reclaim_reent+0x8c>
 8014544:	2500      	movs	r5, #0
 8014546:	e7ef      	b.n	8014528 <_reclaim_reent+0x90>
 8014548:	bd70      	pop	{r4, r5, r6, pc}
 801454a:	bf00      	nop
 801454c:	2000039c 	.word	0x2000039c

08014550 <_sbrk_r>:
 8014550:	b538      	push	{r3, r4, r5, lr}
 8014552:	4d06      	ldr	r5, [pc, #24]	; (801456c <_sbrk_r+0x1c>)
 8014554:	2300      	movs	r3, #0
 8014556:	4604      	mov	r4, r0
 8014558:	4608      	mov	r0, r1
 801455a:	602b      	str	r3, [r5, #0]
 801455c:	f7f0 fcea 	bl	8004f34 <_sbrk>
 8014560:	1c43      	adds	r3, r0, #1
 8014562:	d102      	bne.n	801456a <_sbrk_r+0x1a>
 8014564:	682b      	ldr	r3, [r5, #0]
 8014566:	b103      	cbz	r3, 801456a <_sbrk_r+0x1a>
 8014568:	6023      	str	r3, [r4, #0]
 801456a:	bd38      	pop	{r3, r4, r5, pc}
 801456c:	20009850 	.word	0x20009850

08014570 <siprintf>:
 8014570:	b40e      	push	{r1, r2, r3}
 8014572:	b500      	push	{lr}
 8014574:	b09c      	sub	sp, #112	; 0x70
 8014576:	ab1d      	add	r3, sp, #116	; 0x74
 8014578:	9002      	str	r0, [sp, #8]
 801457a:	9006      	str	r0, [sp, #24]
 801457c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014580:	4809      	ldr	r0, [pc, #36]	; (80145a8 <siprintf+0x38>)
 8014582:	9107      	str	r1, [sp, #28]
 8014584:	9104      	str	r1, [sp, #16]
 8014586:	4909      	ldr	r1, [pc, #36]	; (80145ac <siprintf+0x3c>)
 8014588:	f853 2b04 	ldr.w	r2, [r3], #4
 801458c:	9105      	str	r1, [sp, #20]
 801458e:	6800      	ldr	r0, [r0, #0]
 8014590:	9301      	str	r3, [sp, #4]
 8014592:	a902      	add	r1, sp, #8
 8014594:	f001 fc1c 	bl	8015dd0 <_svfiprintf_r>
 8014598:	9b02      	ldr	r3, [sp, #8]
 801459a:	2200      	movs	r2, #0
 801459c:	701a      	strb	r2, [r3, #0]
 801459e:	b01c      	add	sp, #112	; 0x70
 80145a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80145a4:	b003      	add	sp, #12
 80145a6:	4770      	bx	lr
 80145a8:	2000039c 	.word	0x2000039c
 80145ac:	ffff0208 	.word	0xffff0208

080145b0 <__sread>:
 80145b0:	b510      	push	{r4, lr}
 80145b2:	460c      	mov	r4, r1
 80145b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145b8:	f001 fd0a 	bl	8015fd0 <_read_r>
 80145bc:	2800      	cmp	r0, #0
 80145be:	bfab      	itete	ge
 80145c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80145c2:	89a3      	ldrhlt	r3, [r4, #12]
 80145c4:	181b      	addge	r3, r3, r0
 80145c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80145ca:	bfac      	ite	ge
 80145cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80145ce:	81a3      	strhlt	r3, [r4, #12]
 80145d0:	bd10      	pop	{r4, pc}

080145d2 <__swrite>:
 80145d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145d6:	461f      	mov	r7, r3
 80145d8:	898b      	ldrh	r3, [r1, #12]
 80145da:	05db      	lsls	r3, r3, #23
 80145dc:	4605      	mov	r5, r0
 80145de:	460c      	mov	r4, r1
 80145e0:	4616      	mov	r6, r2
 80145e2:	d505      	bpl.n	80145f0 <__swrite+0x1e>
 80145e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145e8:	2302      	movs	r3, #2
 80145ea:	2200      	movs	r2, #0
 80145ec:	f000 ff88 	bl	8015500 <_lseek_r>
 80145f0:	89a3      	ldrh	r3, [r4, #12]
 80145f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80145f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80145fa:	81a3      	strh	r3, [r4, #12]
 80145fc:	4632      	mov	r2, r6
 80145fe:	463b      	mov	r3, r7
 8014600:	4628      	mov	r0, r5
 8014602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014606:	f000 b817 	b.w	8014638 <_write_r>

0801460a <__sseek>:
 801460a:	b510      	push	{r4, lr}
 801460c:	460c      	mov	r4, r1
 801460e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014612:	f000 ff75 	bl	8015500 <_lseek_r>
 8014616:	1c43      	adds	r3, r0, #1
 8014618:	89a3      	ldrh	r3, [r4, #12]
 801461a:	bf15      	itete	ne
 801461c:	6560      	strne	r0, [r4, #84]	; 0x54
 801461e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014622:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014626:	81a3      	strheq	r3, [r4, #12]
 8014628:	bf18      	it	ne
 801462a:	81a3      	strhne	r3, [r4, #12]
 801462c:	bd10      	pop	{r4, pc}

0801462e <__sclose>:
 801462e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014632:	f000 b813 	b.w	801465c <_close_r>
	...

08014638 <_write_r>:
 8014638:	b538      	push	{r3, r4, r5, lr}
 801463a:	4d07      	ldr	r5, [pc, #28]	; (8014658 <_write_r+0x20>)
 801463c:	4604      	mov	r4, r0
 801463e:	4608      	mov	r0, r1
 8014640:	4611      	mov	r1, r2
 8014642:	2200      	movs	r2, #0
 8014644:	602a      	str	r2, [r5, #0]
 8014646:	461a      	mov	r2, r3
 8014648:	f7f0 fc23 	bl	8004e92 <_write>
 801464c:	1c43      	adds	r3, r0, #1
 801464e:	d102      	bne.n	8014656 <_write_r+0x1e>
 8014650:	682b      	ldr	r3, [r5, #0]
 8014652:	b103      	cbz	r3, 8014656 <_write_r+0x1e>
 8014654:	6023      	str	r3, [r4, #0]
 8014656:	bd38      	pop	{r3, r4, r5, pc}
 8014658:	20009850 	.word	0x20009850

0801465c <_close_r>:
 801465c:	b538      	push	{r3, r4, r5, lr}
 801465e:	4d06      	ldr	r5, [pc, #24]	; (8014678 <_close_r+0x1c>)
 8014660:	2300      	movs	r3, #0
 8014662:	4604      	mov	r4, r0
 8014664:	4608      	mov	r0, r1
 8014666:	602b      	str	r3, [r5, #0]
 8014668:	f7f0 fc2f 	bl	8004eca <_close>
 801466c:	1c43      	adds	r3, r0, #1
 801466e:	d102      	bne.n	8014676 <_close_r+0x1a>
 8014670:	682b      	ldr	r3, [r5, #0]
 8014672:	b103      	cbz	r3, 8014676 <_close_r+0x1a>
 8014674:	6023      	str	r3, [r4, #0]
 8014676:	bd38      	pop	{r3, r4, r5, pc}
 8014678:	20009850 	.word	0x20009850

0801467c <quorem>:
 801467c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014680:	6903      	ldr	r3, [r0, #16]
 8014682:	690c      	ldr	r4, [r1, #16]
 8014684:	42a3      	cmp	r3, r4
 8014686:	4607      	mov	r7, r0
 8014688:	f2c0 8081 	blt.w	801478e <quorem+0x112>
 801468c:	3c01      	subs	r4, #1
 801468e:	f101 0814 	add.w	r8, r1, #20
 8014692:	f100 0514 	add.w	r5, r0, #20
 8014696:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801469a:	9301      	str	r3, [sp, #4]
 801469c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80146a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80146a4:	3301      	adds	r3, #1
 80146a6:	429a      	cmp	r2, r3
 80146a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80146ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80146b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80146b4:	d331      	bcc.n	801471a <quorem+0x9e>
 80146b6:	f04f 0e00 	mov.w	lr, #0
 80146ba:	4640      	mov	r0, r8
 80146bc:	46ac      	mov	ip, r5
 80146be:	46f2      	mov	sl, lr
 80146c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80146c4:	b293      	uxth	r3, r2
 80146c6:	fb06 e303 	mla	r3, r6, r3, lr
 80146ca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80146ce:	b29b      	uxth	r3, r3
 80146d0:	ebaa 0303 	sub.w	r3, sl, r3
 80146d4:	f8dc a000 	ldr.w	sl, [ip]
 80146d8:	0c12      	lsrs	r2, r2, #16
 80146da:	fa13 f38a 	uxtah	r3, r3, sl
 80146de:	fb06 e202 	mla	r2, r6, r2, lr
 80146e2:	9300      	str	r3, [sp, #0]
 80146e4:	9b00      	ldr	r3, [sp, #0]
 80146e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80146ea:	b292      	uxth	r2, r2
 80146ec:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80146f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80146f4:	f8bd 3000 	ldrh.w	r3, [sp]
 80146f8:	4581      	cmp	r9, r0
 80146fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80146fe:	f84c 3b04 	str.w	r3, [ip], #4
 8014702:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8014706:	d2db      	bcs.n	80146c0 <quorem+0x44>
 8014708:	f855 300b 	ldr.w	r3, [r5, fp]
 801470c:	b92b      	cbnz	r3, 801471a <quorem+0x9e>
 801470e:	9b01      	ldr	r3, [sp, #4]
 8014710:	3b04      	subs	r3, #4
 8014712:	429d      	cmp	r5, r3
 8014714:	461a      	mov	r2, r3
 8014716:	d32e      	bcc.n	8014776 <quorem+0xfa>
 8014718:	613c      	str	r4, [r7, #16]
 801471a:	4638      	mov	r0, r7
 801471c:	f001 f998 	bl	8015a50 <__mcmp>
 8014720:	2800      	cmp	r0, #0
 8014722:	db24      	blt.n	801476e <quorem+0xf2>
 8014724:	3601      	adds	r6, #1
 8014726:	4628      	mov	r0, r5
 8014728:	f04f 0c00 	mov.w	ip, #0
 801472c:	f858 2b04 	ldr.w	r2, [r8], #4
 8014730:	f8d0 e000 	ldr.w	lr, [r0]
 8014734:	b293      	uxth	r3, r2
 8014736:	ebac 0303 	sub.w	r3, ip, r3
 801473a:	0c12      	lsrs	r2, r2, #16
 801473c:	fa13 f38e 	uxtah	r3, r3, lr
 8014740:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014744:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014748:	b29b      	uxth	r3, r3
 801474a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801474e:	45c1      	cmp	r9, r8
 8014750:	f840 3b04 	str.w	r3, [r0], #4
 8014754:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014758:	d2e8      	bcs.n	801472c <quorem+0xb0>
 801475a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801475e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014762:	b922      	cbnz	r2, 801476e <quorem+0xf2>
 8014764:	3b04      	subs	r3, #4
 8014766:	429d      	cmp	r5, r3
 8014768:	461a      	mov	r2, r3
 801476a:	d30a      	bcc.n	8014782 <quorem+0x106>
 801476c:	613c      	str	r4, [r7, #16]
 801476e:	4630      	mov	r0, r6
 8014770:	b003      	add	sp, #12
 8014772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014776:	6812      	ldr	r2, [r2, #0]
 8014778:	3b04      	subs	r3, #4
 801477a:	2a00      	cmp	r2, #0
 801477c:	d1cc      	bne.n	8014718 <quorem+0x9c>
 801477e:	3c01      	subs	r4, #1
 8014780:	e7c7      	b.n	8014712 <quorem+0x96>
 8014782:	6812      	ldr	r2, [r2, #0]
 8014784:	3b04      	subs	r3, #4
 8014786:	2a00      	cmp	r2, #0
 8014788:	d1f0      	bne.n	801476c <quorem+0xf0>
 801478a:	3c01      	subs	r4, #1
 801478c:	e7eb      	b.n	8014766 <quorem+0xea>
 801478e:	2000      	movs	r0, #0
 8014790:	e7ee      	b.n	8014770 <quorem+0xf4>
 8014792:	0000      	movs	r0, r0
 8014794:	0000      	movs	r0, r0
	...

08014798 <_dtoa_r>:
 8014798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801479c:	ed2d 8b04 	vpush	{d8-d9}
 80147a0:	ec57 6b10 	vmov	r6, r7, d0
 80147a4:	b093      	sub	sp, #76	; 0x4c
 80147a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80147a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80147ac:	9106      	str	r1, [sp, #24]
 80147ae:	ee10 aa10 	vmov	sl, s0
 80147b2:	4604      	mov	r4, r0
 80147b4:	9209      	str	r2, [sp, #36]	; 0x24
 80147b6:	930c      	str	r3, [sp, #48]	; 0x30
 80147b8:	46bb      	mov	fp, r7
 80147ba:	b975      	cbnz	r5, 80147da <_dtoa_r+0x42>
 80147bc:	2010      	movs	r0, #16
 80147be:	f000 feb1 	bl	8015524 <malloc>
 80147c2:	4602      	mov	r2, r0
 80147c4:	6260      	str	r0, [r4, #36]	; 0x24
 80147c6:	b920      	cbnz	r0, 80147d2 <_dtoa_r+0x3a>
 80147c8:	4ba7      	ldr	r3, [pc, #668]	; (8014a68 <_dtoa_r+0x2d0>)
 80147ca:	21ea      	movs	r1, #234	; 0xea
 80147cc:	48a7      	ldr	r0, [pc, #668]	; (8014a6c <_dtoa_r+0x2d4>)
 80147ce:	f001 fc11 	bl	8015ff4 <__assert_func>
 80147d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80147d6:	6005      	str	r5, [r0, #0]
 80147d8:	60c5      	str	r5, [r0, #12]
 80147da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80147dc:	6819      	ldr	r1, [r3, #0]
 80147de:	b151      	cbz	r1, 80147f6 <_dtoa_r+0x5e>
 80147e0:	685a      	ldr	r2, [r3, #4]
 80147e2:	604a      	str	r2, [r1, #4]
 80147e4:	2301      	movs	r3, #1
 80147e6:	4093      	lsls	r3, r2
 80147e8:	608b      	str	r3, [r1, #8]
 80147ea:	4620      	mov	r0, r4
 80147ec:	f000 feee 	bl	80155cc <_Bfree>
 80147f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80147f2:	2200      	movs	r2, #0
 80147f4:	601a      	str	r2, [r3, #0]
 80147f6:	1e3b      	subs	r3, r7, #0
 80147f8:	bfaa      	itet	ge
 80147fa:	2300      	movge	r3, #0
 80147fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8014800:	f8c8 3000 	strge.w	r3, [r8]
 8014804:	4b9a      	ldr	r3, [pc, #616]	; (8014a70 <_dtoa_r+0x2d8>)
 8014806:	bfbc      	itt	lt
 8014808:	2201      	movlt	r2, #1
 801480a:	f8c8 2000 	strlt.w	r2, [r8]
 801480e:	ea33 030b 	bics.w	r3, r3, fp
 8014812:	d11b      	bne.n	801484c <_dtoa_r+0xb4>
 8014814:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014816:	f242 730f 	movw	r3, #9999	; 0x270f
 801481a:	6013      	str	r3, [r2, #0]
 801481c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014820:	4333      	orrs	r3, r6
 8014822:	f000 8592 	beq.w	801534a <_dtoa_r+0xbb2>
 8014826:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014828:	b963      	cbnz	r3, 8014844 <_dtoa_r+0xac>
 801482a:	4b92      	ldr	r3, [pc, #584]	; (8014a74 <_dtoa_r+0x2dc>)
 801482c:	e022      	b.n	8014874 <_dtoa_r+0xdc>
 801482e:	4b92      	ldr	r3, [pc, #584]	; (8014a78 <_dtoa_r+0x2e0>)
 8014830:	9301      	str	r3, [sp, #4]
 8014832:	3308      	adds	r3, #8
 8014834:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014836:	6013      	str	r3, [r2, #0]
 8014838:	9801      	ldr	r0, [sp, #4]
 801483a:	b013      	add	sp, #76	; 0x4c
 801483c:	ecbd 8b04 	vpop	{d8-d9}
 8014840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014844:	4b8b      	ldr	r3, [pc, #556]	; (8014a74 <_dtoa_r+0x2dc>)
 8014846:	9301      	str	r3, [sp, #4]
 8014848:	3303      	adds	r3, #3
 801484a:	e7f3      	b.n	8014834 <_dtoa_r+0x9c>
 801484c:	2200      	movs	r2, #0
 801484e:	2300      	movs	r3, #0
 8014850:	4650      	mov	r0, sl
 8014852:	4659      	mov	r1, fp
 8014854:	f7ec f950 	bl	8000af8 <__aeabi_dcmpeq>
 8014858:	ec4b ab19 	vmov	d9, sl, fp
 801485c:	4680      	mov	r8, r0
 801485e:	b158      	cbz	r0, 8014878 <_dtoa_r+0xe0>
 8014860:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014862:	2301      	movs	r3, #1
 8014864:	6013      	str	r3, [r2, #0]
 8014866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014868:	2b00      	cmp	r3, #0
 801486a:	f000 856b 	beq.w	8015344 <_dtoa_r+0xbac>
 801486e:	4883      	ldr	r0, [pc, #524]	; (8014a7c <_dtoa_r+0x2e4>)
 8014870:	6018      	str	r0, [r3, #0]
 8014872:	1e43      	subs	r3, r0, #1
 8014874:	9301      	str	r3, [sp, #4]
 8014876:	e7df      	b.n	8014838 <_dtoa_r+0xa0>
 8014878:	ec4b ab10 	vmov	d0, sl, fp
 801487c:	aa10      	add	r2, sp, #64	; 0x40
 801487e:	a911      	add	r1, sp, #68	; 0x44
 8014880:	4620      	mov	r0, r4
 8014882:	f001 f98b 	bl	8015b9c <__d2b>
 8014886:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801488a:	ee08 0a10 	vmov	s16, r0
 801488e:	2d00      	cmp	r5, #0
 8014890:	f000 8084 	beq.w	801499c <_dtoa_r+0x204>
 8014894:	ee19 3a90 	vmov	r3, s19
 8014898:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801489c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80148a0:	4656      	mov	r6, sl
 80148a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80148a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80148aa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80148ae:	4b74      	ldr	r3, [pc, #464]	; (8014a80 <_dtoa_r+0x2e8>)
 80148b0:	2200      	movs	r2, #0
 80148b2:	4630      	mov	r0, r6
 80148b4:	4639      	mov	r1, r7
 80148b6:	f7eb fcff 	bl	80002b8 <__aeabi_dsub>
 80148ba:	a365      	add	r3, pc, #404	; (adr r3, 8014a50 <_dtoa_r+0x2b8>)
 80148bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148c0:	f7eb feb2 	bl	8000628 <__aeabi_dmul>
 80148c4:	a364      	add	r3, pc, #400	; (adr r3, 8014a58 <_dtoa_r+0x2c0>)
 80148c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ca:	f7eb fcf7 	bl	80002bc <__adddf3>
 80148ce:	4606      	mov	r6, r0
 80148d0:	4628      	mov	r0, r5
 80148d2:	460f      	mov	r7, r1
 80148d4:	f7eb fe3e 	bl	8000554 <__aeabi_i2d>
 80148d8:	a361      	add	r3, pc, #388	; (adr r3, 8014a60 <_dtoa_r+0x2c8>)
 80148da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148de:	f7eb fea3 	bl	8000628 <__aeabi_dmul>
 80148e2:	4602      	mov	r2, r0
 80148e4:	460b      	mov	r3, r1
 80148e6:	4630      	mov	r0, r6
 80148e8:	4639      	mov	r1, r7
 80148ea:	f7eb fce7 	bl	80002bc <__adddf3>
 80148ee:	4606      	mov	r6, r0
 80148f0:	460f      	mov	r7, r1
 80148f2:	f7ec f949 	bl	8000b88 <__aeabi_d2iz>
 80148f6:	2200      	movs	r2, #0
 80148f8:	9000      	str	r0, [sp, #0]
 80148fa:	2300      	movs	r3, #0
 80148fc:	4630      	mov	r0, r6
 80148fe:	4639      	mov	r1, r7
 8014900:	f7ec f904 	bl	8000b0c <__aeabi_dcmplt>
 8014904:	b150      	cbz	r0, 801491c <_dtoa_r+0x184>
 8014906:	9800      	ldr	r0, [sp, #0]
 8014908:	f7eb fe24 	bl	8000554 <__aeabi_i2d>
 801490c:	4632      	mov	r2, r6
 801490e:	463b      	mov	r3, r7
 8014910:	f7ec f8f2 	bl	8000af8 <__aeabi_dcmpeq>
 8014914:	b910      	cbnz	r0, 801491c <_dtoa_r+0x184>
 8014916:	9b00      	ldr	r3, [sp, #0]
 8014918:	3b01      	subs	r3, #1
 801491a:	9300      	str	r3, [sp, #0]
 801491c:	9b00      	ldr	r3, [sp, #0]
 801491e:	2b16      	cmp	r3, #22
 8014920:	d85a      	bhi.n	80149d8 <_dtoa_r+0x240>
 8014922:	9a00      	ldr	r2, [sp, #0]
 8014924:	4b57      	ldr	r3, [pc, #348]	; (8014a84 <_dtoa_r+0x2ec>)
 8014926:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801492a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801492e:	ec51 0b19 	vmov	r0, r1, d9
 8014932:	f7ec f8eb 	bl	8000b0c <__aeabi_dcmplt>
 8014936:	2800      	cmp	r0, #0
 8014938:	d050      	beq.n	80149dc <_dtoa_r+0x244>
 801493a:	9b00      	ldr	r3, [sp, #0]
 801493c:	3b01      	subs	r3, #1
 801493e:	9300      	str	r3, [sp, #0]
 8014940:	2300      	movs	r3, #0
 8014942:	930b      	str	r3, [sp, #44]	; 0x2c
 8014944:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014946:	1b5d      	subs	r5, r3, r5
 8014948:	1e6b      	subs	r3, r5, #1
 801494a:	9305      	str	r3, [sp, #20]
 801494c:	bf45      	ittet	mi
 801494e:	f1c5 0301 	rsbmi	r3, r5, #1
 8014952:	9304      	strmi	r3, [sp, #16]
 8014954:	2300      	movpl	r3, #0
 8014956:	2300      	movmi	r3, #0
 8014958:	bf4c      	ite	mi
 801495a:	9305      	strmi	r3, [sp, #20]
 801495c:	9304      	strpl	r3, [sp, #16]
 801495e:	9b00      	ldr	r3, [sp, #0]
 8014960:	2b00      	cmp	r3, #0
 8014962:	db3d      	blt.n	80149e0 <_dtoa_r+0x248>
 8014964:	9b05      	ldr	r3, [sp, #20]
 8014966:	9a00      	ldr	r2, [sp, #0]
 8014968:	920a      	str	r2, [sp, #40]	; 0x28
 801496a:	4413      	add	r3, r2
 801496c:	9305      	str	r3, [sp, #20]
 801496e:	2300      	movs	r3, #0
 8014970:	9307      	str	r3, [sp, #28]
 8014972:	9b06      	ldr	r3, [sp, #24]
 8014974:	2b09      	cmp	r3, #9
 8014976:	f200 8089 	bhi.w	8014a8c <_dtoa_r+0x2f4>
 801497a:	2b05      	cmp	r3, #5
 801497c:	bfc4      	itt	gt
 801497e:	3b04      	subgt	r3, #4
 8014980:	9306      	strgt	r3, [sp, #24]
 8014982:	9b06      	ldr	r3, [sp, #24]
 8014984:	f1a3 0302 	sub.w	r3, r3, #2
 8014988:	bfcc      	ite	gt
 801498a:	2500      	movgt	r5, #0
 801498c:	2501      	movle	r5, #1
 801498e:	2b03      	cmp	r3, #3
 8014990:	f200 8087 	bhi.w	8014aa2 <_dtoa_r+0x30a>
 8014994:	e8df f003 	tbb	[pc, r3]
 8014998:	59383a2d 	.word	0x59383a2d
 801499c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80149a0:	441d      	add	r5, r3
 80149a2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80149a6:	2b20      	cmp	r3, #32
 80149a8:	bfc1      	itttt	gt
 80149aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80149ae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80149b2:	fa0b f303 	lslgt.w	r3, fp, r3
 80149b6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80149ba:	bfda      	itte	le
 80149bc:	f1c3 0320 	rsble	r3, r3, #32
 80149c0:	fa06 f003 	lslle.w	r0, r6, r3
 80149c4:	4318      	orrgt	r0, r3
 80149c6:	f7eb fdb5 	bl	8000534 <__aeabi_ui2d>
 80149ca:	2301      	movs	r3, #1
 80149cc:	4606      	mov	r6, r0
 80149ce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80149d2:	3d01      	subs	r5, #1
 80149d4:	930e      	str	r3, [sp, #56]	; 0x38
 80149d6:	e76a      	b.n	80148ae <_dtoa_r+0x116>
 80149d8:	2301      	movs	r3, #1
 80149da:	e7b2      	b.n	8014942 <_dtoa_r+0x1aa>
 80149dc:	900b      	str	r0, [sp, #44]	; 0x2c
 80149de:	e7b1      	b.n	8014944 <_dtoa_r+0x1ac>
 80149e0:	9b04      	ldr	r3, [sp, #16]
 80149e2:	9a00      	ldr	r2, [sp, #0]
 80149e4:	1a9b      	subs	r3, r3, r2
 80149e6:	9304      	str	r3, [sp, #16]
 80149e8:	4253      	negs	r3, r2
 80149ea:	9307      	str	r3, [sp, #28]
 80149ec:	2300      	movs	r3, #0
 80149ee:	930a      	str	r3, [sp, #40]	; 0x28
 80149f0:	e7bf      	b.n	8014972 <_dtoa_r+0x1da>
 80149f2:	2300      	movs	r3, #0
 80149f4:	9308      	str	r3, [sp, #32]
 80149f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	dc55      	bgt.n	8014aa8 <_dtoa_r+0x310>
 80149fc:	2301      	movs	r3, #1
 80149fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014a02:	461a      	mov	r2, r3
 8014a04:	9209      	str	r2, [sp, #36]	; 0x24
 8014a06:	e00c      	b.n	8014a22 <_dtoa_r+0x28a>
 8014a08:	2301      	movs	r3, #1
 8014a0a:	e7f3      	b.n	80149f4 <_dtoa_r+0x25c>
 8014a0c:	2300      	movs	r3, #0
 8014a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014a10:	9308      	str	r3, [sp, #32]
 8014a12:	9b00      	ldr	r3, [sp, #0]
 8014a14:	4413      	add	r3, r2
 8014a16:	9302      	str	r3, [sp, #8]
 8014a18:	3301      	adds	r3, #1
 8014a1a:	2b01      	cmp	r3, #1
 8014a1c:	9303      	str	r3, [sp, #12]
 8014a1e:	bfb8      	it	lt
 8014a20:	2301      	movlt	r3, #1
 8014a22:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8014a24:	2200      	movs	r2, #0
 8014a26:	6042      	str	r2, [r0, #4]
 8014a28:	2204      	movs	r2, #4
 8014a2a:	f102 0614 	add.w	r6, r2, #20
 8014a2e:	429e      	cmp	r6, r3
 8014a30:	6841      	ldr	r1, [r0, #4]
 8014a32:	d93d      	bls.n	8014ab0 <_dtoa_r+0x318>
 8014a34:	4620      	mov	r0, r4
 8014a36:	f000 fd89 	bl	801554c <_Balloc>
 8014a3a:	9001      	str	r0, [sp, #4]
 8014a3c:	2800      	cmp	r0, #0
 8014a3e:	d13b      	bne.n	8014ab8 <_dtoa_r+0x320>
 8014a40:	4b11      	ldr	r3, [pc, #68]	; (8014a88 <_dtoa_r+0x2f0>)
 8014a42:	4602      	mov	r2, r0
 8014a44:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014a48:	e6c0      	b.n	80147cc <_dtoa_r+0x34>
 8014a4a:	2301      	movs	r3, #1
 8014a4c:	e7df      	b.n	8014a0e <_dtoa_r+0x276>
 8014a4e:	bf00      	nop
 8014a50:	636f4361 	.word	0x636f4361
 8014a54:	3fd287a7 	.word	0x3fd287a7
 8014a58:	8b60c8b3 	.word	0x8b60c8b3
 8014a5c:	3fc68a28 	.word	0x3fc68a28
 8014a60:	509f79fb 	.word	0x509f79fb
 8014a64:	3fd34413 	.word	0x3fd34413
 8014a68:	08016dbd 	.word	0x08016dbd
 8014a6c:	08016dd4 	.word	0x08016dd4
 8014a70:	7ff00000 	.word	0x7ff00000
 8014a74:	08016db9 	.word	0x08016db9
 8014a78:	08016db0 	.word	0x08016db0
 8014a7c:	08016d8d 	.word	0x08016d8d
 8014a80:	3ff80000 	.word	0x3ff80000
 8014a84:	08016ec8 	.word	0x08016ec8
 8014a88:	08016e2f 	.word	0x08016e2f
 8014a8c:	2501      	movs	r5, #1
 8014a8e:	2300      	movs	r3, #0
 8014a90:	9306      	str	r3, [sp, #24]
 8014a92:	9508      	str	r5, [sp, #32]
 8014a94:	f04f 33ff 	mov.w	r3, #4294967295
 8014a98:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014a9c:	2200      	movs	r2, #0
 8014a9e:	2312      	movs	r3, #18
 8014aa0:	e7b0      	b.n	8014a04 <_dtoa_r+0x26c>
 8014aa2:	2301      	movs	r3, #1
 8014aa4:	9308      	str	r3, [sp, #32]
 8014aa6:	e7f5      	b.n	8014a94 <_dtoa_r+0x2fc>
 8014aa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014aaa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014aae:	e7b8      	b.n	8014a22 <_dtoa_r+0x28a>
 8014ab0:	3101      	adds	r1, #1
 8014ab2:	6041      	str	r1, [r0, #4]
 8014ab4:	0052      	lsls	r2, r2, #1
 8014ab6:	e7b8      	b.n	8014a2a <_dtoa_r+0x292>
 8014ab8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014aba:	9a01      	ldr	r2, [sp, #4]
 8014abc:	601a      	str	r2, [r3, #0]
 8014abe:	9b03      	ldr	r3, [sp, #12]
 8014ac0:	2b0e      	cmp	r3, #14
 8014ac2:	f200 809d 	bhi.w	8014c00 <_dtoa_r+0x468>
 8014ac6:	2d00      	cmp	r5, #0
 8014ac8:	f000 809a 	beq.w	8014c00 <_dtoa_r+0x468>
 8014acc:	9b00      	ldr	r3, [sp, #0]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	dd32      	ble.n	8014b38 <_dtoa_r+0x3a0>
 8014ad2:	4ab7      	ldr	r2, [pc, #732]	; (8014db0 <_dtoa_r+0x618>)
 8014ad4:	f003 030f 	and.w	r3, r3, #15
 8014ad8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014adc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014ae0:	9b00      	ldr	r3, [sp, #0]
 8014ae2:	05d8      	lsls	r0, r3, #23
 8014ae4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8014ae8:	d516      	bpl.n	8014b18 <_dtoa_r+0x380>
 8014aea:	4bb2      	ldr	r3, [pc, #712]	; (8014db4 <_dtoa_r+0x61c>)
 8014aec:	ec51 0b19 	vmov	r0, r1, d9
 8014af0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014af4:	f7eb fec2 	bl	800087c <__aeabi_ddiv>
 8014af8:	f007 070f 	and.w	r7, r7, #15
 8014afc:	4682      	mov	sl, r0
 8014afe:	468b      	mov	fp, r1
 8014b00:	2503      	movs	r5, #3
 8014b02:	4eac      	ldr	r6, [pc, #688]	; (8014db4 <_dtoa_r+0x61c>)
 8014b04:	b957      	cbnz	r7, 8014b1c <_dtoa_r+0x384>
 8014b06:	4642      	mov	r2, r8
 8014b08:	464b      	mov	r3, r9
 8014b0a:	4650      	mov	r0, sl
 8014b0c:	4659      	mov	r1, fp
 8014b0e:	f7eb feb5 	bl	800087c <__aeabi_ddiv>
 8014b12:	4682      	mov	sl, r0
 8014b14:	468b      	mov	fp, r1
 8014b16:	e028      	b.n	8014b6a <_dtoa_r+0x3d2>
 8014b18:	2502      	movs	r5, #2
 8014b1a:	e7f2      	b.n	8014b02 <_dtoa_r+0x36a>
 8014b1c:	07f9      	lsls	r1, r7, #31
 8014b1e:	d508      	bpl.n	8014b32 <_dtoa_r+0x39a>
 8014b20:	4640      	mov	r0, r8
 8014b22:	4649      	mov	r1, r9
 8014b24:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014b28:	f7eb fd7e 	bl	8000628 <__aeabi_dmul>
 8014b2c:	3501      	adds	r5, #1
 8014b2e:	4680      	mov	r8, r0
 8014b30:	4689      	mov	r9, r1
 8014b32:	107f      	asrs	r7, r7, #1
 8014b34:	3608      	adds	r6, #8
 8014b36:	e7e5      	b.n	8014b04 <_dtoa_r+0x36c>
 8014b38:	f000 809b 	beq.w	8014c72 <_dtoa_r+0x4da>
 8014b3c:	9b00      	ldr	r3, [sp, #0]
 8014b3e:	4f9d      	ldr	r7, [pc, #628]	; (8014db4 <_dtoa_r+0x61c>)
 8014b40:	425e      	negs	r6, r3
 8014b42:	4b9b      	ldr	r3, [pc, #620]	; (8014db0 <_dtoa_r+0x618>)
 8014b44:	f006 020f 	and.w	r2, r6, #15
 8014b48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b50:	ec51 0b19 	vmov	r0, r1, d9
 8014b54:	f7eb fd68 	bl	8000628 <__aeabi_dmul>
 8014b58:	1136      	asrs	r6, r6, #4
 8014b5a:	4682      	mov	sl, r0
 8014b5c:	468b      	mov	fp, r1
 8014b5e:	2300      	movs	r3, #0
 8014b60:	2502      	movs	r5, #2
 8014b62:	2e00      	cmp	r6, #0
 8014b64:	d17a      	bne.n	8014c5c <_dtoa_r+0x4c4>
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d1d3      	bne.n	8014b12 <_dtoa_r+0x37a>
 8014b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	f000 8082 	beq.w	8014c76 <_dtoa_r+0x4de>
 8014b72:	4b91      	ldr	r3, [pc, #580]	; (8014db8 <_dtoa_r+0x620>)
 8014b74:	2200      	movs	r2, #0
 8014b76:	4650      	mov	r0, sl
 8014b78:	4659      	mov	r1, fp
 8014b7a:	f7eb ffc7 	bl	8000b0c <__aeabi_dcmplt>
 8014b7e:	2800      	cmp	r0, #0
 8014b80:	d079      	beq.n	8014c76 <_dtoa_r+0x4de>
 8014b82:	9b03      	ldr	r3, [sp, #12]
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d076      	beq.n	8014c76 <_dtoa_r+0x4de>
 8014b88:	9b02      	ldr	r3, [sp, #8]
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	dd36      	ble.n	8014bfc <_dtoa_r+0x464>
 8014b8e:	9b00      	ldr	r3, [sp, #0]
 8014b90:	4650      	mov	r0, sl
 8014b92:	4659      	mov	r1, fp
 8014b94:	1e5f      	subs	r7, r3, #1
 8014b96:	2200      	movs	r2, #0
 8014b98:	4b88      	ldr	r3, [pc, #544]	; (8014dbc <_dtoa_r+0x624>)
 8014b9a:	f7eb fd45 	bl	8000628 <__aeabi_dmul>
 8014b9e:	9e02      	ldr	r6, [sp, #8]
 8014ba0:	4682      	mov	sl, r0
 8014ba2:	468b      	mov	fp, r1
 8014ba4:	3501      	adds	r5, #1
 8014ba6:	4628      	mov	r0, r5
 8014ba8:	f7eb fcd4 	bl	8000554 <__aeabi_i2d>
 8014bac:	4652      	mov	r2, sl
 8014bae:	465b      	mov	r3, fp
 8014bb0:	f7eb fd3a 	bl	8000628 <__aeabi_dmul>
 8014bb4:	4b82      	ldr	r3, [pc, #520]	; (8014dc0 <_dtoa_r+0x628>)
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	f7eb fb80 	bl	80002bc <__adddf3>
 8014bbc:	46d0      	mov	r8, sl
 8014bbe:	46d9      	mov	r9, fp
 8014bc0:	4682      	mov	sl, r0
 8014bc2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8014bc6:	2e00      	cmp	r6, #0
 8014bc8:	d158      	bne.n	8014c7c <_dtoa_r+0x4e4>
 8014bca:	4b7e      	ldr	r3, [pc, #504]	; (8014dc4 <_dtoa_r+0x62c>)
 8014bcc:	2200      	movs	r2, #0
 8014bce:	4640      	mov	r0, r8
 8014bd0:	4649      	mov	r1, r9
 8014bd2:	f7eb fb71 	bl	80002b8 <__aeabi_dsub>
 8014bd6:	4652      	mov	r2, sl
 8014bd8:	465b      	mov	r3, fp
 8014bda:	4680      	mov	r8, r0
 8014bdc:	4689      	mov	r9, r1
 8014bde:	f7eb ffb3 	bl	8000b48 <__aeabi_dcmpgt>
 8014be2:	2800      	cmp	r0, #0
 8014be4:	f040 8295 	bne.w	8015112 <_dtoa_r+0x97a>
 8014be8:	4652      	mov	r2, sl
 8014bea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014bee:	4640      	mov	r0, r8
 8014bf0:	4649      	mov	r1, r9
 8014bf2:	f7eb ff8b 	bl	8000b0c <__aeabi_dcmplt>
 8014bf6:	2800      	cmp	r0, #0
 8014bf8:	f040 8289 	bne.w	801510e <_dtoa_r+0x976>
 8014bfc:	ec5b ab19 	vmov	sl, fp, d9
 8014c00:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014c02:	2b00      	cmp	r3, #0
 8014c04:	f2c0 8148 	blt.w	8014e98 <_dtoa_r+0x700>
 8014c08:	9a00      	ldr	r2, [sp, #0]
 8014c0a:	2a0e      	cmp	r2, #14
 8014c0c:	f300 8144 	bgt.w	8014e98 <_dtoa_r+0x700>
 8014c10:	4b67      	ldr	r3, [pc, #412]	; (8014db0 <_dtoa_r+0x618>)
 8014c12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014c16:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	f280 80d5 	bge.w	8014dcc <_dtoa_r+0x634>
 8014c22:	9b03      	ldr	r3, [sp, #12]
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	f300 80d1 	bgt.w	8014dcc <_dtoa_r+0x634>
 8014c2a:	f040 826f 	bne.w	801510c <_dtoa_r+0x974>
 8014c2e:	4b65      	ldr	r3, [pc, #404]	; (8014dc4 <_dtoa_r+0x62c>)
 8014c30:	2200      	movs	r2, #0
 8014c32:	4640      	mov	r0, r8
 8014c34:	4649      	mov	r1, r9
 8014c36:	f7eb fcf7 	bl	8000628 <__aeabi_dmul>
 8014c3a:	4652      	mov	r2, sl
 8014c3c:	465b      	mov	r3, fp
 8014c3e:	f7eb ff79 	bl	8000b34 <__aeabi_dcmpge>
 8014c42:	9e03      	ldr	r6, [sp, #12]
 8014c44:	4637      	mov	r7, r6
 8014c46:	2800      	cmp	r0, #0
 8014c48:	f040 8245 	bne.w	80150d6 <_dtoa_r+0x93e>
 8014c4c:	9d01      	ldr	r5, [sp, #4]
 8014c4e:	2331      	movs	r3, #49	; 0x31
 8014c50:	f805 3b01 	strb.w	r3, [r5], #1
 8014c54:	9b00      	ldr	r3, [sp, #0]
 8014c56:	3301      	adds	r3, #1
 8014c58:	9300      	str	r3, [sp, #0]
 8014c5a:	e240      	b.n	80150de <_dtoa_r+0x946>
 8014c5c:	07f2      	lsls	r2, r6, #31
 8014c5e:	d505      	bpl.n	8014c6c <_dtoa_r+0x4d4>
 8014c60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014c64:	f7eb fce0 	bl	8000628 <__aeabi_dmul>
 8014c68:	3501      	adds	r5, #1
 8014c6a:	2301      	movs	r3, #1
 8014c6c:	1076      	asrs	r6, r6, #1
 8014c6e:	3708      	adds	r7, #8
 8014c70:	e777      	b.n	8014b62 <_dtoa_r+0x3ca>
 8014c72:	2502      	movs	r5, #2
 8014c74:	e779      	b.n	8014b6a <_dtoa_r+0x3d2>
 8014c76:	9f00      	ldr	r7, [sp, #0]
 8014c78:	9e03      	ldr	r6, [sp, #12]
 8014c7a:	e794      	b.n	8014ba6 <_dtoa_r+0x40e>
 8014c7c:	9901      	ldr	r1, [sp, #4]
 8014c7e:	4b4c      	ldr	r3, [pc, #304]	; (8014db0 <_dtoa_r+0x618>)
 8014c80:	4431      	add	r1, r6
 8014c82:	910d      	str	r1, [sp, #52]	; 0x34
 8014c84:	9908      	ldr	r1, [sp, #32]
 8014c86:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014c8a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014c8e:	2900      	cmp	r1, #0
 8014c90:	d043      	beq.n	8014d1a <_dtoa_r+0x582>
 8014c92:	494d      	ldr	r1, [pc, #308]	; (8014dc8 <_dtoa_r+0x630>)
 8014c94:	2000      	movs	r0, #0
 8014c96:	f7eb fdf1 	bl	800087c <__aeabi_ddiv>
 8014c9a:	4652      	mov	r2, sl
 8014c9c:	465b      	mov	r3, fp
 8014c9e:	f7eb fb0b 	bl	80002b8 <__aeabi_dsub>
 8014ca2:	9d01      	ldr	r5, [sp, #4]
 8014ca4:	4682      	mov	sl, r0
 8014ca6:	468b      	mov	fp, r1
 8014ca8:	4649      	mov	r1, r9
 8014caa:	4640      	mov	r0, r8
 8014cac:	f7eb ff6c 	bl	8000b88 <__aeabi_d2iz>
 8014cb0:	4606      	mov	r6, r0
 8014cb2:	f7eb fc4f 	bl	8000554 <__aeabi_i2d>
 8014cb6:	4602      	mov	r2, r0
 8014cb8:	460b      	mov	r3, r1
 8014cba:	4640      	mov	r0, r8
 8014cbc:	4649      	mov	r1, r9
 8014cbe:	f7eb fafb 	bl	80002b8 <__aeabi_dsub>
 8014cc2:	3630      	adds	r6, #48	; 0x30
 8014cc4:	f805 6b01 	strb.w	r6, [r5], #1
 8014cc8:	4652      	mov	r2, sl
 8014cca:	465b      	mov	r3, fp
 8014ccc:	4680      	mov	r8, r0
 8014cce:	4689      	mov	r9, r1
 8014cd0:	f7eb ff1c 	bl	8000b0c <__aeabi_dcmplt>
 8014cd4:	2800      	cmp	r0, #0
 8014cd6:	d163      	bne.n	8014da0 <_dtoa_r+0x608>
 8014cd8:	4642      	mov	r2, r8
 8014cda:	464b      	mov	r3, r9
 8014cdc:	4936      	ldr	r1, [pc, #216]	; (8014db8 <_dtoa_r+0x620>)
 8014cde:	2000      	movs	r0, #0
 8014ce0:	f7eb faea 	bl	80002b8 <__aeabi_dsub>
 8014ce4:	4652      	mov	r2, sl
 8014ce6:	465b      	mov	r3, fp
 8014ce8:	f7eb ff10 	bl	8000b0c <__aeabi_dcmplt>
 8014cec:	2800      	cmp	r0, #0
 8014cee:	f040 80b5 	bne.w	8014e5c <_dtoa_r+0x6c4>
 8014cf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014cf4:	429d      	cmp	r5, r3
 8014cf6:	d081      	beq.n	8014bfc <_dtoa_r+0x464>
 8014cf8:	4b30      	ldr	r3, [pc, #192]	; (8014dbc <_dtoa_r+0x624>)
 8014cfa:	2200      	movs	r2, #0
 8014cfc:	4650      	mov	r0, sl
 8014cfe:	4659      	mov	r1, fp
 8014d00:	f7eb fc92 	bl	8000628 <__aeabi_dmul>
 8014d04:	4b2d      	ldr	r3, [pc, #180]	; (8014dbc <_dtoa_r+0x624>)
 8014d06:	4682      	mov	sl, r0
 8014d08:	468b      	mov	fp, r1
 8014d0a:	4640      	mov	r0, r8
 8014d0c:	4649      	mov	r1, r9
 8014d0e:	2200      	movs	r2, #0
 8014d10:	f7eb fc8a 	bl	8000628 <__aeabi_dmul>
 8014d14:	4680      	mov	r8, r0
 8014d16:	4689      	mov	r9, r1
 8014d18:	e7c6      	b.n	8014ca8 <_dtoa_r+0x510>
 8014d1a:	4650      	mov	r0, sl
 8014d1c:	4659      	mov	r1, fp
 8014d1e:	f7eb fc83 	bl	8000628 <__aeabi_dmul>
 8014d22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d24:	9d01      	ldr	r5, [sp, #4]
 8014d26:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d28:	4682      	mov	sl, r0
 8014d2a:	468b      	mov	fp, r1
 8014d2c:	4649      	mov	r1, r9
 8014d2e:	4640      	mov	r0, r8
 8014d30:	f7eb ff2a 	bl	8000b88 <__aeabi_d2iz>
 8014d34:	4606      	mov	r6, r0
 8014d36:	f7eb fc0d 	bl	8000554 <__aeabi_i2d>
 8014d3a:	3630      	adds	r6, #48	; 0x30
 8014d3c:	4602      	mov	r2, r0
 8014d3e:	460b      	mov	r3, r1
 8014d40:	4640      	mov	r0, r8
 8014d42:	4649      	mov	r1, r9
 8014d44:	f7eb fab8 	bl	80002b8 <__aeabi_dsub>
 8014d48:	f805 6b01 	strb.w	r6, [r5], #1
 8014d4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d4e:	429d      	cmp	r5, r3
 8014d50:	4680      	mov	r8, r0
 8014d52:	4689      	mov	r9, r1
 8014d54:	f04f 0200 	mov.w	r2, #0
 8014d58:	d124      	bne.n	8014da4 <_dtoa_r+0x60c>
 8014d5a:	4b1b      	ldr	r3, [pc, #108]	; (8014dc8 <_dtoa_r+0x630>)
 8014d5c:	4650      	mov	r0, sl
 8014d5e:	4659      	mov	r1, fp
 8014d60:	f7eb faac 	bl	80002bc <__adddf3>
 8014d64:	4602      	mov	r2, r0
 8014d66:	460b      	mov	r3, r1
 8014d68:	4640      	mov	r0, r8
 8014d6a:	4649      	mov	r1, r9
 8014d6c:	f7eb feec 	bl	8000b48 <__aeabi_dcmpgt>
 8014d70:	2800      	cmp	r0, #0
 8014d72:	d173      	bne.n	8014e5c <_dtoa_r+0x6c4>
 8014d74:	4652      	mov	r2, sl
 8014d76:	465b      	mov	r3, fp
 8014d78:	4913      	ldr	r1, [pc, #76]	; (8014dc8 <_dtoa_r+0x630>)
 8014d7a:	2000      	movs	r0, #0
 8014d7c:	f7eb fa9c 	bl	80002b8 <__aeabi_dsub>
 8014d80:	4602      	mov	r2, r0
 8014d82:	460b      	mov	r3, r1
 8014d84:	4640      	mov	r0, r8
 8014d86:	4649      	mov	r1, r9
 8014d88:	f7eb fec0 	bl	8000b0c <__aeabi_dcmplt>
 8014d8c:	2800      	cmp	r0, #0
 8014d8e:	f43f af35 	beq.w	8014bfc <_dtoa_r+0x464>
 8014d92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8014d94:	1e6b      	subs	r3, r5, #1
 8014d96:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d98:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014d9c:	2b30      	cmp	r3, #48	; 0x30
 8014d9e:	d0f8      	beq.n	8014d92 <_dtoa_r+0x5fa>
 8014da0:	9700      	str	r7, [sp, #0]
 8014da2:	e049      	b.n	8014e38 <_dtoa_r+0x6a0>
 8014da4:	4b05      	ldr	r3, [pc, #20]	; (8014dbc <_dtoa_r+0x624>)
 8014da6:	f7eb fc3f 	bl	8000628 <__aeabi_dmul>
 8014daa:	4680      	mov	r8, r0
 8014dac:	4689      	mov	r9, r1
 8014dae:	e7bd      	b.n	8014d2c <_dtoa_r+0x594>
 8014db0:	08016ec8 	.word	0x08016ec8
 8014db4:	08016ea0 	.word	0x08016ea0
 8014db8:	3ff00000 	.word	0x3ff00000
 8014dbc:	40240000 	.word	0x40240000
 8014dc0:	401c0000 	.word	0x401c0000
 8014dc4:	40140000 	.word	0x40140000
 8014dc8:	3fe00000 	.word	0x3fe00000
 8014dcc:	9d01      	ldr	r5, [sp, #4]
 8014dce:	4656      	mov	r6, sl
 8014dd0:	465f      	mov	r7, fp
 8014dd2:	4642      	mov	r2, r8
 8014dd4:	464b      	mov	r3, r9
 8014dd6:	4630      	mov	r0, r6
 8014dd8:	4639      	mov	r1, r7
 8014dda:	f7eb fd4f 	bl	800087c <__aeabi_ddiv>
 8014dde:	f7eb fed3 	bl	8000b88 <__aeabi_d2iz>
 8014de2:	4682      	mov	sl, r0
 8014de4:	f7eb fbb6 	bl	8000554 <__aeabi_i2d>
 8014de8:	4642      	mov	r2, r8
 8014dea:	464b      	mov	r3, r9
 8014dec:	f7eb fc1c 	bl	8000628 <__aeabi_dmul>
 8014df0:	4602      	mov	r2, r0
 8014df2:	460b      	mov	r3, r1
 8014df4:	4630      	mov	r0, r6
 8014df6:	4639      	mov	r1, r7
 8014df8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8014dfc:	f7eb fa5c 	bl	80002b8 <__aeabi_dsub>
 8014e00:	f805 6b01 	strb.w	r6, [r5], #1
 8014e04:	9e01      	ldr	r6, [sp, #4]
 8014e06:	9f03      	ldr	r7, [sp, #12]
 8014e08:	1bae      	subs	r6, r5, r6
 8014e0a:	42b7      	cmp	r7, r6
 8014e0c:	4602      	mov	r2, r0
 8014e0e:	460b      	mov	r3, r1
 8014e10:	d135      	bne.n	8014e7e <_dtoa_r+0x6e6>
 8014e12:	f7eb fa53 	bl	80002bc <__adddf3>
 8014e16:	4642      	mov	r2, r8
 8014e18:	464b      	mov	r3, r9
 8014e1a:	4606      	mov	r6, r0
 8014e1c:	460f      	mov	r7, r1
 8014e1e:	f7eb fe93 	bl	8000b48 <__aeabi_dcmpgt>
 8014e22:	b9d0      	cbnz	r0, 8014e5a <_dtoa_r+0x6c2>
 8014e24:	4642      	mov	r2, r8
 8014e26:	464b      	mov	r3, r9
 8014e28:	4630      	mov	r0, r6
 8014e2a:	4639      	mov	r1, r7
 8014e2c:	f7eb fe64 	bl	8000af8 <__aeabi_dcmpeq>
 8014e30:	b110      	cbz	r0, 8014e38 <_dtoa_r+0x6a0>
 8014e32:	f01a 0f01 	tst.w	sl, #1
 8014e36:	d110      	bne.n	8014e5a <_dtoa_r+0x6c2>
 8014e38:	4620      	mov	r0, r4
 8014e3a:	ee18 1a10 	vmov	r1, s16
 8014e3e:	f000 fbc5 	bl	80155cc <_Bfree>
 8014e42:	2300      	movs	r3, #0
 8014e44:	9800      	ldr	r0, [sp, #0]
 8014e46:	702b      	strb	r3, [r5, #0]
 8014e48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e4a:	3001      	adds	r0, #1
 8014e4c:	6018      	str	r0, [r3, #0]
 8014e4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	f43f acf1 	beq.w	8014838 <_dtoa_r+0xa0>
 8014e56:	601d      	str	r5, [r3, #0]
 8014e58:	e4ee      	b.n	8014838 <_dtoa_r+0xa0>
 8014e5a:	9f00      	ldr	r7, [sp, #0]
 8014e5c:	462b      	mov	r3, r5
 8014e5e:	461d      	mov	r5, r3
 8014e60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014e64:	2a39      	cmp	r2, #57	; 0x39
 8014e66:	d106      	bne.n	8014e76 <_dtoa_r+0x6de>
 8014e68:	9a01      	ldr	r2, [sp, #4]
 8014e6a:	429a      	cmp	r2, r3
 8014e6c:	d1f7      	bne.n	8014e5e <_dtoa_r+0x6c6>
 8014e6e:	9901      	ldr	r1, [sp, #4]
 8014e70:	2230      	movs	r2, #48	; 0x30
 8014e72:	3701      	adds	r7, #1
 8014e74:	700a      	strb	r2, [r1, #0]
 8014e76:	781a      	ldrb	r2, [r3, #0]
 8014e78:	3201      	adds	r2, #1
 8014e7a:	701a      	strb	r2, [r3, #0]
 8014e7c:	e790      	b.n	8014da0 <_dtoa_r+0x608>
 8014e7e:	4ba6      	ldr	r3, [pc, #664]	; (8015118 <_dtoa_r+0x980>)
 8014e80:	2200      	movs	r2, #0
 8014e82:	f7eb fbd1 	bl	8000628 <__aeabi_dmul>
 8014e86:	2200      	movs	r2, #0
 8014e88:	2300      	movs	r3, #0
 8014e8a:	4606      	mov	r6, r0
 8014e8c:	460f      	mov	r7, r1
 8014e8e:	f7eb fe33 	bl	8000af8 <__aeabi_dcmpeq>
 8014e92:	2800      	cmp	r0, #0
 8014e94:	d09d      	beq.n	8014dd2 <_dtoa_r+0x63a>
 8014e96:	e7cf      	b.n	8014e38 <_dtoa_r+0x6a0>
 8014e98:	9a08      	ldr	r2, [sp, #32]
 8014e9a:	2a00      	cmp	r2, #0
 8014e9c:	f000 80d7 	beq.w	801504e <_dtoa_r+0x8b6>
 8014ea0:	9a06      	ldr	r2, [sp, #24]
 8014ea2:	2a01      	cmp	r2, #1
 8014ea4:	f300 80ba 	bgt.w	801501c <_dtoa_r+0x884>
 8014ea8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014eaa:	2a00      	cmp	r2, #0
 8014eac:	f000 80b2 	beq.w	8015014 <_dtoa_r+0x87c>
 8014eb0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014eb4:	9e07      	ldr	r6, [sp, #28]
 8014eb6:	9d04      	ldr	r5, [sp, #16]
 8014eb8:	9a04      	ldr	r2, [sp, #16]
 8014eba:	441a      	add	r2, r3
 8014ebc:	9204      	str	r2, [sp, #16]
 8014ebe:	9a05      	ldr	r2, [sp, #20]
 8014ec0:	2101      	movs	r1, #1
 8014ec2:	441a      	add	r2, r3
 8014ec4:	4620      	mov	r0, r4
 8014ec6:	9205      	str	r2, [sp, #20]
 8014ec8:	f000 fc38 	bl	801573c <__i2b>
 8014ecc:	4607      	mov	r7, r0
 8014ece:	2d00      	cmp	r5, #0
 8014ed0:	dd0c      	ble.n	8014eec <_dtoa_r+0x754>
 8014ed2:	9b05      	ldr	r3, [sp, #20]
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	dd09      	ble.n	8014eec <_dtoa_r+0x754>
 8014ed8:	42ab      	cmp	r3, r5
 8014eda:	9a04      	ldr	r2, [sp, #16]
 8014edc:	bfa8      	it	ge
 8014ede:	462b      	movge	r3, r5
 8014ee0:	1ad2      	subs	r2, r2, r3
 8014ee2:	9204      	str	r2, [sp, #16]
 8014ee4:	9a05      	ldr	r2, [sp, #20]
 8014ee6:	1aed      	subs	r5, r5, r3
 8014ee8:	1ad3      	subs	r3, r2, r3
 8014eea:	9305      	str	r3, [sp, #20]
 8014eec:	9b07      	ldr	r3, [sp, #28]
 8014eee:	b31b      	cbz	r3, 8014f38 <_dtoa_r+0x7a0>
 8014ef0:	9b08      	ldr	r3, [sp, #32]
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	f000 80af 	beq.w	8015056 <_dtoa_r+0x8be>
 8014ef8:	2e00      	cmp	r6, #0
 8014efa:	dd13      	ble.n	8014f24 <_dtoa_r+0x78c>
 8014efc:	4639      	mov	r1, r7
 8014efe:	4632      	mov	r2, r6
 8014f00:	4620      	mov	r0, r4
 8014f02:	f000 fcdb 	bl	80158bc <__pow5mult>
 8014f06:	ee18 2a10 	vmov	r2, s16
 8014f0a:	4601      	mov	r1, r0
 8014f0c:	4607      	mov	r7, r0
 8014f0e:	4620      	mov	r0, r4
 8014f10:	f000 fc2a 	bl	8015768 <__multiply>
 8014f14:	ee18 1a10 	vmov	r1, s16
 8014f18:	4680      	mov	r8, r0
 8014f1a:	4620      	mov	r0, r4
 8014f1c:	f000 fb56 	bl	80155cc <_Bfree>
 8014f20:	ee08 8a10 	vmov	s16, r8
 8014f24:	9b07      	ldr	r3, [sp, #28]
 8014f26:	1b9a      	subs	r2, r3, r6
 8014f28:	d006      	beq.n	8014f38 <_dtoa_r+0x7a0>
 8014f2a:	ee18 1a10 	vmov	r1, s16
 8014f2e:	4620      	mov	r0, r4
 8014f30:	f000 fcc4 	bl	80158bc <__pow5mult>
 8014f34:	ee08 0a10 	vmov	s16, r0
 8014f38:	2101      	movs	r1, #1
 8014f3a:	4620      	mov	r0, r4
 8014f3c:	f000 fbfe 	bl	801573c <__i2b>
 8014f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	4606      	mov	r6, r0
 8014f46:	f340 8088 	ble.w	801505a <_dtoa_r+0x8c2>
 8014f4a:	461a      	mov	r2, r3
 8014f4c:	4601      	mov	r1, r0
 8014f4e:	4620      	mov	r0, r4
 8014f50:	f000 fcb4 	bl	80158bc <__pow5mult>
 8014f54:	9b06      	ldr	r3, [sp, #24]
 8014f56:	2b01      	cmp	r3, #1
 8014f58:	4606      	mov	r6, r0
 8014f5a:	f340 8081 	ble.w	8015060 <_dtoa_r+0x8c8>
 8014f5e:	f04f 0800 	mov.w	r8, #0
 8014f62:	6933      	ldr	r3, [r6, #16]
 8014f64:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014f68:	6918      	ldr	r0, [r3, #16]
 8014f6a:	f000 fb97 	bl	801569c <__hi0bits>
 8014f6e:	f1c0 0020 	rsb	r0, r0, #32
 8014f72:	9b05      	ldr	r3, [sp, #20]
 8014f74:	4418      	add	r0, r3
 8014f76:	f010 001f 	ands.w	r0, r0, #31
 8014f7a:	f000 8092 	beq.w	80150a2 <_dtoa_r+0x90a>
 8014f7e:	f1c0 0320 	rsb	r3, r0, #32
 8014f82:	2b04      	cmp	r3, #4
 8014f84:	f340 808a 	ble.w	801509c <_dtoa_r+0x904>
 8014f88:	f1c0 001c 	rsb	r0, r0, #28
 8014f8c:	9b04      	ldr	r3, [sp, #16]
 8014f8e:	4403      	add	r3, r0
 8014f90:	9304      	str	r3, [sp, #16]
 8014f92:	9b05      	ldr	r3, [sp, #20]
 8014f94:	4403      	add	r3, r0
 8014f96:	4405      	add	r5, r0
 8014f98:	9305      	str	r3, [sp, #20]
 8014f9a:	9b04      	ldr	r3, [sp, #16]
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	dd07      	ble.n	8014fb0 <_dtoa_r+0x818>
 8014fa0:	ee18 1a10 	vmov	r1, s16
 8014fa4:	461a      	mov	r2, r3
 8014fa6:	4620      	mov	r0, r4
 8014fa8:	f000 fce2 	bl	8015970 <__lshift>
 8014fac:	ee08 0a10 	vmov	s16, r0
 8014fb0:	9b05      	ldr	r3, [sp, #20]
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	dd05      	ble.n	8014fc2 <_dtoa_r+0x82a>
 8014fb6:	4631      	mov	r1, r6
 8014fb8:	461a      	mov	r2, r3
 8014fba:	4620      	mov	r0, r4
 8014fbc:	f000 fcd8 	bl	8015970 <__lshift>
 8014fc0:	4606      	mov	r6, r0
 8014fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	d06e      	beq.n	80150a6 <_dtoa_r+0x90e>
 8014fc8:	ee18 0a10 	vmov	r0, s16
 8014fcc:	4631      	mov	r1, r6
 8014fce:	f000 fd3f 	bl	8015a50 <__mcmp>
 8014fd2:	2800      	cmp	r0, #0
 8014fd4:	da67      	bge.n	80150a6 <_dtoa_r+0x90e>
 8014fd6:	9b00      	ldr	r3, [sp, #0]
 8014fd8:	3b01      	subs	r3, #1
 8014fda:	ee18 1a10 	vmov	r1, s16
 8014fde:	9300      	str	r3, [sp, #0]
 8014fe0:	220a      	movs	r2, #10
 8014fe2:	2300      	movs	r3, #0
 8014fe4:	4620      	mov	r0, r4
 8014fe6:	f000 fb13 	bl	8015610 <__multadd>
 8014fea:	9b08      	ldr	r3, [sp, #32]
 8014fec:	ee08 0a10 	vmov	s16, r0
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	f000 81b1 	beq.w	8015358 <_dtoa_r+0xbc0>
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	4639      	mov	r1, r7
 8014ffa:	220a      	movs	r2, #10
 8014ffc:	4620      	mov	r0, r4
 8014ffe:	f000 fb07 	bl	8015610 <__multadd>
 8015002:	9b02      	ldr	r3, [sp, #8]
 8015004:	2b00      	cmp	r3, #0
 8015006:	4607      	mov	r7, r0
 8015008:	f300 808e 	bgt.w	8015128 <_dtoa_r+0x990>
 801500c:	9b06      	ldr	r3, [sp, #24]
 801500e:	2b02      	cmp	r3, #2
 8015010:	dc51      	bgt.n	80150b6 <_dtoa_r+0x91e>
 8015012:	e089      	b.n	8015128 <_dtoa_r+0x990>
 8015014:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015016:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801501a:	e74b      	b.n	8014eb4 <_dtoa_r+0x71c>
 801501c:	9b03      	ldr	r3, [sp, #12]
 801501e:	1e5e      	subs	r6, r3, #1
 8015020:	9b07      	ldr	r3, [sp, #28]
 8015022:	42b3      	cmp	r3, r6
 8015024:	bfbf      	itttt	lt
 8015026:	9b07      	ldrlt	r3, [sp, #28]
 8015028:	9607      	strlt	r6, [sp, #28]
 801502a:	1af2      	sublt	r2, r6, r3
 801502c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801502e:	bfb6      	itet	lt
 8015030:	189b      	addlt	r3, r3, r2
 8015032:	1b9e      	subge	r6, r3, r6
 8015034:	930a      	strlt	r3, [sp, #40]	; 0x28
 8015036:	9b03      	ldr	r3, [sp, #12]
 8015038:	bfb8      	it	lt
 801503a:	2600      	movlt	r6, #0
 801503c:	2b00      	cmp	r3, #0
 801503e:	bfb7      	itett	lt
 8015040:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8015044:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8015048:	1a9d      	sublt	r5, r3, r2
 801504a:	2300      	movlt	r3, #0
 801504c:	e734      	b.n	8014eb8 <_dtoa_r+0x720>
 801504e:	9e07      	ldr	r6, [sp, #28]
 8015050:	9d04      	ldr	r5, [sp, #16]
 8015052:	9f08      	ldr	r7, [sp, #32]
 8015054:	e73b      	b.n	8014ece <_dtoa_r+0x736>
 8015056:	9a07      	ldr	r2, [sp, #28]
 8015058:	e767      	b.n	8014f2a <_dtoa_r+0x792>
 801505a:	9b06      	ldr	r3, [sp, #24]
 801505c:	2b01      	cmp	r3, #1
 801505e:	dc18      	bgt.n	8015092 <_dtoa_r+0x8fa>
 8015060:	f1ba 0f00 	cmp.w	sl, #0
 8015064:	d115      	bne.n	8015092 <_dtoa_r+0x8fa>
 8015066:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801506a:	b993      	cbnz	r3, 8015092 <_dtoa_r+0x8fa>
 801506c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015070:	0d1b      	lsrs	r3, r3, #20
 8015072:	051b      	lsls	r3, r3, #20
 8015074:	b183      	cbz	r3, 8015098 <_dtoa_r+0x900>
 8015076:	9b04      	ldr	r3, [sp, #16]
 8015078:	3301      	adds	r3, #1
 801507a:	9304      	str	r3, [sp, #16]
 801507c:	9b05      	ldr	r3, [sp, #20]
 801507e:	3301      	adds	r3, #1
 8015080:	9305      	str	r3, [sp, #20]
 8015082:	f04f 0801 	mov.w	r8, #1
 8015086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015088:	2b00      	cmp	r3, #0
 801508a:	f47f af6a 	bne.w	8014f62 <_dtoa_r+0x7ca>
 801508e:	2001      	movs	r0, #1
 8015090:	e76f      	b.n	8014f72 <_dtoa_r+0x7da>
 8015092:	f04f 0800 	mov.w	r8, #0
 8015096:	e7f6      	b.n	8015086 <_dtoa_r+0x8ee>
 8015098:	4698      	mov	r8, r3
 801509a:	e7f4      	b.n	8015086 <_dtoa_r+0x8ee>
 801509c:	f43f af7d 	beq.w	8014f9a <_dtoa_r+0x802>
 80150a0:	4618      	mov	r0, r3
 80150a2:	301c      	adds	r0, #28
 80150a4:	e772      	b.n	8014f8c <_dtoa_r+0x7f4>
 80150a6:	9b03      	ldr	r3, [sp, #12]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	dc37      	bgt.n	801511c <_dtoa_r+0x984>
 80150ac:	9b06      	ldr	r3, [sp, #24]
 80150ae:	2b02      	cmp	r3, #2
 80150b0:	dd34      	ble.n	801511c <_dtoa_r+0x984>
 80150b2:	9b03      	ldr	r3, [sp, #12]
 80150b4:	9302      	str	r3, [sp, #8]
 80150b6:	9b02      	ldr	r3, [sp, #8]
 80150b8:	b96b      	cbnz	r3, 80150d6 <_dtoa_r+0x93e>
 80150ba:	4631      	mov	r1, r6
 80150bc:	2205      	movs	r2, #5
 80150be:	4620      	mov	r0, r4
 80150c0:	f000 faa6 	bl	8015610 <__multadd>
 80150c4:	4601      	mov	r1, r0
 80150c6:	4606      	mov	r6, r0
 80150c8:	ee18 0a10 	vmov	r0, s16
 80150cc:	f000 fcc0 	bl	8015a50 <__mcmp>
 80150d0:	2800      	cmp	r0, #0
 80150d2:	f73f adbb 	bgt.w	8014c4c <_dtoa_r+0x4b4>
 80150d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150d8:	9d01      	ldr	r5, [sp, #4]
 80150da:	43db      	mvns	r3, r3
 80150dc:	9300      	str	r3, [sp, #0]
 80150de:	f04f 0800 	mov.w	r8, #0
 80150e2:	4631      	mov	r1, r6
 80150e4:	4620      	mov	r0, r4
 80150e6:	f000 fa71 	bl	80155cc <_Bfree>
 80150ea:	2f00      	cmp	r7, #0
 80150ec:	f43f aea4 	beq.w	8014e38 <_dtoa_r+0x6a0>
 80150f0:	f1b8 0f00 	cmp.w	r8, #0
 80150f4:	d005      	beq.n	8015102 <_dtoa_r+0x96a>
 80150f6:	45b8      	cmp	r8, r7
 80150f8:	d003      	beq.n	8015102 <_dtoa_r+0x96a>
 80150fa:	4641      	mov	r1, r8
 80150fc:	4620      	mov	r0, r4
 80150fe:	f000 fa65 	bl	80155cc <_Bfree>
 8015102:	4639      	mov	r1, r7
 8015104:	4620      	mov	r0, r4
 8015106:	f000 fa61 	bl	80155cc <_Bfree>
 801510a:	e695      	b.n	8014e38 <_dtoa_r+0x6a0>
 801510c:	2600      	movs	r6, #0
 801510e:	4637      	mov	r7, r6
 8015110:	e7e1      	b.n	80150d6 <_dtoa_r+0x93e>
 8015112:	9700      	str	r7, [sp, #0]
 8015114:	4637      	mov	r7, r6
 8015116:	e599      	b.n	8014c4c <_dtoa_r+0x4b4>
 8015118:	40240000 	.word	0x40240000
 801511c:	9b08      	ldr	r3, [sp, #32]
 801511e:	2b00      	cmp	r3, #0
 8015120:	f000 80ca 	beq.w	80152b8 <_dtoa_r+0xb20>
 8015124:	9b03      	ldr	r3, [sp, #12]
 8015126:	9302      	str	r3, [sp, #8]
 8015128:	2d00      	cmp	r5, #0
 801512a:	dd05      	ble.n	8015138 <_dtoa_r+0x9a0>
 801512c:	4639      	mov	r1, r7
 801512e:	462a      	mov	r2, r5
 8015130:	4620      	mov	r0, r4
 8015132:	f000 fc1d 	bl	8015970 <__lshift>
 8015136:	4607      	mov	r7, r0
 8015138:	f1b8 0f00 	cmp.w	r8, #0
 801513c:	d05b      	beq.n	80151f6 <_dtoa_r+0xa5e>
 801513e:	6879      	ldr	r1, [r7, #4]
 8015140:	4620      	mov	r0, r4
 8015142:	f000 fa03 	bl	801554c <_Balloc>
 8015146:	4605      	mov	r5, r0
 8015148:	b928      	cbnz	r0, 8015156 <_dtoa_r+0x9be>
 801514a:	4b87      	ldr	r3, [pc, #540]	; (8015368 <_dtoa_r+0xbd0>)
 801514c:	4602      	mov	r2, r0
 801514e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8015152:	f7ff bb3b 	b.w	80147cc <_dtoa_r+0x34>
 8015156:	693a      	ldr	r2, [r7, #16]
 8015158:	3202      	adds	r2, #2
 801515a:	0092      	lsls	r2, r2, #2
 801515c:	f107 010c 	add.w	r1, r7, #12
 8015160:	300c      	adds	r0, #12
 8015162:	f7fe fc5c 	bl	8013a1e <memcpy>
 8015166:	2201      	movs	r2, #1
 8015168:	4629      	mov	r1, r5
 801516a:	4620      	mov	r0, r4
 801516c:	f000 fc00 	bl	8015970 <__lshift>
 8015170:	9b01      	ldr	r3, [sp, #4]
 8015172:	f103 0901 	add.w	r9, r3, #1
 8015176:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801517a:	4413      	add	r3, r2
 801517c:	9305      	str	r3, [sp, #20]
 801517e:	f00a 0301 	and.w	r3, sl, #1
 8015182:	46b8      	mov	r8, r7
 8015184:	9304      	str	r3, [sp, #16]
 8015186:	4607      	mov	r7, r0
 8015188:	4631      	mov	r1, r6
 801518a:	ee18 0a10 	vmov	r0, s16
 801518e:	f7ff fa75 	bl	801467c <quorem>
 8015192:	4641      	mov	r1, r8
 8015194:	9002      	str	r0, [sp, #8]
 8015196:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801519a:	ee18 0a10 	vmov	r0, s16
 801519e:	f000 fc57 	bl	8015a50 <__mcmp>
 80151a2:	463a      	mov	r2, r7
 80151a4:	9003      	str	r0, [sp, #12]
 80151a6:	4631      	mov	r1, r6
 80151a8:	4620      	mov	r0, r4
 80151aa:	f000 fc6d 	bl	8015a88 <__mdiff>
 80151ae:	68c2      	ldr	r2, [r0, #12]
 80151b0:	f109 3bff 	add.w	fp, r9, #4294967295
 80151b4:	4605      	mov	r5, r0
 80151b6:	bb02      	cbnz	r2, 80151fa <_dtoa_r+0xa62>
 80151b8:	4601      	mov	r1, r0
 80151ba:	ee18 0a10 	vmov	r0, s16
 80151be:	f000 fc47 	bl	8015a50 <__mcmp>
 80151c2:	4602      	mov	r2, r0
 80151c4:	4629      	mov	r1, r5
 80151c6:	4620      	mov	r0, r4
 80151c8:	9207      	str	r2, [sp, #28]
 80151ca:	f000 f9ff 	bl	80155cc <_Bfree>
 80151ce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80151d2:	ea43 0102 	orr.w	r1, r3, r2
 80151d6:	9b04      	ldr	r3, [sp, #16]
 80151d8:	430b      	orrs	r3, r1
 80151da:	464d      	mov	r5, r9
 80151dc:	d10f      	bne.n	80151fe <_dtoa_r+0xa66>
 80151de:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80151e2:	d02a      	beq.n	801523a <_dtoa_r+0xaa2>
 80151e4:	9b03      	ldr	r3, [sp, #12]
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	dd02      	ble.n	80151f0 <_dtoa_r+0xa58>
 80151ea:	9b02      	ldr	r3, [sp, #8]
 80151ec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80151f0:	f88b a000 	strb.w	sl, [fp]
 80151f4:	e775      	b.n	80150e2 <_dtoa_r+0x94a>
 80151f6:	4638      	mov	r0, r7
 80151f8:	e7ba      	b.n	8015170 <_dtoa_r+0x9d8>
 80151fa:	2201      	movs	r2, #1
 80151fc:	e7e2      	b.n	80151c4 <_dtoa_r+0xa2c>
 80151fe:	9b03      	ldr	r3, [sp, #12]
 8015200:	2b00      	cmp	r3, #0
 8015202:	db04      	blt.n	801520e <_dtoa_r+0xa76>
 8015204:	9906      	ldr	r1, [sp, #24]
 8015206:	430b      	orrs	r3, r1
 8015208:	9904      	ldr	r1, [sp, #16]
 801520a:	430b      	orrs	r3, r1
 801520c:	d122      	bne.n	8015254 <_dtoa_r+0xabc>
 801520e:	2a00      	cmp	r2, #0
 8015210:	ddee      	ble.n	80151f0 <_dtoa_r+0xa58>
 8015212:	ee18 1a10 	vmov	r1, s16
 8015216:	2201      	movs	r2, #1
 8015218:	4620      	mov	r0, r4
 801521a:	f000 fba9 	bl	8015970 <__lshift>
 801521e:	4631      	mov	r1, r6
 8015220:	ee08 0a10 	vmov	s16, r0
 8015224:	f000 fc14 	bl	8015a50 <__mcmp>
 8015228:	2800      	cmp	r0, #0
 801522a:	dc03      	bgt.n	8015234 <_dtoa_r+0xa9c>
 801522c:	d1e0      	bne.n	80151f0 <_dtoa_r+0xa58>
 801522e:	f01a 0f01 	tst.w	sl, #1
 8015232:	d0dd      	beq.n	80151f0 <_dtoa_r+0xa58>
 8015234:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015238:	d1d7      	bne.n	80151ea <_dtoa_r+0xa52>
 801523a:	2339      	movs	r3, #57	; 0x39
 801523c:	f88b 3000 	strb.w	r3, [fp]
 8015240:	462b      	mov	r3, r5
 8015242:	461d      	mov	r5, r3
 8015244:	3b01      	subs	r3, #1
 8015246:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801524a:	2a39      	cmp	r2, #57	; 0x39
 801524c:	d071      	beq.n	8015332 <_dtoa_r+0xb9a>
 801524e:	3201      	adds	r2, #1
 8015250:	701a      	strb	r2, [r3, #0]
 8015252:	e746      	b.n	80150e2 <_dtoa_r+0x94a>
 8015254:	2a00      	cmp	r2, #0
 8015256:	dd07      	ble.n	8015268 <_dtoa_r+0xad0>
 8015258:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801525c:	d0ed      	beq.n	801523a <_dtoa_r+0xaa2>
 801525e:	f10a 0301 	add.w	r3, sl, #1
 8015262:	f88b 3000 	strb.w	r3, [fp]
 8015266:	e73c      	b.n	80150e2 <_dtoa_r+0x94a>
 8015268:	9b05      	ldr	r3, [sp, #20]
 801526a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801526e:	4599      	cmp	r9, r3
 8015270:	d047      	beq.n	8015302 <_dtoa_r+0xb6a>
 8015272:	ee18 1a10 	vmov	r1, s16
 8015276:	2300      	movs	r3, #0
 8015278:	220a      	movs	r2, #10
 801527a:	4620      	mov	r0, r4
 801527c:	f000 f9c8 	bl	8015610 <__multadd>
 8015280:	45b8      	cmp	r8, r7
 8015282:	ee08 0a10 	vmov	s16, r0
 8015286:	f04f 0300 	mov.w	r3, #0
 801528a:	f04f 020a 	mov.w	r2, #10
 801528e:	4641      	mov	r1, r8
 8015290:	4620      	mov	r0, r4
 8015292:	d106      	bne.n	80152a2 <_dtoa_r+0xb0a>
 8015294:	f000 f9bc 	bl	8015610 <__multadd>
 8015298:	4680      	mov	r8, r0
 801529a:	4607      	mov	r7, r0
 801529c:	f109 0901 	add.w	r9, r9, #1
 80152a0:	e772      	b.n	8015188 <_dtoa_r+0x9f0>
 80152a2:	f000 f9b5 	bl	8015610 <__multadd>
 80152a6:	4639      	mov	r1, r7
 80152a8:	4680      	mov	r8, r0
 80152aa:	2300      	movs	r3, #0
 80152ac:	220a      	movs	r2, #10
 80152ae:	4620      	mov	r0, r4
 80152b0:	f000 f9ae 	bl	8015610 <__multadd>
 80152b4:	4607      	mov	r7, r0
 80152b6:	e7f1      	b.n	801529c <_dtoa_r+0xb04>
 80152b8:	9b03      	ldr	r3, [sp, #12]
 80152ba:	9302      	str	r3, [sp, #8]
 80152bc:	9d01      	ldr	r5, [sp, #4]
 80152be:	ee18 0a10 	vmov	r0, s16
 80152c2:	4631      	mov	r1, r6
 80152c4:	f7ff f9da 	bl	801467c <quorem>
 80152c8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80152cc:	9b01      	ldr	r3, [sp, #4]
 80152ce:	f805 ab01 	strb.w	sl, [r5], #1
 80152d2:	1aea      	subs	r2, r5, r3
 80152d4:	9b02      	ldr	r3, [sp, #8]
 80152d6:	4293      	cmp	r3, r2
 80152d8:	dd09      	ble.n	80152ee <_dtoa_r+0xb56>
 80152da:	ee18 1a10 	vmov	r1, s16
 80152de:	2300      	movs	r3, #0
 80152e0:	220a      	movs	r2, #10
 80152e2:	4620      	mov	r0, r4
 80152e4:	f000 f994 	bl	8015610 <__multadd>
 80152e8:	ee08 0a10 	vmov	s16, r0
 80152ec:	e7e7      	b.n	80152be <_dtoa_r+0xb26>
 80152ee:	9b02      	ldr	r3, [sp, #8]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	bfc8      	it	gt
 80152f4:	461d      	movgt	r5, r3
 80152f6:	9b01      	ldr	r3, [sp, #4]
 80152f8:	bfd8      	it	le
 80152fa:	2501      	movle	r5, #1
 80152fc:	441d      	add	r5, r3
 80152fe:	f04f 0800 	mov.w	r8, #0
 8015302:	ee18 1a10 	vmov	r1, s16
 8015306:	2201      	movs	r2, #1
 8015308:	4620      	mov	r0, r4
 801530a:	f000 fb31 	bl	8015970 <__lshift>
 801530e:	4631      	mov	r1, r6
 8015310:	ee08 0a10 	vmov	s16, r0
 8015314:	f000 fb9c 	bl	8015a50 <__mcmp>
 8015318:	2800      	cmp	r0, #0
 801531a:	dc91      	bgt.n	8015240 <_dtoa_r+0xaa8>
 801531c:	d102      	bne.n	8015324 <_dtoa_r+0xb8c>
 801531e:	f01a 0f01 	tst.w	sl, #1
 8015322:	d18d      	bne.n	8015240 <_dtoa_r+0xaa8>
 8015324:	462b      	mov	r3, r5
 8015326:	461d      	mov	r5, r3
 8015328:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801532c:	2a30      	cmp	r2, #48	; 0x30
 801532e:	d0fa      	beq.n	8015326 <_dtoa_r+0xb8e>
 8015330:	e6d7      	b.n	80150e2 <_dtoa_r+0x94a>
 8015332:	9a01      	ldr	r2, [sp, #4]
 8015334:	429a      	cmp	r2, r3
 8015336:	d184      	bne.n	8015242 <_dtoa_r+0xaaa>
 8015338:	9b00      	ldr	r3, [sp, #0]
 801533a:	3301      	adds	r3, #1
 801533c:	9300      	str	r3, [sp, #0]
 801533e:	2331      	movs	r3, #49	; 0x31
 8015340:	7013      	strb	r3, [r2, #0]
 8015342:	e6ce      	b.n	80150e2 <_dtoa_r+0x94a>
 8015344:	4b09      	ldr	r3, [pc, #36]	; (801536c <_dtoa_r+0xbd4>)
 8015346:	f7ff ba95 	b.w	8014874 <_dtoa_r+0xdc>
 801534a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801534c:	2b00      	cmp	r3, #0
 801534e:	f47f aa6e 	bne.w	801482e <_dtoa_r+0x96>
 8015352:	4b07      	ldr	r3, [pc, #28]	; (8015370 <_dtoa_r+0xbd8>)
 8015354:	f7ff ba8e 	b.w	8014874 <_dtoa_r+0xdc>
 8015358:	9b02      	ldr	r3, [sp, #8]
 801535a:	2b00      	cmp	r3, #0
 801535c:	dcae      	bgt.n	80152bc <_dtoa_r+0xb24>
 801535e:	9b06      	ldr	r3, [sp, #24]
 8015360:	2b02      	cmp	r3, #2
 8015362:	f73f aea8 	bgt.w	80150b6 <_dtoa_r+0x91e>
 8015366:	e7a9      	b.n	80152bc <_dtoa_r+0xb24>
 8015368:	08016e2f 	.word	0x08016e2f
 801536c:	08016d8c 	.word	0x08016d8c
 8015370:	08016db0 	.word	0x08016db0

08015374 <__sflush_r>:
 8015374:	898a      	ldrh	r2, [r1, #12]
 8015376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801537a:	4605      	mov	r5, r0
 801537c:	0710      	lsls	r0, r2, #28
 801537e:	460c      	mov	r4, r1
 8015380:	d458      	bmi.n	8015434 <__sflush_r+0xc0>
 8015382:	684b      	ldr	r3, [r1, #4]
 8015384:	2b00      	cmp	r3, #0
 8015386:	dc05      	bgt.n	8015394 <__sflush_r+0x20>
 8015388:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801538a:	2b00      	cmp	r3, #0
 801538c:	dc02      	bgt.n	8015394 <__sflush_r+0x20>
 801538e:	2000      	movs	r0, #0
 8015390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015394:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015396:	2e00      	cmp	r6, #0
 8015398:	d0f9      	beq.n	801538e <__sflush_r+0x1a>
 801539a:	2300      	movs	r3, #0
 801539c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80153a0:	682f      	ldr	r7, [r5, #0]
 80153a2:	602b      	str	r3, [r5, #0]
 80153a4:	d032      	beq.n	801540c <__sflush_r+0x98>
 80153a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80153a8:	89a3      	ldrh	r3, [r4, #12]
 80153aa:	075a      	lsls	r2, r3, #29
 80153ac:	d505      	bpl.n	80153ba <__sflush_r+0x46>
 80153ae:	6863      	ldr	r3, [r4, #4]
 80153b0:	1ac0      	subs	r0, r0, r3
 80153b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80153b4:	b10b      	cbz	r3, 80153ba <__sflush_r+0x46>
 80153b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80153b8:	1ac0      	subs	r0, r0, r3
 80153ba:	2300      	movs	r3, #0
 80153bc:	4602      	mov	r2, r0
 80153be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80153c0:	6a21      	ldr	r1, [r4, #32]
 80153c2:	4628      	mov	r0, r5
 80153c4:	47b0      	blx	r6
 80153c6:	1c43      	adds	r3, r0, #1
 80153c8:	89a3      	ldrh	r3, [r4, #12]
 80153ca:	d106      	bne.n	80153da <__sflush_r+0x66>
 80153cc:	6829      	ldr	r1, [r5, #0]
 80153ce:	291d      	cmp	r1, #29
 80153d0:	d82c      	bhi.n	801542c <__sflush_r+0xb8>
 80153d2:	4a2a      	ldr	r2, [pc, #168]	; (801547c <__sflush_r+0x108>)
 80153d4:	40ca      	lsrs	r2, r1
 80153d6:	07d6      	lsls	r6, r2, #31
 80153d8:	d528      	bpl.n	801542c <__sflush_r+0xb8>
 80153da:	2200      	movs	r2, #0
 80153dc:	6062      	str	r2, [r4, #4]
 80153de:	04d9      	lsls	r1, r3, #19
 80153e0:	6922      	ldr	r2, [r4, #16]
 80153e2:	6022      	str	r2, [r4, #0]
 80153e4:	d504      	bpl.n	80153f0 <__sflush_r+0x7c>
 80153e6:	1c42      	adds	r2, r0, #1
 80153e8:	d101      	bne.n	80153ee <__sflush_r+0x7a>
 80153ea:	682b      	ldr	r3, [r5, #0]
 80153ec:	b903      	cbnz	r3, 80153f0 <__sflush_r+0x7c>
 80153ee:	6560      	str	r0, [r4, #84]	; 0x54
 80153f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80153f2:	602f      	str	r7, [r5, #0]
 80153f4:	2900      	cmp	r1, #0
 80153f6:	d0ca      	beq.n	801538e <__sflush_r+0x1a>
 80153f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80153fc:	4299      	cmp	r1, r3
 80153fe:	d002      	beq.n	8015406 <__sflush_r+0x92>
 8015400:	4628      	mov	r0, r5
 8015402:	f000 fc3d 	bl	8015c80 <_free_r>
 8015406:	2000      	movs	r0, #0
 8015408:	6360      	str	r0, [r4, #52]	; 0x34
 801540a:	e7c1      	b.n	8015390 <__sflush_r+0x1c>
 801540c:	6a21      	ldr	r1, [r4, #32]
 801540e:	2301      	movs	r3, #1
 8015410:	4628      	mov	r0, r5
 8015412:	47b0      	blx	r6
 8015414:	1c41      	adds	r1, r0, #1
 8015416:	d1c7      	bne.n	80153a8 <__sflush_r+0x34>
 8015418:	682b      	ldr	r3, [r5, #0]
 801541a:	2b00      	cmp	r3, #0
 801541c:	d0c4      	beq.n	80153a8 <__sflush_r+0x34>
 801541e:	2b1d      	cmp	r3, #29
 8015420:	d001      	beq.n	8015426 <__sflush_r+0xb2>
 8015422:	2b16      	cmp	r3, #22
 8015424:	d101      	bne.n	801542a <__sflush_r+0xb6>
 8015426:	602f      	str	r7, [r5, #0]
 8015428:	e7b1      	b.n	801538e <__sflush_r+0x1a>
 801542a:	89a3      	ldrh	r3, [r4, #12]
 801542c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015430:	81a3      	strh	r3, [r4, #12]
 8015432:	e7ad      	b.n	8015390 <__sflush_r+0x1c>
 8015434:	690f      	ldr	r7, [r1, #16]
 8015436:	2f00      	cmp	r7, #0
 8015438:	d0a9      	beq.n	801538e <__sflush_r+0x1a>
 801543a:	0793      	lsls	r3, r2, #30
 801543c:	680e      	ldr	r6, [r1, #0]
 801543e:	bf08      	it	eq
 8015440:	694b      	ldreq	r3, [r1, #20]
 8015442:	600f      	str	r7, [r1, #0]
 8015444:	bf18      	it	ne
 8015446:	2300      	movne	r3, #0
 8015448:	eba6 0807 	sub.w	r8, r6, r7
 801544c:	608b      	str	r3, [r1, #8]
 801544e:	f1b8 0f00 	cmp.w	r8, #0
 8015452:	dd9c      	ble.n	801538e <__sflush_r+0x1a>
 8015454:	6a21      	ldr	r1, [r4, #32]
 8015456:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015458:	4643      	mov	r3, r8
 801545a:	463a      	mov	r2, r7
 801545c:	4628      	mov	r0, r5
 801545e:	47b0      	blx	r6
 8015460:	2800      	cmp	r0, #0
 8015462:	dc06      	bgt.n	8015472 <__sflush_r+0xfe>
 8015464:	89a3      	ldrh	r3, [r4, #12]
 8015466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801546a:	81a3      	strh	r3, [r4, #12]
 801546c:	f04f 30ff 	mov.w	r0, #4294967295
 8015470:	e78e      	b.n	8015390 <__sflush_r+0x1c>
 8015472:	4407      	add	r7, r0
 8015474:	eba8 0800 	sub.w	r8, r8, r0
 8015478:	e7e9      	b.n	801544e <__sflush_r+0xda>
 801547a:	bf00      	nop
 801547c:	20400001 	.word	0x20400001

08015480 <_fflush_r>:
 8015480:	b538      	push	{r3, r4, r5, lr}
 8015482:	690b      	ldr	r3, [r1, #16]
 8015484:	4605      	mov	r5, r0
 8015486:	460c      	mov	r4, r1
 8015488:	b913      	cbnz	r3, 8015490 <_fflush_r+0x10>
 801548a:	2500      	movs	r5, #0
 801548c:	4628      	mov	r0, r5
 801548e:	bd38      	pop	{r3, r4, r5, pc}
 8015490:	b118      	cbz	r0, 801549a <_fflush_r+0x1a>
 8015492:	6983      	ldr	r3, [r0, #24]
 8015494:	b90b      	cbnz	r3, 801549a <_fflush_r+0x1a>
 8015496:	f7fe f9fd 	bl	8013894 <__sinit>
 801549a:	4b14      	ldr	r3, [pc, #80]	; (80154ec <_fflush_r+0x6c>)
 801549c:	429c      	cmp	r4, r3
 801549e:	d11b      	bne.n	80154d8 <_fflush_r+0x58>
 80154a0:	686c      	ldr	r4, [r5, #4]
 80154a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d0ef      	beq.n	801548a <_fflush_r+0xa>
 80154aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80154ac:	07d0      	lsls	r0, r2, #31
 80154ae:	d404      	bmi.n	80154ba <_fflush_r+0x3a>
 80154b0:	0599      	lsls	r1, r3, #22
 80154b2:	d402      	bmi.n	80154ba <_fflush_r+0x3a>
 80154b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80154b6:	f7fe fab0 	bl	8013a1a <__retarget_lock_acquire_recursive>
 80154ba:	4628      	mov	r0, r5
 80154bc:	4621      	mov	r1, r4
 80154be:	f7ff ff59 	bl	8015374 <__sflush_r>
 80154c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80154c4:	07da      	lsls	r2, r3, #31
 80154c6:	4605      	mov	r5, r0
 80154c8:	d4e0      	bmi.n	801548c <_fflush_r+0xc>
 80154ca:	89a3      	ldrh	r3, [r4, #12]
 80154cc:	059b      	lsls	r3, r3, #22
 80154ce:	d4dd      	bmi.n	801548c <_fflush_r+0xc>
 80154d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80154d2:	f7fe faa3 	bl	8013a1c <__retarget_lock_release_recursive>
 80154d6:	e7d9      	b.n	801548c <_fflush_r+0xc>
 80154d8:	4b05      	ldr	r3, [pc, #20]	; (80154f0 <_fflush_r+0x70>)
 80154da:	429c      	cmp	r4, r3
 80154dc:	d101      	bne.n	80154e2 <_fflush_r+0x62>
 80154de:	68ac      	ldr	r4, [r5, #8]
 80154e0:	e7df      	b.n	80154a2 <_fflush_r+0x22>
 80154e2:	4b04      	ldr	r3, [pc, #16]	; (80154f4 <_fflush_r+0x74>)
 80154e4:	429c      	cmp	r4, r3
 80154e6:	bf08      	it	eq
 80154e8:	68ec      	ldreq	r4, [r5, #12]
 80154ea:	e7da      	b.n	80154a2 <_fflush_r+0x22>
 80154ec:	08016d38 	.word	0x08016d38
 80154f0:	08016d58 	.word	0x08016d58
 80154f4:	08016d18 	.word	0x08016d18

080154f8 <_localeconv_r>:
 80154f8:	4800      	ldr	r0, [pc, #0]	; (80154fc <_localeconv_r+0x4>)
 80154fa:	4770      	bx	lr
 80154fc:	200004f0 	.word	0x200004f0

08015500 <_lseek_r>:
 8015500:	b538      	push	{r3, r4, r5, lr}
 8015502:	4d07      	ldr	r5, [pc, #28]	; (8015520 <_lseek_r+0x20>)
 8015504:	4604      	mov	r4, r0
 8015506:	4608      	mov	r0, r1
 8015508:	4611      	mov	r1, r2
 801550a:	2200      	movs	r2, #0
 801550c:	602a      	str	r2, [r5, #0]
 801550e:	461a      	mov	r2, r3
 8015510:	f7ef fd02 	bl	8004f18 <_lseek>
 8015514:	1c43      	adds	r3, r0, #1
 8015516:	d102      	bne.n	801551e <_lseek_r+0x1e>
 8015518:	682b      	ldr	r3, [r5, #0]
 801551a:	b103      	cbz	r3, 801551e <_lseek_r+0x1e>
 801551c:	6023      	str	r3, [r4, #0]
 801551e:	bd38      	pop	{r3, r4, r5, pc}
 8015520:	20009850 	.word	0x20009850

08015524 <malloc>:
 8015524:	4b02      	ldr	r3, [pc, #8]	; (8015530 <malloc+0xc>)
 8015526:	4601      	mov	r1, r0
 8015528:	6818      	ldr	r0, [r3, #0]
 801552a:	f7fe bac9 	b.w	8013ac0 <_malloc_r>
 801552e:	bf00      	nop
 8015530:	2000039c 	.word	0x2000039c

08015534 <__malloc_lock>:
 8015534:	4801      	ldr	r0, [pc, #4]	; (801553c <__malloc_lock+0x8>)
 8015536:	f7fe ba70 	b.w	8013a1a <__retarget_lock_acquire_recursive>
 801553a:	bf00      	nop
 801553c:	20009844 	.word	0x20009844

08015540 <__malloc_unlock>:
 8015540:	4801      	ldr	r0, [pc, #4]	; (8015548 <__malloc_unlock+0x8>)
 8015542:	f7fe ba6b 	b.w	8013a1c <__retarget_lock_release_recursive>
 8015546:	bf00      	nop
 8015548:	20009844 	.word	0x20009844

0801554c <_Balloc>:
 801554c:	b570      	push	{r4, r5, r6, lr}
 801554e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015550:	4604      	mov	r4, r0
 8015552:	460d      	mov	r5, r1
 8015554:	b976      	cbnz	r6, 8015574 <_Balloc+0x28>
 8015556:	2010      	movs	r0, #16
 8015558:	f7ff ffe4 	bl	8015524 <malloc>
 801555c:	4602      	mov	r2, r0
 801555e:	6260      	str	r0, [r4, #36]	; 0x24
 8015560:	b920      	cbnz	r0, 801556c <_Balloc+0x20>
 8015562:	4b18      	ldr	r3, [pc, #96]	; (80155c4 <_Balloc+0x78>)
 8015564:	4818      	ldr	r0, [pc, #96]	; (80155c8 <_Balloc+0x7c>)
 8015566:	2166      	movs	r1, #102	; 0x66
 8015568:	f000 fd44 	bl	8015ff4 <__assert_func>
 801556c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015570:	6006      	str	r6, [r0, #0]
 8015572:	60c6      	str	r6, [r0, #12]
 8015574:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015576:	68f3      	ldr	r3, [r6, #12]
 8015578:	b183      	cbz	r3, 801559c <_Balloc+0x50>
 801557a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801557c:	68db      	ldr	r3, [r3, #12]
 801557e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015582:	b9b8      	cbnz	r0, 80155b4 <_Balloc+0x68>
 8015584:	2101      	movs	r1, #1
 8015586:	fa01 f605 	lsl.w	r6, r1, r5
 801558a:	1d72      	adds	r2, r6, #5
 801558c:	0092      	lsls	r2, r2, #2
 801558e:	4620      	mov	r0, r4
 8015590:	f000 fb60 	bl	8015c54 <_calloc_r>
 8015594:	b160      	cbz	r0, 80155b0 <_Balloc+0x64>
 8015596:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801559a:	e00e      	b.n	80155ba <_Balloc+0x6e>
 801559c:	2221      	movs	r2, #33	; 0x21
 801559e:	2104      	movs	r1, #4
 80155a0:	4620      	mov	r0, r4
 80155a2:	f000 fb57 	bl	8015c54 <_calloc_r>
 80155a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80155a8:	60f0      	str	r0, [r6, #12]
 80155aa:	68db      	ldr	r3, [r3, #12]
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d1e4      	bne.n	801557a <_Balloc+0x2e>
 80155b0:	2000      	movs	r0, #0
 80155b2:	bd70      	pop	{r4, r5, r6, pc}
 80155b4:	6802      	ldr	r2, [r0, #0]
 80155b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80155ba:	2300      	movs	r3, #0
 80155bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80155c0:	e7f7      	b.n	80155b2 <_Balloc+0x66>
 80155c2:	bf00      	nop
 80155c4:	08016dbd 	.word	0x08016dbd
 80155c8:	08016e40 	.word	0x08016e40

080155cc <_Bfree>:
 80155cc:	b570      	push	{r4, r5, r6, lr}
 80155ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80155d0:	4605      	mov	r5, r0
 80155d2:	460c      	mov	r4, r1
 80155d4:	b976      	cbnz	r6, 80155f4 <_Bfree+0x28>
 80155d6:	2010      	movs	r0, #16
 80155d8:	f7ff ffa4 	bl	8015524 <malloc>
 80155dc:	4602      	mov	r2, r0
 80155de:	6268      	str	r0, [r5, #36]	; 0x24
 80155e0:	b920      	cbnz	r0, 80155ec <_Bfree+0x20>
 80155e2:	4b09      	ldr	r3, [pc, #36]	; (8015608 <_Bfree+0x3c>)
 80155e4:	4809      	ldr	r0, [pc, #36]	; (801560c <_Bfree+0x40>)
 80155e6:	218a      	movs	r1, #138	; 0x8a
 80155e8:	f000 fd04 	bl	8015ff4 <__assert_func>
 80155ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80155f0:	6006      	str	r6, [r0, #0]
 80155f2:	60c6      	str	r6, [r0, #12]
 80155f4:	b13c      	cbz	r4, 8015606 <_Bfree+0x3a>
 80155f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80155f8:	6862      	ldr	r2, [r4, #4]
 80155fa:	68db      	ldr	r3, [r3, #12]
 80155fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015600:	6021      	str	r1, [r4, #0]
 8015602:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015606:	bd70      	pop	{r4, r5, r6, pc}
 8015608:	08016dbd 	.word	0x08016dbd
 801560c:	08016e40 	.word	0x08016e40

08015610 <__multadd>:
 8015610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015614:	690d      	ldr	r5, [r1, #16]
 8015616:	4607      	mov	r7, r0
 8015618:	460c      	mov	r4, r1
 801561a:	461e      	mov	r6, r3
 801561c:	f101 0c14 	add.w	ip, r1, #20
 8015620:	2000      	movs	r0, #0
 8015622:	f8dc 3000 	ldr.w	r3, [ip]
 8015626:	b299      	uxth	r1, r3
 8015628:	fb02 6101 	mla	r1, r2, r1, r6
 801562c:	0c1e      	lsrs	r6, r3, #16
 801562e:	0c0b      	lsrs	r3, r1, #16
 8015630:	fb02 3306 	mla	r3, r2, r6, r3
 8015634:	b289      	uxth	r1, r1
 8015636:	3001      	adds	r0, #1
 8015638:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801563c:	4285      	cmp	r5, r0
 801563e:	f84c 1b04 	str.w	r1, [ip], #4
 8015642:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015646:	dcec      	bgt.n	8015622 <__multadd+0x12>
 8015648:	b30e      	cbz	r6, 801568e <__multadd+0x7e>
 801564a:	68a3      	ldr	r3, [r4, #8]
 801564c:	42ab      	cmp	r3, r5
 801564e:	dc19      	bgt.n	8015684 <__multadd+0x74>
 8015650:	6861      	ldr	r1, [r4, #4]
 8015652:	4638      	mov	r0, r7
 8015654:	3101      	adds	r1, #1
 8015656:	f7ff ff79 	bl	801554c <_Balloc>
 801565a:	4680      	mov	r8, r0
 801565c:	b928      	cbnz	r0, 801566a <__multadd+0x5a>
 801565e:	4602      	mov	r2, r0
 8015660:	4b0c      	ldr	r3, [pc, #48]	; (8015694 <__multadd+0x84>)
 8015662:	480d      	ldr	r0, [pc, #52]	; (8015698 <__multadd+0x88>)
 8015664:	21b5      	movs	r1, #181	; 0xb5
 8015666:	f000 fcc5 	bl	8015ff4 <__assert_func>
 801566a:	6922      	ldr	r2, [r4, #16]
 801566c:	3202      	adds	r2, #2
 801566e:	f104 010c 	add.w	r1, r4, #12
 8015672:	0092      	lsls	r2, r2, #2
 8015674:	300c      	adds	r0, #12
 8015676:	f7fe f9d2 	bl	8013a1e <memcpy>
 801567a:	4621      	mov	r1, r4
 801567c:	4638      	mov	r0, r7
 801567e:	f7ff ffa5 	bl	80155cc <_Bfree>
 8015682:	4644      	mov	r4, r8
 8015684:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015688:	3501      	adds	r5, #1
 801568a:	615e      	str	r6, [r3, #20]
 801568c:	6125      	str	r5, [r4, #16]
 801568e:	4620      	mov	r0, r4
 8015690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015694:	08016e2f 	.word	0x08016e2f
 8015698:	08016e40 	.word	0x08016e40

0801569c <__hi0bits>:
 801569c:	0c03      	lsrs	r3, r0, #16
 801569e:	041b      	lsls	r3, r3, #16
 80156a0:	b9d3      	cbnz	r3, 80156d8 <__hi0bits+0x3c>
 80156a2:	0400      	lsls	r0, r0, #16
 80156a4:	2310      	movs	r3, #16
 80156a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80156aa:	bf04      	itt	eq
 80156ac:	0200      	lsleq	r0, r0, #8
 80156ae:	3308      	addeq	r3, #8
 80156b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80156b4:	bf04      	itt	eq
 80156b6:	0100      	lsleq	r0, r0, #4
 80156b8:	3304      	addeq	r3, #4
 80156ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80156be:	bf04      	itt	eq
 80156c0:	0080      	lsleq	r0, r0, #2
 80156c2:	3302      	addeq	r3, #2
 80156c4:	2800      	cmp	r0, #0
 80156c6:	db05      	blt.n	80156d4 <__hi0bits+0x38>
 80156c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80156cc:	f103 0301 	add.w	r3, r3, #1
 80156d0:	bf08      	it	eq
 80156d2:	2320      	moveq	r3, #32
 80156d4:	4618      	mov	r0, r3
 80156d6:	4770      	bx	lr
 80156d8:	2300      	movs	r3, #0
 80156da:	e7e4      	b.n	80156a6 <__hi0bits+0xa>

080156dc <__lo0bits>:
 80156dc:	6803      	ldr	r3, [r0, #0]
 80156de:	f013 0207 	ands.w	r2, r3, #7
 80156e2:	4601      	mov	r1, r0
 80156e4:	d00b      	beq.n	80156fe <__lo0bits+0x22>
 80156e6:	07da      	lsls	r2, r3, #31
 80156e8:	d423      	bmi.n	8015732 <__lo0bits+0x56>
 80156ea:	0798      	lsls	r0, r3, #30
 80156ec:	bf49      	itett	mi
 80156ee:	085b      	lsrmi	r3, r3, #1
 80156f0:	089b      	lsrpl	r3, r3, #2
 80156f2:	2001      	movmi	r0, #1
 80156f4:	600b      	strmi	r3, [r1, #0]
 80156f6:	bf5c      	itt	pl
 80156f8:	600b      	strpl	r3, [r1, #0]
 80156fa:	2002      	movpl	r0, #2
 80156fc:	4770      	bx	lr
 80156fe:	b298      	uxth	r0, r3
 8015700:	b9a8      	cbnz	r0, 801572e <__lo0bits+0x52>
 8015702:	0c1b      	lsrs	r3, r3, #16
 8015704:	2010      	movs	r0, #16
 8015706:	b2da      	uxtb	r2, r3
 8015708:	b90a      	cbnz	r2, 801570e <__lo0bits+0x32>
 801570a:	3008      	adds	r0, #8
 801570c:	0a1b      	lsrs	r3, r3, #8
 801570e:	071a      	lsls	r2, r3, #28
 8015710:	bf04      	itt	eq
 8015712:	091b      	lsreq	r3, r3, #4
 8015714:	3004      	addeq	r0, #4
 8015716:	079a      	lsls	r2, r3, #30
 8015718:	bf04      	itt	eq
 801571a:	089b      	lsreq	r3, r3, #2
 801571c:	3002      	addeq	r0, #2
 801571e:	07da      	lsls	r2, r3, #31
 8015720:	d403      	bmi.n	801572a <__lo0bits+0x4e>
 8015722:	085b      	lsrs	r3, r3, #1
 8015724:	f100 0001 	add.w	r0, r0, #1
 8015728:	d005      	beq.n	8015736 <__lo0bits+0x5a>
 801572a:	600b      	str	r3, [r1, #0]
 801572c:	4770      	bx	lr
 801572e:	4610      	mov	r0, r2
 8015730:	e7e9      	b.n	8015706 <__lo0bits+0x2a>
 8015732:	2000      	movs	r0, #0
 8015734:	4770      	bx	lr
 8015736:	2020      	movs	r0, #32
 8015738:	4770      	bx	lr
	...

0801573c <__i2b>:
 801573c:	b510      	push	{r4, lr}
 801573e:	460c      	mov	r4, r1
 8015740:	2101      	movs	r1, #1
 8015742:	f7ff ff03 	bl	801554c <_Balloc>
 8015746:	4602      	mov	r2, r0
 8015748:	b928      	cbnz	r0, 8015756 <__i2b+0x1a>
 801574a:	4b05      	ldr	r3, [pc, #20]	; (8015760 <__i2b+0x24>)
 801574c:	4805      	ldr	r0, [pc, #20]	; (8015764 <__i2b+0x28>)
 801574e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8015752:	f000 fc4f 	bl	8015ff4 <__assert_func>
 8015756:	2301      	movs	r3, #1
 8015758:	6144      	str	r4, [r0, #20]
 801575a:	6103      	str	r3, [r0, #16]
 801575c:	bd10      	pop	{r4, pc}
 801575e:	bf00      	nop
 8015760:	08016e2f 	.word	0x08016e2f
 8015764:	08016e40 	.word	0x08016e40

08015768 <__multiply>:
 8015768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801576c:	4691      	mov	r9, r2
 801576e:	690a      	ldr	r2, [r1, #16]
 8015770:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015774:	429a      	cmp	r2, r3
 8015776:	bfb8      	it	lt
 8015778:	460b      	movlt	r3, r1
 801577a:	460c      	mov	r4, r1
 801577c:	bfbc      	itt	lt
 801577e:	464c      	movlt	r4, r9
 8015780:	4699      	movlt	r9, r3
 8015782:	6927      	ldr	r7, [r4, #16]
 8015784:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015788:	68a3      	ldr	r3, [r4, #8]
 801578a:	6861      	ldr	r1, [r4, #4]
 801578c:	eb07 060a 	add.w	r6, r7, sl
 8015790:	42b3      	cmp	r3, r6
 8015792:	b085      	sub	sp, #20
 8015794:	bfb8      	it	lt
 8015796:	3101      	addlt	r1, #1
 8015798:	f7ff fed8 	bl	801554c <_Balloc>
 801579c:	b930      	cbnz	r0, 80157ac <__multiply+0x44>
 801579e:	4602      	mov	r2, r0
 80157a0:	4b44      	ldr	r3, [pc, #272]	; (80158b4 <__multiply+0x14c>)
 80157a2:	4845      	ldr	r0, [pc, #276]	; (80158b8 <__multiply+0x150>)
 80157a4:	f240 115d 	movw	r1, #349	; 0x15d
 80157a8:	f000 fc24 	bl	8015ff4 <__assert_func>
 80157ac:	f100 0514 	add.w	r5, r0, #20
 80157b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80157b4:	462b      	mov	r3, r5
 80157b6:	2200      	movs	r2, #0
 80157b8:	4543      	cmp	r3, r8
 80157ba:	d321      	bcc.n	8015800 <__multiply+0x98>
 80157bc:	f104 0314 	add.w	r3, r4, #20
 80157c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80157c4:	f109 0314 	add.w	r3, r9, #20
 80157c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80157cc:	9202      	str	r2, [sp, #8]
 80157ce:	1b3a      	subs	r2, r7, r4
 80157d0:	3a15      	subs	r2, #21
 80157d2:	f022 0203 	bic.w	r2, r2, #3
 80157d6:	3204      	adds	r2, #4
 80157d8:	f104 0115 	add.w	r1, r4, #21
 80157dc:	428f      	cmp	r7, r1
 80157de:	bf38      	it	cc
 80157e0:	2204      	movcc	r2, #4
 80157e2:	9201      	str	r2, [sp, #4]
 80157e4:	9a02      	ldr	r2, [sp, #8]
 80157e6:	9303      	str	r3, [sp, #12]
 80157e8:	429a      	cmp	r2, r3
 80157ea:	d80c      	bhi.n	8015806 <__multiply+0x9e>
 80157ec:	2e00      	cmp	r6, #0
 80157ee:	dd03      	ble.n	80157f8 <__multiply+0x90>
 80157f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	d05a      	beq.n	80158ae <__multiply+0x146>
 80157f8:	6106      	str	r6, [r0, #16]
 80157fa:	b005      	add	sp, #20
 80157fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015800:	f843 2b04 	str.w	r2, [r3], #4
 8015804:	e7d8      	b.n	80157b8 <__multiply+0x50>
 8015806:	f8b3 a000 	ldrh.w	sl, [r3]
 801580a:	f1ba 0f00 	cmp.w	sl, #0
 801580e:	d024      	beq.n	801585a <__multiply+0xf2>
 8015810:	f104 0e14 	add.w	lr, r4, #20
 8015814:	46a9      	mov	r9, r5
 8015816:	f04f 0c00 	mov.w	ip, #0
 801581a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801581e:	f8d9 1000 	ldr.w	r1, [r9]
 8015822:	fa1f fb82 	uxth.w	fp, r2
 8015826:	b289      	uxth	r1, r1
 8015828:	fb0a 110b 	mla	r1, sl, fp, r1
 801582c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8015830:	f8d9 2000 	ldr.w	r2, [r9]
 8015834:	4461      	add	r1, ip
 8015836:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801583a:	fb0a c20b 	mla	r2, sl, fp, ip
 801583e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015842:	b289      	uxth	r1, r1
 8015844:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015848:	4577      	cmp	r7, lr
 801584a:	f849 1b04 	str.w	r1, [r9], #4
 801584e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015852:	d8e2      	bhi.n	801581a <__multiply+0xb2>
 8015854:	9a01      	ldr	r2, [sp, #4]
 8015856:	f845 c002 	str.w	ip, [r5, r2]
 801585a:	9a03      	ldr	r2, [sp, #12]
 801585c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8015860:	3304      	adds	r3, #4
 8015862:	f1b9 0f00 	cmp.w	r9, #0
 8015866:	d020      	beq.n	80158aa <__multiply+0x142>
 8015868:	6829      	ldr	r1, [r5, #0]
 801586a:	f104 0c14 	add.w	ip, r4, #20
 801586e:	46ae      	mov	lr, r5
 8015870:	f04f 0a00 	mov.w	sl, #0
 8015874:	f8bc b000 	ldrh.w	fp, [ip]
 8015878:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801587c:	fb09 220b 	mla	r2, r9, fp, r2
 8015880:	4492      	add	sl, r2
 8015882:	b289      	uxth	r1, r1
 8015884:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8015888:	f84e 1b04 	str.w	r1, [lr], #4
 801588c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015890:	f8be 1000 	ldrh.w	r1, [lr]
 8015894:	0c12      	lsrs	r2, r2, #16
 8015896:	fb09 1102 	mla	r1, r9, r2, r1
 801589a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801589e:	4567      	cmp	r7, ip
 80158a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80158a4:	d8e6      	bhi.n	8015874 <__multiply+0x10c>
 80158a6:	9a01      	ldr	r2, [sp, #4]
 80158a8:	50a9      	str	r1, [r5, r2]
 80158aa:	3504      	adds	r5, #4
 80158ac:	e79a      	b.n	80157e4 <__multiply+0x7c>
 80158ae:	3e01      	subs	r6, #1
 80158b0:	e79c      	b.n	80157ec <__multiply+0x84>
 80158b2:	bf00      	nop
 80158b4:	08016e2f 	.word	0x08016e2f
 80158b8:	08016e40 	.word	0x08016e40

080158bc <__pow5mult>:
 80158bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158c0:	4615      	mov	r5, r2
 80158c2:	f012 0203 	ands.w	r2, r2, #3
 80158c6:	4606      	mov	r6, r0
 80158c8:	460f      	mov	r7, r1
 80158ca:	d007      	beq.n	80158dc <__pow5mult+0x20>
 80158cc:	4c25      	ldr	r4, [pc, #148]	; (8015964 <__pow5mult+0xa8>)
 80158ce:	3a01      	subs	r2, #1
 80158d0:	2300      	movs	r3, #0
 80158d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80158d6:	f7ff fe9b 	bl	8015610 <__multadd>
 80158da:	4607      	mov	r7, r0
 80158dc:	10ad      	asrs	r5, r5, #2
 80158de:	d03d      	beq.n	801595c <__pow5mult+0xa0>
 80158e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80158e2:	b97c      	cbnz	r4, 8015904 <__pow5mult+0x48>
 80158e4:	2010      	movs	r0, #16
 80158e6:	f7ff fe1d 	bl	8015524 <malloc>
 80158ea:	4602      	mov	r2, r0
 80158ec:	6270      	str	r0, [r6, #36]	; 0x24
 80158ee:	b928      	cbnz	r0, 80158fc <__pow5mult+0x40>
 80158f0:	4b1d      	ldr	r3, [pc, #116]	; (8015968 <__pow5mult+0xac>)
 80158f2:	481e      	ldr	r0, [pc, #120]	; (801596c <__pow5mult+0xb0>)
 80158f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80158f8:	f000 fb7c 	bl	8015ff4 <__assert_func>
 80158fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015900:	6004      	str	r4, [r0, #0]
 8015902:	60c4      	str	r4, [r0, #12]
 8015904:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015908:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801590c:	b94c      	cbnz	r4, 8015922 <__pow5mult+0x66>
 801590e:	f240 2171 	movw	r1, #625	; 0x271
 8015912:	4630      	mov	r0, r6
 8015914:	f7ff ff12 	bl	801573c <__i2b>
 8015918:	2300      	movs	r3, #0
 801591a:	f8c8 0008 	str.w	r0, [r8, #8]
 801591e:	4604      	mov	r4, r0
 8015920:	6003      	str	r3, [r0, #0]
 8015922:	f04f 0900 	mov.w	r9, #0
 8015926:	07eb      	lsls	r3, r5, #31
 8015928:	d50a      	bpl.n	8015940 <__pow5mult+0x84>
 801592a:	4639      	mov	r1, r7
 801592c:	4622      	mov	r2, r4
 801592e:	4630      	mov	r0, r6
 8015930:	f7ff ff1a 	bl	8015768 <__multiply>
 8015934:	4639      	mov	r1, r7
 8015936:	4680      	mov	r8, r0
 8015938:	4630      	mov	r0, r6
 801593a:	f7ff fe47 	bl	80155cc <_Bfree>
 801593e:	4647      	mov	r7, r8
 8015940:	106d      	asrs	r5, r5, #1
 8015942:	d00b      	beq.n	801595c <__pow5mult+0xa0>
 8015944:	6820      	ldr	r0, [r4, #0]
 8015946:	b938      	cbnz	r0, 8015958 <__pow5mult+0x9c>
 8015948:	4622      	mov	r2, r4
 801594a:	4621      	mov	r1, r4
 801594c:	4630      	mov	r0, r6
 801594e:	f7ff ff0b 	bl	8015768 <__multiply>
 8015952:	6020      	str	r0, [r4, #0]
 8015954:	f8c0 9000 	str.w	r9, [r0]
 8015958:	4604      	mov	r4, r0
 801595a:	e7e4      	b.n	8015926 <__pow5mult+0x6a>
 801595c:	4638      	mov	r0, r7
 801595e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015962:	bf00      	nop
 8015964:	08016f90 	.word	0x08016f90
 8015968:	08016dbd 	.word	0x08016dbd
 801596c:	08016e40 	.word	0x08016e40

08015970 <__lshift>:
 8015970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015974:	460c      	mov	r4, r1
 8015976:	6849      	ldr	r1, [r1, #4]
 8015978:	6923      	ldr	r3, [r4, #16]
 801597a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801597e:	68a3      	ldr	r3, [r4, #8]
 8015980:	4607      	mov	r7, r0
 8015982:	4691      	mov	r9, r2
 8015984:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015988:	f108 0601 	add.w	r6, r8, #1
 801598c:	42b3      	cmp	r3, r6
 801598e:	db0b      	blt.n	80159a8 <__lshift+0x38>
 8015990:	4638      	mov	r0, r7
 8015992:	f7ff fddb 	bl	801554c <_Balloc>
 8015996:	4605      	mov	r5, r0
 8015998:	b948      	cbnz	r0, 80159ae <__lshift+0x3e>
 801599a:	4602      	mov	r2, r0
 801599c:	4b2a      	ldr	r3, [pc, #168]	; (8015a48 <__lshift+0xd8>)
 801599e:	482b      	ldr	r0, [pc, #172]	; (8015a4c <__lshift+0xdc>)
 80159a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80159a4:	f000 fb26 	bl	8015ff4 <__assert_func>
 80159a8:	3101      	adds	r1, #1
 80159aa:	005b      	lsls	r3, r3, #1
 80159ac:	e7ee      	b.n	801598c <__lshift+0x1c>
 80159ae:	2300      	movs	r3, #0
 80159b0:	f100 0114 	add.w	r1, r0, #20
 80159b4:	f100 0210 	add.w	r2, r0, #16
 80159b8:	4618      	mov	r0, r3
 80159ba:	4553      	cmp	r3, sl
 80159bc:	db37      	blt.n	8015a2e <__lshift+0xbe>
 80159be:	6920      	ldr	r0, [r4, #16]
 80159c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80159c4:	f104 0314 	add.w	r3, r4, #20
 80159c8:	f019 091f 	ands.w	r9, r9, #31
 80159cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80159d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80159d4:	d02f      	beq.n	8015a36 <__lshift+0xc6>
 80159d6:	f1c9 0e20 	rsb	lr, r9, #32
 80159da:	468a      	mov	sl, r1
 80159dc:	f04f 0c00 	mov.w	ip, #0
 80159e0:	681a      	ldr	r2, [r3, #0]
 80159e2:	fa02 f209 	lsl.w	r2, r2, r9
 80159e6:	ea42 020c 	orr.w	r2, r2, ip
 80159ea:	f84a 2b04 	str.w	r2, [sl], #4
 80159ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80159f2:	4298      	cmp	r0, r3
 80159f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80159f8:	d8f2      	bhi.n	80159e0 <__lshift+0x70>
 80159fa:	1b03      	subs	r3, r0, r4
 80159fc:	3b15      	subs	r3, #21
 80159fe:	f023 0303 	bic.w	r3, r3, #3
 8015a02:	3304      	adds	r3, #4
 8015a04:	f104 0215 	add.w	r2, r4, #21
 8015a08:	4290      	cmp	r0, r2
 8015a0a:	bf38      	it	cc
 8015a0c:	2304      	movcc	r3, #4
 8015a0e:	f841 c003 	str.w	ip, [r1, r3]
 8015a12:	f1bc 0f00 	cmp.w	ip, #0
 8015a16:	d001      	beq.n	8015a1c <__lshift+0xac>
 8015a18:	f108 0602 	add.w	r6, r8, #2
 8015a1c:	3e01      	subs	r6, #1
 8015a1e:	4638      	mov	r0, r7
 8015a20:	612e      	str	r6, [r5, #16]
 8015a22:	4621      	mov	r1, r4
 8015a24:	f7ff fdd2 	bl	80155cc <_Bfree>
 8015a28:	4628      	mov	r0, r5
 8015a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8015a32:	3301      	adds	r3, #1
 8015a34:	e7c1      	b.n	80159ba <__lshift+0x4a>
 8015a36:	3904      	subs	r1, #4
 8015a38:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8015a40:	4298      	cmp	r0, r3
 8015a42:	d8f9      	bhi.n	8015a38 <__lshift+0xc8>
 8015a44:	e7ea      	b.n	8015a1c <__lshift+0xac>
 8015a46:	bf00      	nop
 8015a48:	08016e2f 	.word	0x08016e2f
 8015a4c:	08016e40 	.word	0x08016e40

08015a50 <__mcmp>:
 8015a50:	b530      	push	{r4, r5, lr}
 8015a52:	6902      	ldr	r2, [r0, #16]
 8015a54:	690c      	ldr	r4, [r1, #16]
 8015a56:	1b12      	subs	r2, r2, r4
 8015a58:	d10e      	bne.n	8015a78 <__mcmp+0x28>
 8015a5a:	f100 0314 	add.w	r3, r0, #20
 8015a5e:	3114      	adds	r1, #20
 8015a60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015a64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015a68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015a6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015a70:	42a5      	cmp	r5, r4
 8015a72:	d003      	beq.n	8015a7c <__mcmp+0x2c>
 8015a74:	d305      	bcc.n	8015a82 <__mcmp+0x32>
 8015a76:	2201      	movs	r2, #1
 8015a78:	4610      	mov	r0, r2
 8015a7a:	bd30      	pop	{r4, r5, pc}
 8015a7c:	4283      	cmp	r3, r0
 8015a7e:	d3f3      	bcc.n	8015a68 <__mcmp+0x18>
 8015a80:	e7fa      	b.n	8015a78 <__mcmp+0x28>
 8015a82:	f04f 32ff 	mov.w	r2, #4294967295
 8015a86:	e7f7      	b.n	8015a78 <__mcmp+0x28>

08015a88 <__mdiff>:
 8015a88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a8c:	460c      	mov	r4, r1
 8015a8e:	4606      	mov	r6, r0
 8015a90:	4611      	mov	r1, r2
 8015a92:	4620      	mov	r0, r4
 8015a94:	4690      	mov	r8, r2
 8015a96:	f7ff ffdb 	bl	8015a50 <__mcmp>
 8015a9a:	1e05      	subs	r5, r0, #0
 8015a9c:	d110      	bne.n	8015ac0 <__mdiff+0x38>
 8015a9e:	4629      	mov	r1, r5
 8015aa0:	4630      	mov	r0, r6
 8015aa2:	f7ff fd53 	bl	801554c <_Balloc>
 8015aa6:	b930      	cbnz	r0, 8015ab6 <__mdiff+0x2e>
 8015aa8:	4b3a      	ldr	r3, [pc, #232]	; (8015b94 <__mdiff+0x10c>)
 8015aaa:	4602      	mov	r2, r0
 8015aac:	f240 2132 	movw	r1, #562	; 0x232
 8015ab0:	4839      	ldr	r0, [pc, #228]	; (8015b98 <__mdiff+0x110>)
 8015ab2:	f000 fa9f 	bl	8015ff4 <__assert_func>
 8015ab6:	2301      	movs	r3, #1
 8015ab8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015abc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ac0:	bfa4      	itt	ge
 8015ac2:	4643      	movge	r3, r8
 8015ac4:	46a0      	movge	r8, r4
 8015ac6:	4630      	mov	r0, r6
 8015ac8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015acc:	bfa6      	itte	ge
 8015ace:	461c      	movge	r4, r3
 8015ad0:	2500      	movge	r5, #0
 8015ad2:	2501      	movlt	r5, #1
 8015ad4:	f7ff fd3a 	bl	801554c <_Balloc>
 8015ad8:	b920      	cbnz	r0, 8015ae4 <__mdiff+0x5c>
 8015ada:	4b2e      	ldr	r3, [pc, #184]	; (8015b94 <__mdiff+0x10c>)
 8015adc:	4602      	mov	r2, r0
 8015ade:	f44f 7110 	mov.w	r1, #576	; 0x240
 8015ae2:	e7e5      	b.n	8015ab0 <__mdiff+0x28>
 8015ae4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015ae8:	6926      	ldr	r6, [r4, #16]
 8015aea:	60c5      	str	r5, [r0, #12]
 8015aec:	f104 0914 	add.w	r9, r4, #20
 8015af0:	f108 0514 	add.w	r5, r8, #20
 8015af4:	f100 0e14 	add.w	lr, r0, #20
 8015af8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015afc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015b00:	f108 0210 	add.w	r2, r8, #16
 8015b04:	46f2      	mov	sl, lr
 8015b06:	2100      	movs	r1, #0
 8015b08:	f859 3b04 	ldr.w	r3, [r9], #4
 8015b0c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015b10:	fa1f f883 	uxth.w	r8, r3
 8015b14:	fa11 f18b 	uxtah	r1, r1, fp
 8015b18:	0c1b      	lsrs	r3, r3, #16
 8015b1a:	eba1 0808 	sub.w	r8, r1, r8
 8015b1e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015b22:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015b26:	fa1f f888 	uxth.w	r8, r8
 8015b2a:	1419      	asrs	r1, r3, #16
 8015b2c:	454e      	cmp	r6, r9
 8015b2e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015b32:	f84a 3b04 	str.w	r3, [sl], #4
 8015b36:	d8e7      	bhi.n	8015b08 <__mdiff+0x80>
 8015b38:	1b33      	subs	r3, r6, r4
 8015b3a:	3b15      	subs	r3, #21
 8015b3c:	f023 0303 	bic.w	r3, r3, #3
 8015b40:	3304      	adds	r3, #4
 8015b42:	3415      	adds	r4, #21
 8015b44:	42a6      	cmp	r6, r4
 8015b46:	bf38      	it	cc
 8015b48:	2304      	movcc	r3, #4
 8015b4a:	441d      	add	r5, r3
 8015b4c:	4473      	add	r3, lr
 8015b4e:	469e      	mov	lr, r3
 8015b50:	462e      	mov	r6, r5
 8015b52:	4566      	cmp	r6, ip
 8015b54:	d30e      	bcc.n	8015b74 <__mdiff+0xec>
 8015b56:	f10c 0203 	add.w	r2, ip, #3
 8015b5a:	1b52      	subs	r2, r2, r5
 8015b5c:	f022 0203 	bic.w	r2, r2, #3
 8015b60:	3d03      	subs	r5, #3
 8015b62:	45ac      	cmp	ip, r5
 8015b64:	bf38      	it	cc
 8015b66:	2200      	movcc	r2, #0
 8015b68:	441a      	add	r2, r3
 8015b6a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015b6e:	b17b      	cbz	r3, 8015b90 <__mdiff+0x108>
 8015b70:	6107      	str	r7, [r0, #16]
 8015b72:	e7a3      	b.n	8015abc <__mdiff+0x34>
 8015b74:	f856 8b04 	ldr.w	r8, [r6], #4
 8015b78:	fa11 f288 	uxtah	r2, r1, r8
 8015b7c:	1414      	asrs	r4, r2, #16
 8015b7e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015b82:	b292      	uxth	r2, r2
 8015b84:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015b88:	f84e 2b04 	str.w	r2, [lr], #4
 8015b8c:	1421      	asrs	r1, r4, #16
 8015b8e:	e7e0      	b.n	8015b52 <__mdiff+0xca>
 8015b90:	3f01      	subs	r7, #1
 8015b92:	e7ea      	b.n	8015b6a <__mdiff+0xe2>
 8015b94:	08016e2f 	.word	0x08016e2f
 8015b98:	08016e40 	.word	0x08016e40

08015b9c <__d2b>:
 8015b9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015ba0:	4689      	mov	r9, r1
 8015ba2:	2101      	movs	r1, #1
 8015ba4:	ec57 6b10 	vmov	r6, r7, d0
 8015ba8:	4690      	mov	r8, r2
 8015baa:	f7ff fccf 	bl	801554c <_Balloc>
 8015bae:	4604      	mov	r4, r0
 8015bb0:	b930      	cbnz	r0, 8015bc0 <__d2b+0x24>
 8015bb2:	4602      	mov	r2, r0
 8015bb4:	4b25      	ldr	r3, [pc, #148]	; (8015c4c <__d2b+0xb0>)
 8015bb6:	4826      	ldr	r0, [pc, #152]	; (8015c50 <__d2b+0xb4>)
 8015bb8:	f240 310a 	movw	r1, #778	; 0x30a
 8015bbc:	f000 fa1a 	bl	8015ff4 <__assert_func>
 8015bc0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015bc4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015bc8:	bb35      	cbnz	r5, 8015c18 <__d2b+0x7c>
 8015bca:	2e00      	cmp	r6, #0
 8015bcc:	9301      	str	r3, [sp, #4]
 8015bce:	d028      	beq.n	8015c22 <__d2b+0x86>
 8015bd0:	4668      	mov	r0, sp
 8015bd2:	9600      	str	r6, [sp, #0]
 8015bd4:	f7ff fd82 	bl	80156dc <__lo0bits>
 8015bd8:	9900      	ldr	r1, [sp, #0]
 8015bda:	b300      	cbz	r0, 8015c1e <__d2b+0x82>
 8015bdc:	9a01      	ldr	r2, [sp, #4]
 8015bde:	f1c0 0320 	rsb	r3, r0, #32
 8015be2:	fa02 f303 	lsl.w	r3, r2, r3
 8015be6:	430b      	orrs	r3, r1
 8015be8:	40c2      	lsrs	r2, r0
 8015bea:	6163      	str	r3, [r4, #20]
 8015bec:	9201      	str	r2, [sp, #4]
 8015bee:	9b01      	ldr	r3, [sp, #4]
 8015bf0:	61a3      	str	r3, [r4, #24]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	bf14      	ite	ne
 8015bf6:	2202      	movne	r2, #2
 8015bf8:	2201      	moveq	r2, #1
 8015bfa:	6122      	str	r2, [r4, #16]
 8015bfc:	b1d5      	cbz	r5, 8015c34 <__d2b+0x98>
 8015bfe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015c02:	4405      	add	r5, r0
 8015c04:	f8c9 5000 	str.w	r5, [r9]
 8015c08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015c0c:	f8c8 0000 	str.w	r0, [r8]
 8015c10:	4620      	mov	r0, r4
 8015c12:	b003      	add	sp, #12
 8015c14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015c1c:	e7d5      	b.n	8015bca <__d2b+0x2e>
 8015c1e:	6161      	str	r1, [r4, #20]
 8015c20:	e7e5      	b.n	8015bee <__d2b+0x52>
 8015c22:	a801      	add	r0, sp, #4
 8015c24:	f7ff fd5a 	bl	80156dc <__lo0bits>
 8015c28:	9b01      	ldr	r3, [sp, #4]
 8015c2a:	6163      	str	r3, [r4, #20]
 8015c2c:	2201      	movs	r2, #1
 8015c2e:	6122      	str	r2, [r4, #16]
 8015c30:	3020      	adds	r0, #32
 8015c32:	e7e3      	b.n	8015bfc <__d2b+0x60>
 8015c34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015c38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c3c:	f8c9 0000 	str.w	r0, [r9]
 8015c40:	6918      	ldr	r0, [r3, #16]
 8015c42:	f7ff fd2b 	bl	801569c <__hi0bits>
 8015c46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015c4a:	e7df      	b.n	8015c0c <__d2b+0x70>
 8015c4c:	08016e2f 	.word	0x08016e2f
 8015c50:	08016e40 	.word	0x08016e40

08015c54 <_calloc_r>:
 8015c54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015c56:	fba1 2402 	umull	r2, r4, r1, r2
 8015c5a:	b94c      	cbnz	r4, 8015c70 <_calloc_r+0x1c>
 8015c5c:	4611      	mov	r1, r2
 8015c5e:	9201      	str	r2, [sp, #4]
 8015c60:	f7fd ff2e 	bl	8013ac0 <_malloc_r>
 8015c64:	9a01      	ldr	r2, [sp, #4]
 8015c66:	4605      	mov	r5, r0
 8015c68:	b930      	cbnz	r0, 8015c78 <_calloc_r+0x24>
 8015c6a:	4628      	mov	r0, r5
 8015c6c:	b003      	add	sp, #12
 8015c6e:	bd30      	pop	{r4, r5, pc}
 8015c70:	220c      	movs	r2, #12
 8015c72:	6002      	str	r2, [r0, #0]
 8015c74:	2500      	movs	r5, #0
 8015c76:	e7f8      	b.n	8015c6a <_calloc_r+0x16>
 8015c78:	4621      	mov	r1, r4
 8015c7a:	f7fd fef8 	bl	8013a6e <memset>
 8015c7e:	e7f4      	b.n	8015c6a <_calloc_r+0x16>

08015c80 <_free_r>:
 8015c80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015c82:	2900      	cmp	r1, #0
 8015c84:	d044      	beq.n	8015d10 <_free_r+0x90>
 8015c86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015c8a:	9001      	str	r0, [sp, #4]
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	f1a1 0404 	sub.w	r4, r1, #4
 8015c92:	bfb8      	it	lt
 8015c94:	18e4      	addlt	r4, r4, r3
 8015c96:	f7ff fc4d 	bl	8015534 <__malloc_lock>
 8015c9a:	4a1e      	ldr	r2, [pc, #120]	; (8015d14 <_free_r+0x94>)
 8015c9c:	9801      	ldr	r0, [sp, #4]
 8015c9e:	6813      	ldr	r3, [r2, #0]
 8015ca0:	b933      	cbnz	r3, 8015cb0 <_free_r+0x30>
 8015ca2:	6063      	str	r3, [r4, #4]
 8015ca4:	6014      	str	r4, [r2, #0]
 8015ca6:	b003      	add	sp, #12
 8015ca8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015cac:	f7ff bc48 	b.w	8015540 <__malloc_unlock>
 8015cb0:	42a3      	cmp	r3, r4
 8015cb2:	d908      	bls.n	8015cc6 <_free_r+0x46>
 8015cb4:	6825      	ldr	r5, [r4, #0]
 8015cb6:	1961      	adds	r1, r4, r5
 8015cb8:	428b      	cmp	r3, r1
 8015cba:	bf01      	itttt	eq
 8015cbc:	6819      	ldreq	r1, [r3, #0]
 8015cbe:	685b      	ldreq	r3, [r3, #4]
 8015cc0:	1949      	addeq	r1, r1, r5
 8015cc2:	6021      	streq	r1, [r4, #0]
 8015cc4:	e7ed      	b.n	8015ca2 <_free_r+0x22>
 8015cc6:	461a      	mov	r2, r3
 8015cc8:	685b      	ldr	r3, [r3, #4]
 8015cca:	b10b      	cbz	r3, 8015cd0 <_free_r+0x50>
 8015ccc:	42a3      	cmp	r3, r4
 8015cce:	d9fa      	bls.n	8015cc6 <_free_r+0x46>
 8015cd0:	6811      	ldr	r1, [r2, #0]
 8015cd2:	1855      	adds	r5, r2, r1
 8015cd4:	42a5      	cmp	r5, r4
 8015cd6:	d10b      	bne.n	8015cf0 <_free_r+0x70>
 8015cd8:	6824      	ldr	r4, [r4, #0]
 8015cda:	4421      	add	r1, r4
 8015cdc:	1854      	adds	r4, r2, r1
 8015cde:	42a3      	cmp	r3, r4
 8015ce0:	6011      	str	r1, [r2, #0]
 8015ce2:	d1e0      	bne.n	8015ca6 <_free_r+0x26>
 8015ce4:	681c      	ldr	r4, [r3, #0]
 8015ce6:	685b      	ldr	r3, [r3, #4]
 8015ce8:	6053      	str	r3, [r2, #4]
 8015cea:	4421      	add	r1, r4
 8015cec:	6011      	str	r1, [r2, #0]
 8015cee:	e7da      	b.n	8015ca6 <_free_r+0x26>
 8015cf0:	d902      	bls.n	8015cf8 <_free_r+0x78>
 8015cf2:	230c      	movs	r3, #12
 8015cf4:	6003      	str	r3, [r0, #0]
 8015cf6:	e7d6      	b.n	8015ca6 <_free_r+0x26>
 8015cf8:	6825      	ldr	r5, [r4, #0]
 8015cfa:	1961      	adds	r1, r4, r5
 8015cfc:	428b      	cmp	r3, r1
 8015cfe:	bf04      	itt	eq
 8015d00:	6819      	ldreq	r1, [r3, #0]
 8015d02:	685b      	ldreq	r3, [r3, #4]
 8015d04:	6063      	str	r3, [r4, #4]
 8015d06:	bf04      	itt	eq
 8015d08:	1949      	addeq	r1, r1, r5
 8015d0a:	6021      	streq	r1, [r4, #0]
 8015d0c:	6054      	str	r4, [r2, #4]
 8015d0e:	e7ca      	b.n	8015ca6 <_free_r+0x26>
 8015d10:	b003      	add	sp, #12
 8015d12:	bd30      	pop	{r4, r5, pc}
 8015d14:	20009848 	.word	0x20009848

08015d18 <__ssputs_r>:
 8015d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d1c:	688e      	ldr	r6, [r1, #8]
 8015d1e:	429e      	cmp	r6, r3
 8015d20:	4682      	mov	sl, r0
 8015d22:	460c      	mov	r4, r1
 8015d24:	4690      	mov	r8, r2
 8015d26:	461f      	mov	r7, r3
 8015d28:	d838      	bhi.n	8015d9c <__ssputs_r+0x84>
 8015d2a:	898a      	ldrh	r2, [r1, #12]
 8015d2c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015d30:	d032      	beq.n	8015d98 <__ssputs_r+0x80>
 8015d32:	6825      	ldr	r5, [r4, #0]
 8015d34:	6909      	ldr	r1, [r1, #16]
 8015d36:	eba5 0901 	sub.w	r9, r5, r1
 8015d3a:	6965      	ldr	r5, [r4, #20]
 8015d3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015d44:	3301      	adds	r3, #1
 8015d46:	444b      	add	r3, r9
 8015d48:	106d      	asrs	r5, r5, #1
 8015d4a:	429d      	cmp	r5, r3
 8015d4c:	bf38      	it	cc
 8015d4e:	461d      	movcc	r5, r3
 8015d50:	0553      	lsls	r3, r2, #21
 8015d52:	d531      	bpl.n	8015db8 <__ssputs_r+0xa0>
 8015d54:	4629      	mov	r1, r5
 8015d56:	f7fd feb3 	bl	8013ac0 <_malloc_r>
 8015d5a:	4606      	mov	r6, r0
 8015d5c:	b950      	cbnz	r0, 8015d74 <__ssputs_r+0x5c>
 8015d5e:	230c      	movs	r3, #12
 8015d60:	f8ca 3000 	str.w	r3, [sl]
 8015d64:	89a3      	ldrh	r3, [r4, #12]
 8015d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d6a:	81a3      	strh	r3, [r4, #12]
 8015d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8015d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d74:	6921      	ldr	r1, [r4, #16]
 8015d76:	464a      	mov	r2, r9
 8015d78:	f7fd fe51 	bl	8013a1e <memcpy>
 8015d7c:	89a3      	ldrh	r3, [r4, #12]
 8015d7e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d86:	81a3      	strh	r3, [r4, #12]
 8015d88:	6126      	str	r6, [r4, #16]
 8015d8a:	6165      	str	r5, [r4, #20]
 8015d8c:	444e      	add	r6, r9
 8015d8e:	eba5 0509 	sub.w	r5, r5, r9
 8015d92:	6026      	str	r6, [r4, #0]
 8015d94:	60a5      	str	r5, [r4, #8]
 8015d96:	463e      	mov	r6, r7
 8015d98:	42be      	cmp	r6, r7
 8015d9a:	d900      	bls.n	8015d9e <__ssputs_r+0x86>
 8015d9c:	463e      	mov	r6, r7
 8015d9e:	6820      	ldr	r0, [r4, #0]
 8015da0:	4632      	mov	r2, r6
 8015da2:	4641      	mov	r1, r8
 8015da4:	f7fd fe49 	bl	8013a3a <memmove>
 8015da8:	68a3      	ldr	r3, [r4, #8]
 8015daa:	1b9b      	subs	r3, r3, r6
 8015dac:	60a3      	str	r3, [r4, #8]
 8015dae:	6823      	ldr	r3, [r4, #0]
 8015db0:	4433      	add	r3, r6
 8015db2:	6023      	str	r3, [r4, #0]
 8015db4:	2000      	movs	r0, #0
 8015db6:	e7db      	b.n	8015d70 <__ssputs_r+0x58>
 8015db8:	462a      	mov	r2, r5
 8015dba:	f000 f95d 	bl	8016078 <_realloc_r>
 8015dbe:	4606      	mov	r6, r0
 8015dc0:	2800      	cmp	r0, #0
 8015dc2:	d1e1      	bne.n	8015d88 <__ssputs_r+0x70>
 8015dc4:	6921      	ldr	r1, [r4, #16]
 8015dc6:	4650      	mov	r0, sl
 8015dc8:	f7ff ff5a 	bl	8015c80 <_free_r>
 8015dcc:	e7c7      	b.n	8015d5e <__ssputs_r+0x46>
	...

08015dd0 <_svfiprintf_r>:
 8015dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dd4:	4698      	mov	r8, r3
 8015dd6:	898b      	ldrh	r3, [r1, #12]
 8015dd8:	061b      	lsls	r3, r3, #24
 8015dda:	b09d      	sub	sp, #116	; 0x74
 8015ddc:	4607      	mov	r7, r0
 8015dde:	460d      	mov	r5, r1
 8015de0:	4614      	mov	r4, r2
 8015de2:	d50e      	bpl.n	8015e02 <_svfiprintf_r+0x32>
 8015de4:	690b      	ldr	r3, [r1, #16]
 8015de6:	b963      	cbnz	r3, 8015e02 <_svfiprintf_r+0x32>
 8015de8:	2140      	movs	r1, #64	; 0x40
 8015dea:	f7fd fe69 	bl	8013ac0 <_malloc_r>
 8015dee:	6028      	str	r0, [r5, #0]
 8015df0:	6128      	str	r0, [r5, #16]
 8015df2:	b920      	cbnz	r0, 8015dfe <_svfiprintf_r+0x2e>
 8015df4:	230c      	movs	r3, #12
 8015df6:	603b      	str	r3, [r7, #0]
 8015df8:	f04f 30ff 	mov.w	r0, #4294967295
 8015dfc:	e0d1      	b.n	8015fa2 <_svfiprintf_r+0x1d2>
 8015dfe:	2340      	movs	r3, #64	; 0x40
 8015e00:	616b      	str	r3, [r5, #20]
 8015e02:	2300      	movs	r3, #0
 8015e04:	9309      	str	r3, [sp, #36]	; 0x24
 8015e06:	2320      	movs	r3, #32
 8015e08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015e0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015e10:	2330      	movs	r3, #48	; 0x30
 8015e12:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015fbc <_svfiprintf_r+0x1ec>
 8015e16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015e1a:	f04f 0901 	mov.w	r9, #1
 8015e1e:	4623      	mov	r3, r4
 8015e20:	469a      	mov	sl, r3
 8015e22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e26:	b10a      	cbz	r2, 8015e2c <_svfiprintf_r+0x5c>
 8015e28:	2a25      	cmp	r2, #37	; 0x25
 8015e2a:	d1f9      	bne.n	8015e20 <_svfiprintf_r+0x50>
 8015e2c:	ebba 0b04 	subs.w	fp, sl, r4
 8015e30:	d00b      	beq.n	8015e4a <_svfiprintf_r+0x7a>
 8015e32:	465b      	mov	r3, fp
 8015e34:	4622      	mov	r2, r4
 8015e36:	4629      	mov	r1, r5
 8015e38:	4638      	mov	r0, r7
 8015e3a:	f7ff ff6d 	bl	8015d18 <__ssputs_r>
 8015e3e:	3001      	adds	r0, #1
 8015e40:	f000 80aa 	beq.w	8015f98 <_svfiprintf_r+0x1c8>
 8015e44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015e46:	445a      	add	r2, fp
 8015e48:	9209      	str	r2, [sp, #36]	; 0x24
 8015e4a:	f89a 3000 	ldrb.w	r3, [sl]
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	f000 80a2 	beq.w	8015f98 <_svfiprintf_r+0x1c8>
 8015e54:	2300      	movs	r3, #0
 8015e56:	f04f 32ff 	mov.w	r2, #4294967295
 8015e5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e5e:	f10a 0a01 	add.w	sl, sl, #1
 8015e62:	9304      	str	r3, [sp, #16]
 8015e64:	9307      	str	r3, [sp, #28]
 8015e66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015e6a:	931a      	str	r3, [sp, #104]	; 0x68
 8015e6c:	4654      	mov	r4, sl
 8015e6e:	2205      	movs	r2, #5
 8015e70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e74:	4851      	ldr	r0, [pc, #324]	; (8015fbc <_svfiprintf_r+0x1ec>)
 8015e76:	f7ea f9cb 	bl	8000210 <memchr>
 8015e7a:	9a04      	ldr	r2, [sp, #16]
 8015e7c:	b9d8      	cbnz	r0, 8015eb6 <_svfiprintf_r+0xe6>
 8015e7e:	06d0      	lsls	r0, r2, #27
 8015e80:	bf44      	itt	mi
 8015e82:	2320      	movmi	r3, #32
 8015e84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e88:	0711      	lsls	r1, r2, #28
 8015e8a:	bf44      	itt	mi
 8015e8c:	232b      	movmi	r3, #43	; 0x2b
 8015e8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e92:	f89a 3000 	ldrb.w	r3, [sl]
 8015e96:	2b2a      	cmp	r3, #42	; 0x2a
 8015e98:	d015      	beq.n	8015ec6 <_svfiprintf_r+0xf6>
 8015e9a:	9a07      	ldr	r2, [sp, #28]
 8015e9c:	4654      	mov	r4, sl
 8015e9e:	2000      	movs	r0, #0
 8015ea0:	f04f 0c0a 	mov.w	ip, #10
 8015ea4:	4621      	mov	r1, r4
 8015ea6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015eaa:	3b30      	subs	r3, #48	; 0x30
 8015eac:	2b09      	cmp	r3, #9
 8015eae:	d94e      	bls.n	8015f4e <_svfiprintf_r+0x17e>
 8015eb0:	b1b0      	cbz	r0, 8015ee0 <_svfiprintf_r+0x110>
 8015eb2:	9207      	str	r2, [sp, #28]
 8015eb4:	e014      	b.n	8015ee0 <_svfiprintf_r+0x110>
 8015eb6:	eba0 0308 	sub.w	r3, r0, r8
 8015eba:	fa09 f303 	lsl.w	r3, r9, r3
 8015ebe:	4313      	orrs	r3, r2
 8015ec0:	9304      	str	r3, [sp, #16]
 8015ec2:	46a2      	mov	sl, r4
 8015ec4:	e7d2      	b.n	8015e6c <_svfiprintf_r+0x9c>
 8015ec6:	9b03      	ldr	r3, [sp, #12]
 8015ec8:	1d19      	adds	r1, r3, #4
 8015eca:	681b      	ldr	r3, [r3, #0]
 8015ecc:	9103      	str	r1, [sp, #12]
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	bfbb      	ittet	lt
 8015ed2:	425b      	neglt	r3, r3
 8015ed4:	f042 0202 	orrlt.w	r2, r2, #2
 8015ed8:	9307      	strge	r3, [sp, #28]
 8015eda:	9307      	strlt	r3, [sp, #28]
 8015edc:	bfb8      	it	lt
 8015ede:	9204      	strlt	r2, [sp, #16]
 8015ee0:	7823      	ldrb	r3, [r4, #0]
 8015ee2:	2b2e      	cmp	r3, #46	; 0x2e
 8015ee4:	d10c      	bne.n	8015f00 <_svfiprintf_r+0x130>
 8015ee6:	7863      	ldrb	r3, [r4, #1]
 8015ee8:	2b2a      	cmp	r3, #42	; 0x2a
 8015eea:	d135      	bne.n	8015f58 <_svfiprintf_r+0x188>
 8015eec:	9b03      	ldr	r3, [sp, #12]
 8015eee:	1d1a      	adds	r2, r3, #4
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	9203      	str	r2, [sp, #12]
 8015ef4:	2b00      	cmp	r3, #0
 8015ef6:	bfb8      	it	lt
 8015ef8:	f04f 33ff 	movlt.w	r3, #4294967295
 8015efc:	3402      	adds	r4, #2
 8015efe:	9305      	str	r3, [sp, #20]
 8015f00:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015fcc <_svfiprintf_r+0x1fc>
 8015f04:	7821      	ldrb	r1, [r4, #0]
 8015f06:	2203      	movs	r2, #3
 8015f08:	4650      	mov	r0, sl
 8015f0a:	f7ea f981 	bl	8000210 <memchr>
 8015f0e:	b140      	cbz	r0, 8015f22 <_svfiprintf_r+0x152>
 8015f10:	2340      	movs	r3, #64	; 0x40
 8015f12:	eba0 000a 	sub.w	r0, r0, sl
 8015f16:	fa03 f000 	lsl.w	r0, r3, r0
 8015f1a:	9b04      	ldr	r3, [sp, #16]
 8015f1c:	4303      	orrs	r3, r0
 8015f1e:	3401      	adds	r4, #1
 8015f20:	9304      	str	r3, [sp, #16]
 8015f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f26:	4826      	ldr	r0, [pc, #152]	; (8015fc0 <_svfiprintf_r+0x1f0>)
 8015f28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015f2c:	2206      	movs	r2, #6
 8015f2e:	f7ea f96f 	bl	8000210 <memchr>
 8015f32:	2800      	cmp	r0, #0
 8015f34:	d038      	beq.n	8015fa8 <_svfiprintf_r+0x1d8>
 8015f36:	4b23      	ldr	r3, [pc, #140]	; (8015fc4 <_svfiprintf_r+0x1f4>)
 8015f38:	bb1b      	cbnz	r3, 8015f82 <_svfiprintf_r+0x1b2>
 8015f3a:	9b03      	ldr	r3, [sp, #12]
 8015f3c:	3307      	adds	r3, #7
 8015f3e:	f023 0307 	bic.w	r3, r3, #7
 8015f42:	3308      	adds	r3, #8
 8015f44:	9303      	str	r3, [sp, #12]
 8015f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f48:	4433      	add	r3, r6
 8015f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8015f4c:	e767      	b.n	8015e1e <_svfiprintf_r+0x4e>
 8015f4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f52:	460c      	mov	r4, r1
 8015f54:	2001      	movs	r0, #1
 8015f56:	e7a5      	b.n	8015ea4 <_svfiprintf_r+0xd4>
 8015f58:	2300      	movs	r3, #0
 8015f5a:	3401      	adds	r4, #1
 8015f5c:	9305      	str	r3, [sp, #20]
 8015f5e:	4619      	mov	r1, r3
 8015f60:	f04f 0c0a 	mov.w	ip, #10
 8015f64:	4620      	mov	r0, r4
 8015f66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f6a:	3a30      	subs	r2, #48	; 0x30
 8015f6c:	2a09      	cmp	r2, #9
 8015f6e:	d903      	bls.n	8015f78 <_svfiprintf_r+0x1a8>
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d0c5      	beq.n	8015f00 <_svfiprintf_r+0x130>
 8015f74:	9105      	str	r1, [sp, #20]
 8015f76:	e7c3      	b.n	8015f00 <_svfiprintf_r+0x130>
 8015f78:	fb0c 2101 	mla	r1, ip, r1, r2
 8015f7c:	4604      	mov	r4, r0
 8015f7e:	2301      	movs	r3, #1
 8015f80:	e7f0      	b.n	8015f64 <_svfiprintf_r+0x194>
 8015f82:	ab03      	add	r3, sp, #12
 8015f84:	9300      	str	r3, [sp, #0]
 8015f86:	462a      	mov	r2, r5
 8015f88:	4b0f      	ldr	r3, [pc, #60]	; (8015fc8 <_svfiprintf_r+0x1f8>)
 8015f8a:	a904      	add	r1, sp, #16
 8015f8c:	4638      	mov	r0, r7
 8015f8e:	f7fd feab 	bl	8013ce8 <_printf_float>
 8015f92:	1c42      	adds	r2, r0, #1
 8015f94:	4606      	mov	r6, r0
 8015f96:	d1d6      	bne.n	8015f46 <_svfiprintf_r+0x176>
 8015f98:	89ab      	ldrh	r3, [r5, #12]
 8015f9a:	065b      	lsls	r3, r3, #25
 8015f9c:	f53f af2c 	bmi.w	8015df8 <_svfiprintf_r+0x28>
 8015fa0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015fa2:	b01d      	add	sp, #116	; 0x74
 8015fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fa8:	ab03      	add	r3, sp, #12
 8015faa:	9300      	str	r3, [sp, #0]
 8015fac:	462a      	mov	r2, r5
 8015fae:	4b06      	ldr	r3, [pc, #24]	; (8015fc8 <_svfiprintf_r+0x1f8>)
 8015fb0:	a904      	add	r1, sp, #16
 8015fb2:	4638      	mov	r0, r7
 8015fb4:	f7fe f93c 	bl	8014230 <_printf_i>
 8015fb8:	e7eb      	b.n	8015f92 <_svfiprintf_r+0x1c2>
 8015fba:	bf00      	nop
 8015fbc:	08016f9c 	.word	0x08016f9c
 8015fc0:	08016fa6 	.word	0x08016fa6
 8015fc4:	08013ce9 	.word	0x08013ce9
 8015fc8:	08015d19 	.word	0x08015d19
 8015fcc:	08016fa2 	.word	0x08016fa2

08015fd0 <_read_r>:
 8015fd0:	b538      	push	{r3, r4, r5, lr}
 8015fd2:	4d07      	ldr	r5, [pc, #28]	; (8015ff0 <_read_r+0x20>)
 8015fd4:	4604      	mov	r4, r0
 8015fd6:	4608      	mov	r0, r1
 8015fd8:	4611      	mov	r1, r2
 8015fda:	2200      	movs	r2, #0
 8015fdc:	602a      	str	r2, [r5, #0]
 8015fde:	461a      	mov	r2, r3
 8015fe0:	f7ee ff3a 	bl	8004e58 <_read>
 8015fe4:	1c43      	adds	r3, r0, #1
 8015fe6:	d102      	bne.n	8015fee <_read_r+0x1e>
 8015fe8:	682b      	ldr	r3, [r5, #0]
 8015fea:	b103      	cbz	r3, 8015fee <_read_r+0x1e>
 8015fec:	6023      	str	r3, [r4, #0]
 8015fee:	bd38      	pop	{r3, r4, r5, pc}
 8015ff0:	20009850 	.word	0x20009850

08015ff4 <__assert_func>:
 8015ff4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015ff6:	4614      	mov	r4, r2
 8015ff8:	461a      	mov	r2, r3
 8015ffa:	4b09      	ldr	r3, [pc, #36]	; (8016020 <__assert_func+0x2c>)
 8015ffc:	681b      	ldr	r3, [r3, #0]
 8015ffe:	4605      	mov	r5, r0
 8016000:	68d8      	ldr	r0, [r3, #12]
 8016002:	b14c      	cbz	r4, 8016018 <__assert_func+0x24>
 8016004:	4b07      	ldr	r3, [pc, #28]	; (8016024 <__assert_func+0x30>)
 8016006:	9100      	str	r1, [sp, #0]
 8016008:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801600c:	4906      	ldr	r1, [pc, #24]	; (8016028 <__assert_func+0x34>)
 801600e:	462b      	mov	r3, r5
 8016010:	f000 f80e 	bl	8016030 <fiprintf>
 8016014:	f000 fa86 	bl	8016524 <abort>
 8016018:	4b04      	ldr	r3, [pc, #16]	; (801602c <__assert_func+0x38>)
 801601a:	461c      	mov	r4, r3
 801601c:	e7f3      	b.n	8016006 <__assert_func+0x12>
 801601e:	bf00      	nop
 8016020:	2000039c 	.word	0x2000039c
 8016024:	08016fad 	.word	0x08016fad
 8016028:	08016fba 	.word	0x08016fba
 801602c:	08016fe8 	.word	0x08016fe8

08016030 <fiprintf>:
 8016030:	b40e      	push	{r1, r2, r3}
 8016032:	b503      	push	{r0, r1, lr}
 8016034:	4601      	mov	r1, r0
 8016036:	ab03      	add	r3, sp, #12
 8016038:	4805      	ldr	r0, [pc, #20]	; (8016050 <fiprintf+0x20>)
 801603a:	f853 2b04 	ldr.w	r2, [r3], #4
 801603e:	6800      	ldr	r0, [r0, #0]
 8016040:	9301      	str	r3, [sp, #4]
 8016042:	f000 f871 	bl	8016128 <_vfiprintf_r>
 8016046:	b002      	add	sp, #8
 8016048:	f85d eb04 	ldr.w	lr, [sp], #4
 801604c:	b003      	add	sp, #12
 801604e:	4770      	bx	lr
 8016050:	2000039c 	.word	0x2000039c

08016054 <__ascii_mbtowc>:
 8016054:	b082      	sub	sp, #8
 8016056:	b901      	cbnz	r1, 801605a <__ascii_mbtowc+0x6>
 8016058:	a901      	add	r1, sp, #4
 801605a:	b142      	cbz	r2, 801606e <__ascii_mbtowc+0x1a>
 801605c:	b14b      	cbz	r3, 8016072 <__ascii_mbtowc+0x1e>
 801605e:	7813      	ldrb	r3, [r2, #0]
 8016060:	600b      	str	r3, [r1, #0]
 8016062:	7812      	ldrb	r2, [r2, #0]
 8016064:	1e10      	subs	r0, r2, #0
 8016066:	bf18      	it	ne
 8016068:	2001      	movne	r0, #1
 801606a:	b002      	add	sp, #8
 801606c:	4770      	bx	lr
 801606e:	4610      	mov	r0, r2
 8016070:	e7fb      	b.n	801606a <__ascii_mbtowc+0x16>
 8016072:	f06f 0001 	mvn.w	r0, #1
 8016076:	e7f8      	b.n	801606a <__ascii_mbtowc+0x16>

08016078 <_realloc_r>:
 8016078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801607c:	4680      	mov	r8, r0
 801607e:	4614      	mov	r4, r2
 8016080:	460e      	mov	r6, r1
 8016082:	b921      	cbnz	r1, 801608e <_realloc_r+0x16>
 8016084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016088:	4611      	mov	r1, r2
 801608a:	f7fd bd19 	b.w	8013ac0 <_malloc_r>
 801608e:	b92a      	cbnz	r2, 801609c <_realloc_r+0x24>
 8016090:	f7ff fdf6 	bl	8015c80 <_free_r>
 8016094:	4625      	mov	r5, r4
 8016096:	4628      	mov	r0, r5
 8016098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801609c:	f000 faae 	bl	80165fc <_malloc_usable_size_r>
 80160a0:	4284      	cmp	r4, r0
 80160a2:	4607      	mov	r7, r0
 80160a4:	d802      	bhi.n	80160ac <_realloc_r+0x34>
 80160a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80160aa:	d812      	bhi.n	80160d2 <_realloc_r+0x5a>
 80160ac:	4621      	mov	r1, r4
 80160ae:	4640      	mov	r0, r8
 80160b0:	f7fd fd06 	bl	8013ac0 <_malloc_r>
 80160b4:	4605      	mov	r5, r0
 80160b6:	2800      	cmp	r0, #0
 80160b8:	d0ed      	beq.n	8016096 <_realloc_r+0x1e>
 80160ba:	42bc      	cmp	r4, r7
 80160bc:	4622      	mov	r2, r4
 80160be:	4631      	mov	r1, r6
 80160c0:	bf28      	it	cs
 80160c2:	463a      	movcs	r2, r7
 80160c4:	f7fd fcab 	bl	8013a1e <memcpy>
 80160c8:	4631      	mov	r1, r6
 80160ca:	4640      	mov	r0, r8
 80160cc:	f7ff fdd8 	bl	8015c80 <_free_r>
 80160d0:	e7e1      	b.n	8016096 <_realloc_r+0x1e>
 80160d2:	4635      	mov	r5, r6
 80160d4:	e7df      	b.n	8016096 <_realloc_r+0x1e>

080160d6 <__sfputc_r>:
 80160d6:	6893      	ldr	r3, [r2, #8]
 80160d8:	3b01      	subs	r3, #1
 80160da:	2b00      	cmp	r3, #0
 80160dc:	b410      	push	{r4}
 80160de:	6093      	str	r3, [r2, #8]
 80160e0:	da08      	bge.n	80160f4 <__sfputc_r+0x1e>
 80160e2:	6994      	ldr	r4, [r2, #24]
 80160e4:	42a3      	cmp	r3, r4
 80160e6:	db01      	blt.n	80160ec <__sfputc_r+0x16>
 80160e8:	290a      	cmp	r1, #10
 80160ea:	d103      	bne.n	80160f4 <__sfputc_r+0x1e>
 80160ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80160f0:	f000 b94a 	b.w	8016388 <__swbuf_r>
 80160f4:	6813      	ldr	r3, [r2, #0]
 80160f6:	1c58      	adds	r0, r3, #1
 80160f8:	6010      	str	r0, [r2, #0]
 80160fa:	7019      	strb	r1, [r3, #0]
 80160fc:	4608      	mov	r0, r1
 80160fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016102:	4770      	bx	lr

08016104 <__sfputs_r>:
 8016104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016106:	4606      	mov	r6, r0
 8016108:	460f      	mov	r7, r1
 801610a:	4614      	mov	r4, r2
 801610c:	18d5      	adds	r5, r2, r3
 801610e:	42ac      	cmp	r4, r5
 8016110:	d101      	bne.n	8016116 <__sfputs_r+0x12>
 8016112:	2000      	movs	r0, #0
 8016114:	e007      	b.n	8016126 <__sfputs_r+0x22>
 8016116:	f814 1b01 	ldrb.w	r1, [r4], #1
 801611a:	463a      	mov	r2, r7
 801611c:	4630      	mov	r0, r6
 801611e:	f7ff ffda 	bl	80160d6 <__sfputc_r>
 8016122:	1c43      	adds	r3, r0, #1
 8016124:	d1f3      	bne.n	801610e <__sfputs_r+0xa>
 8016126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016128 <_vfiprintf_r>:
 8016128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801612c:	460d      	mov	r5, r1
 801612e:	b09d      	sub	sp, #116	; 0x74
 8016130:	4614      	mov	r4, r2
 8016132:	4698      	mov	r8, r3
 8016134:	4606      	mov	r6, r0
 8016136:	b118      	cbz	r0, 8016140 <_vfiprintf_r+0x18>
 8016138:	6983      	ldr	r3, [r0, #24]
 801613a:	b90b      	cbnz	r3, 8016140 <_vfiprintf_r+0x18>
 801613c:	f7fd fbaa 	bl	8013894 <__sinit>
 8016140:	4b89      	ldr	r3, [pc, #548]	; (8016368 <_vfiprintf_r+0x240>)
 8016142:	429d      	cmp	r5, r3
 8016144:	d11b      	bne.n	801617e <_vfiprintf_r+0x56>
 8016146:	6875      	ldr	r5, [r6, #4]
 8016148:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801614a:	07d9      	lsls	r1, r3, #31
 801614c:	d405      	bmi.n	801615a <_vfiprintf_r+0x32>
 801614e:	89ab      	ldrh	r3, [r5, #12]
 8016150:	059a      	lsls	r2, r3, #22
 8016152:	d402      	bmi.n	801615a <_vfiprintf_r+0x32>
 8016154:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016156:	f7fd fc60 	bl	8013a1a <__retarget_lock_acquire_recursive>
 801615a:	89ab      	ldrh	r3, [r5, #12]
 801615c:	071b      	lsls	r3, r3, #28
 801615e:	d501      	bpl.n	8016164 <_vfiprintf_r+0x3c>
 8016160:	692b      	ldr	r3, [r5, #16]
 8016162:	b9eb      	cbnz	r3, 80161a0 <_vfiprintf_r+0x78>
 8016164:	4629      	mov	r1, r5
 8016166:	4630      	mov	r0, r6
 8016168:	f000 f96e 	bl	8016448 <__swsetup_r>
 801616c:	b1c0      	cbz	r0, 80161a0 <_vfiprintf_r+0x78>
 801616e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016170:	07dc      	lsls	r4, r3, #31
 8016172:	d50e      	bpl.n	8016192 <_vfiprintf_r+0x6a>
 8016174:	f04f 30ff 	mov.w	r0, #4294967295
 8016178:	b01d      	add	sp, #116	; 0x74
 801617a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801617e:	4b7b      	ldr	r3, [pc, #492]	; (801636c <_vfiprintf_r+0x244>)
 8016180:	429d      	cmp	r5, r3
 8016182:	d101      	bne.n	8016188 <_vfiprintf_r+0x60>
 8016184:	68b5      	ldr	r5, [r6, #8]
 8016186:	e7df      	b.n	8016148 <_vfiprintf_r+0x20>
 8016188:	4b79      	ldr	r3, [pc, #484]	; (8016370 <_vfiprintf_r+0x248>)
 801618a:	429d      	cmp	r5, r3
 801618c:	bf08      	it	eq
 801618e:	68f5      	ldreq	r5, [r6, #12]
 8016190:	e7da      	b.n	8016148 <_vfiprintf_r+0x20>
 8016192:	89ab      	ldrh	r3, [r5, #12]
 8016194:	0598      	lsls	r0, r3, #22
 8016196:	d4ed      	bmi.n	8016174 <_vfiprintf_r+0x4c>
 8016198:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801619a:	f7fd fc3f 	bl	8013a1c <__retarget_lock_release_recursive>
 801619e:	e7e9      	b.n	8016174 <_vfiprintf_r+0x4c>
 80161a0:	2300      	movs	r3, #0
 80161a2:	9309      	str	r3, [sp, #36]	; 0x24
 80161a4:	2320      	movs	r3, #32
 80161a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80161aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80161ae:	2330      	movs	r3, #48	; 0x30
 80161b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8016374 <_vfiprintf_r+0x24c>
 80161b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80161b8:	f04f 0901 	mov.w	r9, #1
 80161bc:	4623      	mov	r3, r4
 80161be:	469a      	mov	sl, r3
 80161c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80161c4:	b10a      	cbz	r2, 80161ca <_vfiprintf_r+0xa2>
 80161c6:	2a25      	cmp	r2, #37	; 0x25
 80161c8:	d1f9      	bne.n	80161be <_vfiprintf_r+0x96>
 80161ca:	ebba 0b04 	subs.w	fp, sl, r4
 80161ce:	d00b      	beq.n	80161e8 <_vfiprintf_r+0xc0>
 80161d0:	465b      	mov	r3, fp
 80161d2:	4622      	mov	r2, r4
 80161d4:	4629      	mov	r1, r5
 80161d6:	4630      	mov	r0, r6
 80161d8:	f7ff ff94 	bl	8016104 <__sfputs_r>
 80161dc:	3001      	adds	r0, #1
 80161de:	f000 80aa 	beq.w	8016336 <_vfiprintf_r+0x20e>
 80161e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80161e4:	445a      	add	r2, fp
 80161e6:	9209      	str	r2, [sp, #36]	; 0x24
 80161e8:	f89a 3000 	ldrb.w	r3, [sl]
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	f000 80a2 	beq.w	8016336 <_vfiprintf_r+0x20e>
 80161f2:	2300      	movs	r3, #0
 80161f4:	f04f 32ff 	mov.w	r2, #4294967295
 80161f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80161fc:	f10a 0a01 	add.w	sl, sl, #1
 8016200:	9304      	str	r3, [sp, #16]
 8016202:	9307      	str	r3, [sp, #28]
 8016204:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016208:	931a      	str	r3, [sp, #104]	; 0x68
 801620a:	4654      	mov	r4, sl
 801620c:	2205      	movs	r2, #5
 801620e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016212:	4858      	ldr	r0, [pc, #352]	; (8016374 <_vfiprintf_r+0x24c>)
 8016214:	f7e9 fffc 	bl	8000210 <memchr>
 8016218:	9a04      	ldr	r2, [sp, #16]
 801621a:	b9d8      	cbnz	r0, 8016254 <_vfiprintf_r+0x12c>
 801621c:	06d1      	lsls	r1, r2, #27
 801621e:	bf44      	itt	mi
 8016220:	2320      	movmi	r3, #32
 8016222:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016226:	0713      	lsls	r3, r2, #28
 8016228:	bf44      	itt	mi
 801622a:	232b      	movmi	r3, #43	; 0x2b
 801622c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016230:	f89a 3000 	ldrb.w	r3, [sl]
 8016234:	2b2a      	cmp	r3, #42	; 0x2a
 8016236:	d015      	beq.n	8016264 <_vfiprintf_r+0x13c>
 8016238:	9a07      	ldr	r2, [sp, #28]
 801623a:	4654      	mov	r4, sl
 801623c:	2000      	movs	r0, #0
 801623e:	f04f 0c0a 	mov.w	ip, #10
 8016242:	4621      	mov	r1, r4
 8016244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016248:	3b30      	subs	r3, #48	; 0x30
 801624a:	2b09      	cmp	r3, #9
 801624c:	d94e      	bls.n	80162ec <_vfiprintf_r+0x1c4>
 801624e:	b1b0      	cbz	r0, 801627e <_vfiprintf_r+0x156>
 8016250:	9207      	str	r2, [sp, #28]
 8016252:	e014      	b.n	801627e <_vfiprintf_r+0x156>
 8016254:	eba0 0308 	sub.w	r3, r0, r8
 8016258:	fa09 f303 	lsl.w	r3, r9, r3
 801625c:	4313      	orrs	r3, r2
 801625e:	9304      	str	r3, [sp, #16]
 8016260:	46a2      	mov	sl, r4
 8016262:	e7d2      	b.n	801620a <_vfiprintf_r+0xe2>
 8016264:	9b03      	ldr	r3, [sp, #12]
 8016266:	1d19      	adds	r1, r3, #4
 8016268:	681b      	ldr	r3, [r3, #0]
 801626a:	9103      	str	r1, [sp, #12]
 801626c:	2b00      	cmp	r3, #0
 801626e:	bfbb      	ittet	lt
 8016270:	425b      	neglt	r3, r3
 8016272:	f042 0202 	orrlt.w	r2, r2, #2
 8016276:	9307      	strge	r3, [sp, #28]
 8016278:	9307      	strlt	r3, [sp, #28]
 801627a:	bfb8      	it	lt
 801627c:	9204      	strlt	r2, [sp, #16]
 801627e:	7823      	ldrb	r3, [r4, #0]
 8016280:	2b2e      	cmp	r3, #46	; 0x2e
 8016282:	d10c      	bne.n	801629e <_vfiprintf_r+0x176>
 8016284:	7863      	ldrb	r3, [r4, #1]
 8016286:	2b2a      	cmp	r3, #42	; 0x2a
 8016288:	d135      	bne.n	80162f6 <_vfiprintf_r+0x1ce>
 801628a:	9b03      	ldr	r3, [sp, #12]
 801628c:	1d1a      	adds	r2, r3, #4
 801628e:	681b      	ldr	r3, [r3, #0]
 8016290:	9203      	str	r2, [sp, #12]
 8016292:	2b00      	cmp	r3, #0
 8016294:	bfb8      	it	lt
 8016296:	f04f 33ff 	movlt.w	r3, #4294967295
 801629a:	3402      	adds	r4, #2
 801629c:	9305      	str	r3, [sp, #20]
 801629e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8016384 <_vfiprintf_r+0x25c>
 80162a2:	7821      	ldrb	r1, [r4, #0]
 80162a4:	2203      	movs	r2, #3
 80162a6:	4650      	mov	r0, sl
 80162a8:	f7e9 ffb2 	bl	8000210 <memchr>
 80162ac:	b140      	cbz	r0, 80162c0 <_vfiprintf_r+0x198>
 80162ae:	2340      	movs	r3, #64	; 0x40
 80162b0:	eba0 000a 	sub.w	r0, r0, sl
 80162b4:	fa03 f000 	lsl.w	r0, r3, r0
 80162b8:	9b04      	ldr	r3, [sp, #16]
 80162ba:	4303      	orrs	r3, r0
 80162bc:	3401      	adds	r4, #1
 80162be:	9304      	str	r3, [sp, #16]
 80162c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80162c4:	482c      	ldr	r0, [pc, #176]	; (8016378 <_vfiprintf_r+0x250>)
 80162c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80162ca:	2206      	movs	r2, #6
 80162cc:	f7e9 ffa0 	bl	8000210 <memchr>
 80162d0:	2800      	cmp	r0, #0
 80162d2:	d03f      	beq.n	8016354 <_vfiprintf_r+0x22c>
 80162d4:	4b29      	ldr	r3, [pc, #164]	; (801637c <_vfiprintf_r+0x254>)
 80162d6:	bb1b      	cbnz	r3, 8016320 <_vfiprintf_r+0x1f8>
 80162d8:	9b03      	ldr	r3, [sp, #12]
 80162da:	3307      	adds	r3, #7
 80162dc:	f023 0307 	bic.w	r3, r3, #7
 80162e0:	3308      	adds	r3, #8
 80162e2:	9303      	str	r3, [sp, #12]
 80162e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80162e6:	443b      	add	r3, r7
 80162e8:	9309      	str	r3, [sp, #36]	; 0x24
 80162ea:	e767      	b.n	80161bc <_vfiprintf_r+0x94>
 80162ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80162f0:	460c      	mov	r4, r1
 80162f2:	2001      	movs	r0, #1
 80162f4:	e7a5      	b.n	8016242 <_vfiprintf_r+0x11a>
 80162f6:	2300      	movs	r3, #0
 80162f8:	3401      	adds	r4, #1
 80162fa:	9305      	str	r3, [sp, #20]
 80162fc:	4619      	mov	r1, r3
 80162fe:	f04f 0c0a 	mov.w	ip, #10
 8016302:	4620      	mov	r0, r4
 8016304:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016308:	3a30      	subs	r2, #48	; 0x30
 801630a:	2a09      	cmp	r2, #9
 801630c:	d903      	bls.n	8016316 <_vfiprintf_r+0x1ee>
 801630e:	2b00      	cmp	r3, #0
 8016310:	d0c5      	beq.n	801629e <_vfiprintf_r+0x176>
 8016312:	9105      	str	r1, [sp, #20]
 8016314:	e7c3      	b.n	801629e <_vfiprintf_r+0x176>
 8016316:	fb0c 2101 	mla	r1, ip, r1, r2
 801631a:	4604      	mov	r4, r0
 801631c:	2301      	movs	r3, #1
 801631e:	e7f0      	b.n	8016302 <_vfiprintf_r+0x1da>
 8016320:	ab03      	add	r3, sp, #12
 8016322:	9300      	str	r3, [sp, #0]
 8016324:	462a      	mov	r2, r5
 8016326:	4b16      	ldr	r3, [pc, #88]	; (8016380 <_vfiprintf_r+0x258>)
 8016328:	a904      	add	r1, sp, #16
 801632a:	4630      	mov	r0, r6
 801632c:	f7fd fcdc 	bl	8013ce8 <_printf_float>
 8016330:	4607      	mov	r7, r0
 8016332:	1c78      	adds	r0, r7, #1
 8016334:	d1d6      	bne.n	80162e4 <_vfiprintf_r+0x1bc>
 8016336:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016338:	07d9      	lsls	r1, r3, #31
 801633a:	d405      	bmi.n	8016348 <_vfiprintf_r+0x220>
 801633c:	89ab      	ldrh	r3, [r5, #12]
 801633e:	059a      	lsls	r2, r3, #22
 8016340:	d402      	bmi.n	8016348 <_vfiprintf_r+0x220>
 8016342:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016344:	f7fd fb6a 	bl	8013a1c <__retarget_lock_release_recursive>
 8016348:	89ab      	ldrh	r3, [r5, #12]
 801634a:	065b      	lsls	r3, r3, #25
 801634c:	f53f af12 	bmi.w	8016174 <_vfiprintf_r+0x4c>
 8016350:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016352:	e711      	b.n	8016178 <_vfiprintf_r+0x50>
 8016354:	ab03      	add	r3, sp, #12
 8016356:	9300      	str	r3, [sp, #0]
 8016358:	462a      	mov	r2, r5
 801635a:	4b09      	ldr	r3, [pc, #36]	; (8016380 <_vfiprintf_r+0x258>)
 801635c:	a904      	add	r1, sp, #16
 801635e:	4630      	mov	r0, r6
 8016360:	f7fd ff66 	bl	8014230 <_printf_i>
 8016364:	e7e4      	b.n	8016330 <_vfiprintf_r+0x208>
 8016366:	bf00      	nop
 8016368:	08016d38 	.word	0x08016d38
 801636c:	08016d58 	.word	0x08016d58
 8016370:	08016d18 	.word	0x08016d18
 8016374:	08016f9c 	.word	0x08016f9c
 8016378:	08016fa6 	.word	0x08016fa6
 801637c:	08013ce9 	.word	0x08013ce9
 8016380:	08016105 	.word	0x08016105
 8016384:	08016fa2 	.word	0x08016fa2

08016388 <__swbuf_r>:
 8016388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801638a:	460e      	mov	r6, r1
 801638c:	4614      	mov	r4, r2
 801638e:	4605      	mov	r5, r0
 8016390:	b118      	cbz	r0, 801639a <__swbuf_r+0x12>
 8016392:	6983      	ldr	r3, [r0, #24]
 8016394:	b90b      	cbnz	r3, 801639a <__swbuf_r+0x12>
 8016396:	f7fd fa7d 	bl	8013894 <__sinit>
 801639a:	4b21      	ldr	r3, [pc, #132]	; (8016420 <__swbuf_r+0x98>)
 801639c:	429c      	cmp	r4, r3
 801639e:	d12b      	bne.n	80163f8 <__swbuf_r+0x70>
 80163a0:	686c      	ldr	r4, [r5, #4]
 80163a2:	69a3      	ldr	r3, [r4, #24]
 80163a4:	60a3      	str	r3, [r4, #8]
 80163a6:	89a3      	ldrh	r3, [r4, #12]
 80163a8:	071a      	lsls	r2, r3, #28
 80163aa:	d52f      	bpl.n	801640c <__swbuf_r+0x84>
 80163ac:	6923      	ldr	r3, [r4, #16]
 80163ae:	b36b      	cbz	r3, 801640c <__swbuf_r+0x84>
 80163b0:	6923      	ldr	r3, [r4, #16]
 80163b2:	6820      	ldr	r0, [r4, #0]
 80163b4:	1ac0      	subs	r0, r0, r3
 80163b6:	6963      	ldr	r3, [r4, #20]
 80163b8:	b2f6      	uxtb	r6, r6
 80163ba:	4283      	cmp	r3, r0
 80163bc:	4637      	mov	r7, r6
 80163be:	dc04      	bgt.n	80163ca <__swbuf_r+0x42>
 80163c0:	4621      	mov	r1, r4
 80163c2:	4628      	mov	r0, r5
 80163c4:	f7ff f85c 	bl	8015480 <_fflush_r>
 80163c8:	bb30      	cbnz	r0, 8016418 <__swbuf_r+0x90>
 80163ca:	68a3      	ldr	r3, [r4, #8]
 80163cc:	3b01      	subs	r3, #1
 80163ce:	60a3      	str	r3, [r4, #8]
 80163d0:	6823      	ldr	r3, [r4, #0]
 80163d2:	1c5a      	adds	r2, r3, #1
 80163d4:	6022      	str	r2, [r4, #0]
 80163d6:	701e      	strb	r6, [r3, #0]
 80163d8:	6963      	ldr	r3, [r4, #20]
 80163da:	3001      	adds	r0, #1
 80163dc:	4283      	cmp	r3, r0
 80163de:	d004      	beq.n	80163ea <__swbuf_r+0x62>
 80163e0:	89a3      	ldrh	r3, [r4, #12]
 80163e2:	07db      	lsls	r3, r3, #31
 80163e4:	d506      	bpl.n	80163f4 <__swbuf_r+0x6c>
 80163e6:	2e0a      	cmp	r6, #10
 80163e8:	d104      	bne.n	80163f4 <__swbuf_r+0x6c>
 80163ea:	4621      	mov	r1, r4
 80163ec:	4628      	mov	r0, r5
 80163ee:	f7ff f847 	bl	8015480 <_fflush_r>
 80163f2:	b988      	cbnz	r0, 8016418 <__swbuf_r+0x90>
 80163f4:	4638      	mov	r0, r7
 80163f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80163f8:	4b0a      	ldr	r3, [pc, #40]	; (8016424 <__swbuf_r+0x9c>)
 80163fa:	429c      	cmp	r4, r3
 80163fc:	d101      	bne.n	8016402 <__swbuf_r+0x7a>
 80163fe:	68ac      	ldr	r4, [r5, #8]
 8016400:	e7cf      	b.n	80163a2 <__swbuf_r+0x1a>
 8016402:	4b09      	ldr	r3, [pc, #36]	; (8016428 <__swbuf_r+0xa0>)
 8016404:	429c      	cmp	r4, r3
 8016406:	bf08      	it	eq
 8016408:	68ec      	ldreq	r4, [r5, #12]
 801640a:	e7ca      	b.n	80163a2 <__swbuf_r+0x1a>
 801640c:	4621      	mov	r1, r4
 801640e:	4628      	mov	r0, r5
 8016410:	f000 f81a 	bl	8016448 <__swsetup_r>
 8016414:	2800      	cmp	r0, #0
 8016416:	d0cb      	beq.n	80163b0 <__swbuf_r+0x28>
 8016418:	f04f 37ff 	mov.w	r7, #4294967295
 801641c:	e7ea      	b.n	80163f4 <__swbuf_r+0x6c>
 801641e:	bf00      	nop
 8016420:	08016d38 	.word	0x08016d38
 8016424:	08016d58 	.word	0x08016d58
 8016428:	08016d18 	.word	0x08016d18

0801642c <__ascii_wctomb>:
 801642c:	b149      	cbz	r1, 8016442 <__ascii_wctomb+0x16>
 801642e:	2aff      	cmp	r2, #255	; 0xff
 8016430:	bf85      	ittet	hi
 8016432:	238a      	movhi	r3, #138	; 0x8a
 8016434:	6003      	strhi	r3, [r0, #0]
 8016436:	700a      	strbls	r2, [r1, #0]
 8016438:	f04f 30ff 	movhi.w	r0, #4294967295
 801643c:	bf98      	it	ls
 801643e:	2001      	movls	r0, #1
 8016440:	4770      	bx	lr
 8016442:	4608      	mov	r0, r1
 8016444:	4770      	bx	lr
	...

08016448 <__swsetup_r>:
 8016448:	4b32      	ldr	r3, [pc, #200]	; (8016514 <__swsetup_r+0xcc>)
 801644a:	b570      	push	{r4, r5, r6, lr}
 801644c:	681d      	ldr	r5, [r3, #0]
 801644e:	4606      	mov	r6, r0
 8016450:	460c      	mov	r4, r1
 8016452:	b125      	cbz	r5, 801645e <__swsetup_r+0x16>
 8016454:	69ab      	ldr	r3, [r5, #24]
 8016456:	b913      	cbnz	r3, 801645e <__swsetup_r+0x16>
 8016458:	4628      	mov	r0, r5
 801645a:	f7fd fa1b 	bl	8013894 <__sinit>
 801645e:	4b2e      	ldr	r3, [pc, #184]	; (8016518 <__swsetup_r+0xd0>)
 8016460:	429c      	cmp	r4, r3
 8016462:	d10f      	bne.n	8016484 <__swsetup_r+0x3c>
 8016464:	686c      	ldr	r4, [r5, #4]
 8016466:	89a3      	ldrh	r3, [r4, #12]
 8016468:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801646c:	0719      	lsls	r1, r3, #28
 801646e:	d42c      	bmi.n	80164ca <__swsetup_r+0x82>
 8016470:	06dd      	lsls	r5, r3, #27
 8016472:	d411      	bmi.n	8016498 <__swsetup_r+0x50>
 8016474:	2309      	movs	r3, #9
 8016476:	6033      	str	r3, [r6, #0]
 8016478:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801647c:	81a3      	strh	r3, [r4, #12]
 801647e:	f04f 30ff 	mov.w	r0, #4294967295
 8016482:	e03e      	b.n	8016502 <__swsetup_r+0xba>
 8016484:	4b25      	ldr	r3, [pc, #148]	; (801651c <__swsetup_r+0xd4>)
 8016486:	429c      	cmp	r4, r3
 8016488:	d101      	bne.n	801648e <__swsetup_r+0x46>
 801648a:	68ac      	ldr	r4, [r5, #8]
 801648c:	e7eb      	b.n	8016466 <__swsetup_r+0x1e>
 801648e:	4b24      	ldr	r3, [pc, #144]	; (8016520 <__swsetup_r+0xd8>)
 8016490:	429c      	cmp	r4, r3
 8016492:	bf08      	it	eq
 8016494:	68ec      	ldreq	r4, [r5, #12]
 8016496:	e7e6      	b.n	8016466 <__swsetup_r+0x1e>
 8016498:	0758      	lsls	r0, r3, #29
 801649a:	d512      	bpl.n	80164c2 <__swsetup_r+0x7a>
 801649c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801649e:	b141      	cbz	r1, 80164b2 <__swsetup_r+0x6a>
 80164a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80164a4:	4299      	cmp	r1, r3
 80164a6:	d002      	beq.n	80164ae <__swsetup_r+0x66>
 80164a8:	4630      	mov	r0, r6
 80164aa:	f7ff fbe9 	bl	8015c80 <_free_r>
 80164ae:	2300      	movs	r3, #0
 80164b0:	6363      	str	r3, [r4, #52]	; 0x34
 80164b2:	89a3      	ldrh	r3, [r4, #12]
 80164b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80164b8:	81a3      	strh	r3, [r4, #12]
 80164ba:	2300      	movs	r3, #0
 80164bc:	6063      	str	r3, [r4, #4]
 80164be:	6923      	ldr	r3, [r4, #16]
 80164c0:	6023      	str	r3, [r4, #0]
 80164c2:	89a3      	ldrh	r3, [r4, #12]
 80164c4:	f043 0308 	orr.w	r3, r3, #8
 80164c8:	81a3      	strh	r3, [r4, #12]
 80164ca:	6923      	ldr	r3, [r4, #16]
 80164cc:	b94b      	cbnz	r3, 80164e2 <__swsetup_r+0x9a>
 80164ce:	89a3      	ldrh	r3, [r4, #12]
 80164d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80164d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80164d8:	d003      	beq.n	80164e2 <__swsetup_r+0x9a>
 80164da:	4621      	mov	r1, r4
 80164dc:	4630      	mov	r0, r6
 80164de:	f000 f84d 	bl	801657c <__smakebuf_r>
 80164e2:	89a0      	ldrh	r0, [r4, #12]
 80164e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80164e8:	f010 0301 	ands.w	r3, r0, #1
 80164ec:	d00a      	beq.n	8016504 <__swsetup_r+0xbc>
 80164ee:	2300      	movs	r3, #0
 80164f0:	60a3      	str	r3, [r4, #8]
 80164f2:	6963      	ldr	r3, [r4, #20]
 80164f4:	425b      	negs	r3, r3
 80164f6:	61a3      	str	r3, [r4, #24]
 80164f8:	6923      	ldr	r3, [r4, #16]
 80164fa:	b943      	cbnz	r3, 801650e <__swsetup_r+0xc6>
 80164fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016500:	d1ba      	bne.n	8016478 <__swsetup_r+0x30>
 8016502:	bd70      	pop	{r4, r5, r6, pc}
 8016504:	0781      	lsls	r1, r0, #30
 8016506:	bf58      	it	pl
 8016508:	6963      	ldrpl	r3, [r4, #20]
 801650a:	60a3      	str	r3, [r4, #8]
 801650c:	e7f4      	b.n	80164f8 <__swsetup_r+0xb0>
 801650e:	2000      	movs	r0, #0
 8016510:	e7f7      	b.n	8016502 <__swsetup_r+0xba>
 8016512:	bf00      	nop
 8016514:	2000039c 	.word	0x2000039c
 8016518:	08016d38 	.word	0x08016d38
 801651c:	08016d58 	.word	0x08016d58
 8016520:	08016d18 	.word	0x08016d18

08016524 <abort>:
 8016524:	b508      	push	{r3, lr}
 8016526:	2006      	movs	r0, #6
 8016528:	f000 f898 	bl	801665c <raise>
 801652c:	2001      	movs	r0, #1
 801652e:	f7ee fc89 	bl	8004e44 <_exit>

08016532 <__swhatbuf_r>:
 8016532:	b570      	push	{r4, r5, r6, lr}
 8016534:	460e      	mov	r6, r1
 8016536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801653a:	2900      	cmp	r1, #0
 801653c:	b096      	sub	sp, #88	; 0x58
 801653e:	4614      	mov	r4, r2
 8016540:	461d      	mov	r5, r3
 8016542:	da08      	bge.n	8016556 <__swhatbuf_r+0x24>
 8016544:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016548:	2200      	movs	r2, #0
 801654a:	602a      	str	r2, [r5, #0]
 801654c:	061a      	lsls	r2, r3, #24
 801654e:	d410      	bmi.n	8016572 <__swhatbuf_r+0x40>
 8016550:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016554:	e00e      	b.n	8016574 <__swhatbuf_r+0x42>
 8016556:	466a      	mov	r2, sp
 8016558:	f000 f89c 	bl	8016694 <_fstat_r>
 801655c:	2800      	cmp	r0, #0
 801655e:	dbf1      	blt.n	8016544 <__swhatbuf_r+0x12>
 8016560:	9a01      	ldr	r2, [sp, #4]
 8016562:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016566:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801656a:	425a      	negs	r2, r3
 801656c:	415a      	adcs	r2, r3
 801656e:	602a      	str	r2, [r5, #0]
 8016570:	e7ee      	b.n	8016550 <__swhatbuf_r+0x1e>
 8016572:	2340      	movs	r3, #64	; 0x40
 8016574:	2000      	movs	r0, #0
 8016576:	6023      	str	r3, [r4, #0]
 8016578:	b016      	add	sp, #88	; 0x58
 801657a:	bd70      	pop	{r4, r5, r6, pc}

0801657c <__smakebuf_r>:
 801657c:	898b      	ldrh	r3, [r1, #12]
 801657e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016580:	079d      	lsls	r5, r3, #30
 8016582:	4606      	mov	r6, r0
 8016584:	460c      	mov	r4, r1
 8016586:	d507      	bpl.n	8016598 <__smakebuf_r+0x1c>
 8016588:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801658c:	6023      	str	r3, [r4, #0]
 801658e:	6123      	str	r3, [r4, #16]
 8016590:	2301      	movs	r3, #1
 8016592:	6163      	str	r3, [r4, #20]
 8016594:	b002      	add	sp, #8
 8016596:	bd70      	pop	{r4, r5, r6, pc}
 8016598:	ab01      	add	r3, sp, #4
 801659a:	466a      	mov	r2, sp
 801659c:	f7ff ffc9 	bl	8016532 <__swhatbuf_r>
 80165a0:	9900      	ldr	r1, [sp, #0]
 80165a2:	4605      	mov	r5, r0
 80165a4:	4630      	mov	r0, r6
 80165a6:	f7fd fa8b 	bl	8013ac0 <_malloc_r>
 80165aa:	b948      	cbnz	r0, 80165c0 <__smakebuf_r+0x44>
 80165ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80165b0:	059a      	lsls	r2, r3, #22
 80165b2:	d4ef      	bmi.n	8016594 <__smakebuf_r+0x18>
 80165b4:	f023 0303 	bic.w	r3, r3, #3
 80165b8:	f043 0302 	orr.w	r3, r3, #2
 80165bc:	81a3      	strh	r3, [r4, #12]
 80165be:	e7e3      	b.n	8016588 <__smakebuf_r+0xc>
 80165c0:	4b0d      	ldr	r3, [pc, #52]	; (80165f8 <__smakebuf_r+0x7c>)
 80165c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80165c4:	89a3      	ldrh	r3, [r4, #12]
 80165c6:	6020      	str	r0, [r4, #0]
 80165c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80165cc:	81a3      	strh	r3, [r4, #12]
 80165ce:	9b00      	ldr	r3, [sp, #0]
 80165d0:	6163      	str	r3, [r4, #20]
 80165d2:	9b01      	ldr	r3, [sp, #4]
 80165d4:	6120      	str	r0, [r4, #16]
 80165d6:	b15b      	cbz	r3, 80165f0 <__smakebuf_r+0x74>
 80165d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80165dc:	4630      	mov	r0, r6
 80165de:	f000 f86b 	bl	80166b8 <_isatty_r>
 80165e2:	b128      	cbz	r0, 80165f0 <__smakebuf_r+0x74>
 80165e4:	89a3      	ldrh	r3, [r4, #12]
 80165e6:	f023 0303 	bic.w	r3, r3, #3
 80165ea:	f043 0301 	orr.w	r3, r3, #1
 80165ee:	81a3      	strh	r3, [r4, #12]
 80165f0:	89a0      	ldrh	r0, [r4, #12]
 80165f2:	4305      	orrs	r5, r0
 80165f4:	81a5      	strh	r5, [r4, #12]
 80165f6:	e7cd      	b.n	8016594 <__smakebuf_r+0x18>
 80165f8:	0801382d 	.word	0x0801382d

080165fc <_malloc_usable_size_r>:
 80165fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016600:	1f18      	subs	r0, r3, #4
 8016602:	2b00      	cmp	r3, #0
 8016604:	bfbc      	itt	lt
 8016606:	580b      	ldrlt	r3, [r1, r0]
 8016608:	18c0      	addlt	r0, r0, r3
 801660a:	4770      	bx	lr

0801660c <_raise_r>:
 801660c:	291f      	cmp	r1, #31
 801660e:	b538      	push	{r3, r4, r5, lr}
 8016610:	4604      	mov	r4, r0
 8016612:	460d      	mov	r5, r1
 8016614:	d904      	bls.n	8016620 <_raise_r+0x14>
 8016616:	2316      	movs	r3, #22
 8016618:	6003      	str	r3, [r0, #0]
 801661a:	f04f 30ff 	mov.w	r0, #4294967295
 801661e:	bd38      	pop	{r3, r4, r5, pc}
 8016620:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016622:	b112      	cbz	r2, 801662a <_raise_r+0x1e>
 8016624:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016628:	b94b      	cbnz	r3, 801663e <_raise_r+0x32>
 801662a:	4620      	mov	r0, r4
 801662c:	f000 f830 	bl	8016690 <_getpid_r>
 8016630:	462a      	mov	r2, r5
 8016632:	4601      	mov	r1, r0
 8016634:	4620      	mov	r0, r4
 8016636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801663a:	f000 b817 	b.w	801666c <_kill_r>
 801663e:	2b01      	cmp	r3, #1
 8016640:	d00a      	beq.n	8016658 <_raise_r+0x4c>
 8016642:	1c59      	adds	r1, r3, #1
 8016644:	d103      	bne.n	801664e <_raise_r+0x42>
 8016646:	2316      	movs	r3, #22
 8016648:	6003      	str	r3, [r0, #0]
 801664a:	2001      	movs	r0, #1
 801664c:	e7e7      	b.n	801661e <_raise_r+0x12>
 801664e:	2400      	movs	r4, #0
 8016650:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016654:	4628      	mov	r0, r5
 8016656:	4798      	blx	r3
 8016658:	2000      	movs	r0, #0
 801665a:	e7e0      	b.n	801661e <_raise_r+0x12>

0801665c <raise>:
 801665c:	4b02      	ldr	r3, [pc, #8]	; (8016668 <raise+0xc>)
 801665e:	4601      	mov	r1, r0
 8016660:	6818      	ldr	r0, [r3, #0]
 8016662:	f7ff bfd3 	b.w	801660c <_raise_r>
 8016666:	bf00      	nop
 8016668:	2000039c 	.word	0x2000039c

0801666c <_kill_r>:
 801666c:	b538      	push	{r3, r4, r5, lr}
 801666e:	4d07      	ldr	r5, [pc, #28]	; (801668c <_kill_r+0x20>)
 8016670:	2300      	movs	r3, #0
 8016672:	4604      	mov	r4, r0
 8016674:	4608      	mov	r0, r1
 8016676:	4611      	mov	r1, r2
 8016678:	602b      	str	r3, [r5, #0]
 801667a:	f7ee fbd3 	bl	8004e24 <_kill>
 801667e:	1c43      	adds	r3, r0, #1
 8016680:	d102      	bne.n	8016688 <_kill_r+0x1c>
 8016682:	682b      	ldr	r3, [r5, #0]
 8016684:	b103      	cbz	r3, 8016688 <_kill_r+0x1c>
 8016686:	6023      	str	r3, [r4, #0]
 8016688:	bd38      	pop	{r3, r4, r5, pc}
 801668a:	bf00      	nop
 801668c:	20009850 	.word	0x20009850

08016690 <_getpid_r>:
 8016690:	f7ee bbc0 	b.w	8004e14 <_getpid>

08016694 <_fstat_r>:
 8016694:	b538      	push	{r3, r4, r5, lr}
 8016696:	4d07      	ldr	r5, [pc, #28]	; (80166b4 <_fstat_r+0x20>)
 8016698:	2300      	movs	r3, #0
 801669a:	4604      	mov	r4, r0
 801669c:	4608      	mov	r0, r1
 801669e:	4611      	mov	r1, r2
 80166a0:	602b      	str	r3, [r5, #0]
 80166a2:	f7ee fc1e 	bl	8004ee2 <_fstat>
 80166a6:	1c43      	adds	r3, r0, #1
 80166a8:	d102      	bne.n	80166b0 <_fstat_r+0x1c>
 80166aa:	682b      	ldr	r3, [r5, #0]
 80166ac:	b103      	cbz	r3, 80166b0 <_fstat_r+0x1c>
 80166ae:	6023      	str	r3, [r4, #0]
 80166b0:	bd38      	pop	{r3, r4, r5, pc}
 80166b2:	bf00      	nop
 80166b4:	20009850 	.word	0x20009850

080166b8 <_isatty_r>:
 80166b8:	b538      	push	{r3, r4, r5, lr}
 80166ba:	4d06      	ldr	r5, [pc, #24]	; (80166d4 <_isatty_r+0x1c>)
 80166bc:	2300      	movs	r3, #0
 80166be:	4604      	mov	r4, r0
 80166c0:	4608      	mov	r0, r1
 80166c2:	602b      	str	r3, [r5, #0]
 80166c4:	f7ee fc1d 	bl	8004f02 <_isatty>
 80166c8:	1c43      	adds	r3, r0, #1
 80166ca:	d102      	bne.n	80166d2 <_isatty_r+0x1a>
 80166cc:	682b      	ldr	r3, [r5, #0]
 80166ce:	b103      	cbz	r3, 80166d2 <_isatty_r+0x1a>
 80166d0:	6023      	str	r3, [r4, #0]
 80166d2:	bd38      	pop	{r3, r4, r5, pc}
 80166d4:	20009850 	.word	0x20009850

080166d8 <_init>:
 80166d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166da:	bf00      	nop
 80166dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80166de:	bc08      	pop	{r3}
 80166e0:	469e      	mov	lr, r3
 80166e2:	4770      	bx	lr

080166e4 <_fini>:
 80166e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166e6:	bf00      	nop
 80166e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80166ea:	bc08      	pop	{r3}
 80166ec:	469e      	mov	lr, r3
 80166ee:	4770      	bx	lr
