set a(0-1438) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-1437 XREFS 73020 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1439) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-1437 XREFS 73021 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1440) {NAME asn(acc#15(0))#1 TYPE ASSIGN PAR 0-1437 XREFS 73022 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1441) {NAME asn(acc#15(1))#1 TYPE ASSIGN PAR 0-1437 XREFS 73023 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1442) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-1437 XREFS 73024 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1443) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-1437 XREFS 73025 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1444) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-1437 XREFS 73026 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1445) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-1437 XREFS 73027 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{258 0 0-1447 {}}} CYCLES {}}
set a(0-1446) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-1437 XREFS 73028 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1447 {}}} SUCCS {{259 0 0-1447 {}}} CYCLES {}}
set a(0-1448) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73029 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-2037 {}}} CYCLES {}}
set a(0-1449) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73030 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-2013 {}}} CYCLES {}}
set a(0-1450) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73031 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-1989 {}}} CYCLES {}}
set a(0-1451) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73032 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-1965 {}}} CYCLES {}}
set a(0-1452) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73033 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-1939 {}}} CYCLES {}}
set a(0-1453) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73034 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-1868 {}}} CYCLES {}}
set a(0-1454) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73035 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-1849 {}}} CYCLES {}}
set a(0-1455) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73036 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-1838 {}}} CYCLES {}}
set a(0-1456) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73037 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-1819 {}}} CYCLES {}}
set a(0-1457) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-1447 XREFS 73038 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {} SUCCS {{258 0 0-1794 {}}} CYCLES {}}
set a(0-1458) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-1447 XREFS 73039 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-1792 {}}} CYCLES {}}
set a(0-1459) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-1447 XREFS 73040 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {} SUCCS {{258 0 0-1757 {}}} CYCLES {}}
set a(0-1460) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-1447 XREFS 73041 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-1755 {}}} CYCLES {}}
set a(0-1461) {NAME acc:asn(acc#15(1).sva#2) TYPE ASSIGN PAR 0-1447 XREFS 73042 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.2615175} PREDS {} SUCCS {{258 0 0-1720 {}}} CYCLES {}}
set a(0-1462) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73043 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {} SUCCS {{258 0 0-1717 {}}} CYCLES {}}
set a(0-1463) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73044 LOC {0 1.0 1 0.54301 1 0.54301 2 0.07436915} PREDS {} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1464) {NAME acc:asn(acc#15(0).sva#2) TYPE ASSIGN PAR 0-1447 XREFS 73045 LOC {0 1.0 1 0.640514975 1 0.640514975 2 0.2615175} PREDS {} SUCCS {{258 0 0-1693 {}}} CYCLES {}}
set a(0-1465) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73046 LOC {0 1.0 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {} SUCCS {{258 0 0-1690 {}}} CYCLES {}}
set a(0-1466) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73047 LOC {0 1.0 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {} SUCCS {{258 0 0-1683 {}}} CYCLES {}}
set a(0-1467) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1447 XREFS 73048 LOC {0 1.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{258 0 0-1664 {}}} CYCLES {}}
set a(0-1468) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-1447 XREFS 73049 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.47852382499999996} PREDS {{262 0 0-2060 {}}} SUCCS {{256 0 0-2060 {}} {258 0 0-2061 {}}} CYCLES {}}
set a(0-1469) {NAME MAC1:asn TYPE ASSIGN PAR 0-1447 XREFS 73050 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1470 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1470) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-1447 XREFS 73051 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{259 0 0-1469 {}}} SUCCS {{258 0 0-1473 {}}} CYCLES {}}
set a(0-1471) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-1447 XREFS 73052 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1472 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1472) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-1447 XREFS 73053 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{259 0 0-1471 {}}} SUCCS {{259 0 0-1473 {}}} CYCLES {}}
set a(0-1473) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1447 XREFS 73054 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.5598630533364113} PREDS {{258 0 0-1470 {}} {259 0 0-1472 {}}} SUCCS {{258 0 0-1479 {}}} CYCLES {}}
set a(0-1474) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73055 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {} SUCCS {{259 0 0-1475 {}}} CYCLES {}}
set a(0-1475) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-1447 XREFS 73056 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {{259 0 0-1474 {}}} SUCCS {{258 0 0-1478 {}}} CYCLES {}}
set a(0-1476) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73057 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {} SUCCS {{259 0 0-1477 {}}} CYCLES {}}
set a(0-1477) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-1447 XREFS 73058 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {{259 0 0-1476 {}}} SUCCS {{259 0 0-1478 {}}} CYCLES {}}
set a(0-1478) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1447 XREFS 73059 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.5598630533364113} PREDS {{258 0 0-1475 {}} {259 0 0-1477 {}}} SUCCS {{259 0 0-1479 {}}} CYCLES {}}
set a(0-1479) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73060 LOC {1 0.081339275 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.6453889813734284} PREDS {{258 0 0-1473 {}} {259 0 0-1478 {}}} SUCCS {{258 0 0-1487 {}}} CYCLES {}}
set a(0-1480) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-1447 XREFS 73061 LOC {0 1.0 0 1.0 0 1.0 1 0.5598631} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1481 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1481) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-1447 XREFS 73062 LOC {0 1.0 0 1.0 0 1.0 1 0.5598631} PREDS {{259 0 0-1480 {}}} SUCCS {{259 0 0-1482 {}}} CYCLES {}}
set a(0-1482) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-1447 XREFS 73063 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-1481 {}}} SUCCS {{258 0 0-1486 {}}} CYCLES {}}
set a(0-1483) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-1447 XREFS 73064 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1484 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1484) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-1447 XREFS 73065 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-1483 {}}} SUCCS {{259 0 0-1485 {}}} CYCLES {}}
set a(0-1485) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-1447 XREFS 73066 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-1484 {}}} SUCCS {{259 0 0-1486 {}}} CYCLES {}}
set a(0-1486) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73067 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.6453889813734284} PREDS {{258 0 0-1482 {}} {259 0 0-1485 {}}} SUCCS {{259 0 0-1487 {}}} CYCLES {}}
set a(0-1487) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73068 LOC {1 0.1668652 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.7350323534997776} PREDS {{258 0 0-1479 {}} {259 0 0-1486 {}}} SUCCS {{258 0 0-1499 {}}} CYCLES {}}
set a(0-1488) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-1447 XREFS 73069 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1489 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1489) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-1447 XREFS 73070 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-1488 {}}} SUCCS {{259 0 0-1490 {}}} CYCLES {}}
set a(0-1490) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-1447 XREFS 73071 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-1489 {}}} SUCCS {{258 0 0-1494 {}}} CYCLES {}}
set a(0-1491) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73072 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {} SUCCS {{259 0 0-1492 {}}} CYCLES {}}
set a(0-1492) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-1447 XREFS 73073 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-1491 {}}} SUCCS {{259 0 0-1493 {}}} CYCLES {}}
set a(0-1493) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-1447 XREFS 73074 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-1492 {}}} SUCCS {{259 0 0-1494 {}}} CYCLES {}}
set a(0-1494) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73075 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.6453889813734284} PREDS {{258 0 0-1490 {}} {259 0 0-1493 {}}} SUCCS {{258 0 0-1498 {}}} CYCLES {}}
set a(0-1495) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-1447 XREFS 73076 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.645389025} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1496 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1496) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-1447 XREFS 73077 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.645389025} PREDS {{259 0 0-1495 {}}} SUCCS {{259 0 0-1497 {}}} CYCLES {}}
set a(0-1497) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-1447 XREFS 73078 LOC {0 1.0 1 0.188399025 1 0.188399025 1 0.645389025} PREDS {{259 0 0-1496 {}}} SUCCS {{259 0 0-1498 {}}} CYCLES {}}
set a(0-1498) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73079 LOC {1 0.085525925 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.7350323534997776} PREDS {{258 0 0-1494 {}} {259 0 0-1497 {}}} SUCCS {{259 0 0-1499 {}}} CYCLES {}}
set a(0-1499) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-1447 XREFS 73080 LOC {1 0.25650857499999996 1 0.27804239999999997 1 0.27804239999999997 1 0.37174506205035807 1 0.8287350620503581} PREDS {{258 0 0-1487 {}} {259 0 0-1498 {}}} SUCCS {{259 0 0-1500 {}}} CYCLES {}}
set a(0-1500) {NAME MAC1:slc TYPE READSLICE PAR 0-1447 XREFS 73081 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.8287351} PREDS {{259 0 0-1499 {}}} SUCCS {{258 0 0-1673 {}} {258 0 0-1677 {}} {258 0 0-1694 {}} {258 0 0-2039 {}}} CYCLES {}}
set a(0-1501) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-1447 XREFS 73082 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1502 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1502) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-1447 XREFS 73083 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{259 0 0-1501 {}}} SUCCS {{258 0 0-1505 {}}} CYCLES {}}
set a(0-1503) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-1447 XREFS 73084 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1504 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1504) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-1447 XREFS 73085 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{259 0 0-1503 {}}} SUCCS {{259 0 0-1505 {}}} CYCLES {}}
set a(0-1505) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1447 XREFS 73086 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.6454955033364113} PREDS {{258 0 0-1502 {}} {259 0 0-1504 {}}} SUCCS {{258 0 0-1511 {}}} CYCLES {}}
set a(0-1506) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73087 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {} SUCCS {{259 0 0-1507 {}}} CYCLES {}}
set a(0-1507) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-1447 XREFS 73088 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {{259 0 0-1506 {}}} SUCCS {{258 0 0-1510 {}}} CYCLES {}}
set a(0-1508) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73089 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {} SUCCS {{259 0 0-1509 {}}} CYCLES {}}
set a(0-1509) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-1447 XREFS 73090 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {{259 0 0-1508 {}}} SUCCS {{259 0 0-1510 {}}} CYCLES {}}
set a(0-1510) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1447 XREFS 73091 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.6454955033364113} PREDS {{258 0 0-1507 {}} {259 0 0-1509 {}}} SUCCS {{259 0 0-1511 {}}} CYCLES {}}
set a(0-1511) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73092 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.7310214313734282} PREDS {{258 0 0-1505 {}} {259 0 0-1510 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1512) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-1447 XREFS 73093 LOC {0 1.0 0 1.0 0 1.0 1 0.6454955499999999} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1513 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1513) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-1447 XREFS 73094 LOC {0 1.0 0 1.0 0 1.0 1 0.6454955499999999} PREDS {{259 0 0-1512 {}}} SUCCS {{259 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {NAME MAC1:conc TYPE CONCATENATE PAR 0-1447 XREFS 73095 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-1513 {}}} SUCCS {{258 0 0-1518 {}}} CYCLES {}}
set a(0-1515) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-1447 XREFS 73096 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1516 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1516) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-1447 XREFS 73097 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{259 0 0-1515 {}}} SUCCS {{259 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-1447 XREFS 73098 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-1516 {}}} SUCCS {{259 0 0-1518 {}}} CYCLES {}}
set a(0-1518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73099 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.7310214313734282} PREDS {{258 0 0-1514 {}} {259 0 0-1517 {}}} SUCCS {{259 0 0-1519 {}}} CYCLES {}}
set a(0-1519) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73100 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.8206648034997776} PREDS {{258 0 0-1511 {}} {259 0 0-1518 {}}} SUCCS {{258 0 0-1531 {}}} CYCLES {}}
set a(0-1520) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-1447 XREFS 73101 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1521 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1521) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-1447 XREFS 73102 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{259 0 0-1520 {}}} SUCCS {{259 0 0-1522 {}}} CYCLES {}}
set a(0-1522) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-1447 XREFS 73103 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-1521 {}}} SUCCS {{258 0 0-1526 {}}} CYCLES {}}
set a(0-1523) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73104 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {} SUCCS {{259 0 0-1524 {}}} CYCLES {}}
set a(0-1524) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-1447 XREFS 73105 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-1523 {}}} SUCCS {{259 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-1447 XREFS 73106 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-1524 {}}} SUCCS {{259 0 0-1526 {}}} CYCLES {}}
set a(0-1526) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73107 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.7310214313734282} PREDS {{258 0 0-1522 {}} {259 0 0-1525 {}}} SUCCS {{258 0 0-1530 {}}} CYCLES {}}
set a(0-1527) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-1447 XREFS 73108 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.7310214749999999} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1528 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1528) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-1447 XREFS 73109 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.7310214749999999} PREDS {{259 0 0-1527 {}}} SUCCS {{259 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-1447 XREFS 73110 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 1 0.7310214749999999} PREDS {{259 0 0-1528 {}}} SUCCS {{259 0 0-1530 {}}} CYCLES {}}
set a(0-1530) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73111 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.8206648034997776} PREDS {{258 0 0-1526 {}} {259 0 0-1529 {}}} SUCCS {{259 0 0-1531 {}}} CYCLES {}}
set a(0-1531) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-1447 XREFS 73112 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 1 0.9143675120503582} PREDS {{258 0 0-1519 {}} {259 0 0-1530 {}}} SUCCS {{259 0 0-1532 {}}} CYCLES {}}
set a(0-1532) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-1447 XREFS 73113 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{259 0 0-1531 {}}} SUCCS {{258 0 0-1685 {}} {258 0 0-1699 {}} {258 0 0-2049 {}}} CYCLES {}}
set a(0-1533) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-1447 XREFS 73114 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1534 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1534) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-1447 XREFS 73115 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1533 {}}} SUCCS {{258 0 0-1537 {}}} CYCLES {}}
set a(0-1535) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-1447 XREFS 73116 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1536 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1536) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-1447 XREFS 73117 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1535 {}}} SUCCS {{259 0 0-1537 {}}} CYCLES {}}
set a(0-1537) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1447 XREFS 73118 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.7311279533364112} PREDS {{258 0 0-1534 {}} {259 0 0-1536 {}}} SUCCS {{258 0 0-1543 {}}} CYCLES {}}
set a(0-1538) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73119 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {} SUCCS {{259 0 0-1539 {}}} CYCLES {}}
set a(0-1539) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-1447 XREFS 73120 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {{259 0 0-1538 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1540) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73121 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {} SUCCS {{259 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-1447 XREFS 73122 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {{259 0 0-1540 {}}} SUCCS {{259 0 0-1542 {}}} CYCLES {}}
set a(0-1542) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1447 XREFS 73123 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.7311279533364112} PREDS {{258 0 0-1539 {}} {259 0 0-1541 {}}} SUCCS {{259 0 0-1543 {}}} CYCLES {}}
set a(0-1543) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73124 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.8166538813734283} PREDS {{258 0 0-1537 {}} {259 0 0-1542 {}}} SUCCS {{258 0 0-1551 {}}} CYCLES {}}
set a(0-1544) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-1447 XREFS 73125 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{262 0 0-2061 {}}} SUCCS {{259 0 0-1545 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1545) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-1447 XREFS 73126 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{259 0 0-1544 {}}} SUCCS {{259 0 0-1546 {}}} CYCLES {}}
set a(0-1546) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-1447 XREFS 73127 LOC {0 1.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-1545 {}}} SUCCS {{258 0 0-1550 {}}} CYCLES {}}
set a(0-1547) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-1447 XREFS 73128 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1548 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1548) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-1447 XREFS 73129 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{259 0 0-1547 {}}} SUCCS {{259 0 0-1549 {}}} CYCLES {}}
set a(0-1549) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-1447 XREFS 73130 LOC {0 1.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-1548 {}}} SUCCS {{259 0 0-1550 {}}} CYCLES {}}
set a(0-1550) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73131 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.8166538813734283} PREDS {{258 0 0-1546 {}} {259 0 0-1549 {}}} SUCCS {{259 0 0-1551 {}}} CYCLES {}}
set a(0-1551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73132 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.9062972534997776} PREDS {{258 0 0-1543 {}} {259 0 0-1550 {}}} SUCCS {{258 0 0-1563 {}}} CYCLES {}}
set a(0-1552) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-1447 XREFS 73133 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1553 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1553) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-1447 XREFS 73134 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{259 0 0-1552 {}}} SUCCS {{259 0 0-1554 {}}} CYCLES {}}
set a(0-1554) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-1447 XREFS 73135 LOC {0 1.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-1553 {}}} SUCCS {{258 0 0-1558 {}}} CYCLES {}}
set a(0-1555) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73136 LOC {1 0.0 1 0.274138 1 0.274138 1 0.731128} PREDS {} SUCCS {{259 0 0-1556 {}}} CYCLES {}}
set a(0-1556) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-1447 XREFS 73137 LOC {1 0.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-1555 {}}} SUCCS {{259 0 0-1557 {}}} CYCLES {}}
set a(0-1557) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-1447 XREFS 73138 LOC {1 0.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-1556 {}}} SUCCS {{259 0 0-1558 {}}} CYCLES {}}
set a(0-1558) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73139 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.8166538813734283} PREDS {{258 0 0-1554 {}} {259 0 0-1557 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1559) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-1447 XREFS 73140 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.816653925} PREDS {{262 0 0-2060 {}}} SUCCS {{259 0 0-1560 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1560) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-1447 XREFS 73141 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.816653925} PREDS {{259 0 0-1559 {}}} SUCCS {{259 0 0-1561 {}}} CYCLES {}}
set a(0-1561) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-1447 XREFS 73142 LOC {0 1.0 1 0.359663925 1 0.359663925 1 0.816653925} PREDS {{259 0 0-1560 {}}} SUCCS {{259 0 0-1562 {}}} CYCLES {}}
set a(0-1562) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73143 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.9062972534997776} PREDS {{258 0 0-1558 {}} {259 0 0-1561 {}}} SUCCS {{259 0 0-1563 {}}} CYCLES {}}
set a(0-1563) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-1447 XREFS 73144 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 1 0.9999999620503581} PREDS {{258 0 0-1551 {}} {259 0 0-1562 {}}} SUCCS {{259 0 0-1564 {}}} CYCLES {}}
set a(0-1564) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-1447 XREFS 73145 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.07436915} PREDS {{259 0 0-1563 {}}} SUCCS {{258 0 0-1707 {}} {258 0 0-1711 {}} {258 0 0-2052 {}}} CYCLES {}}
set a(0-1565) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73146 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {} SUCCS {{259 0 0-1566 {}}} CYCLES {}}
set a(0-1566) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1447 XREFS 73147 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {{259 0 0-1565 {}}} SUCCS {{259 0 0-1567 {}}} CYCLES {}}
set a(0-1567) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-1447 XREFS 73148 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {{259 0 0-1566 {}}} SUCCS {{258 0 0-1578 {}}} CYCLES {}}
set a(0-1568) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73149 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {} SUCCS {{259 0 0-1569 {}}} CYCLES {}}
set a(0-1569) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1447 XREFS 73150 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-1568 {}}} SUCCS {{259 0 0-1570 {}}} CYCLES {}}
set a(0-1570) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-1447 XREFS 73151 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-1569 {}}} SUCCS {{258 0 0-1576 {}}} CYCLES {}}
set a(0-1571) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73152 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {} SUCCS {{259 0 0-1572 {}}} CYCLES {}}
set a(0-1572) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1447 XREFS 73153 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-1571 {}}} SUCCS {{258 0 0-1575 {}}} CYCLES {}}
set a(0-1573) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73154 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {} SUCCS {{259 0 0-1574 {}}} CYCLES {}}
set a(0-1574) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1447 XREFS 73155 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-1573 {}}} SUCCS {{259 0 0-1575 {}}} CYCLES {}}
set a(0-1575) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-1447 XREFS 73156 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{258 0 0-1572 {}} {259 0 0-1574 {}}} SUCCS {{259 0 0-1576 {}}} CYCLES {}}
set a(0-1576) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1447 XREFS 73157 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.3382508451789505 1 0.9515553201789504} PREDS {{258 0 0-1570 {}} {259 0 0-1575 {}}} SUCCS {{259 0 0-1577 {}}} CYCLES {}}
set a(0-1577) {NAME if#3:slc TYPE READSLICE PAR 0-1447 XREFS 73158 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {{259 0 0-1576 {}}} SUCCS {{259 0 0-1578 {}}} CYCLES {}}
set a(0-1578) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73159 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.386695484496936 1 0.999999959496936} PREDS {{258 0 0-1567 {}} {259 0 0-1577 {}}} SUCCS {{258 0 0-1593 {}}} CYCLES {}}
set a(0-1579) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73160 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {} SUCCS {{259 0 0-1580 {}}} CYCLES {}}
set a(0-1580) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1447 XREFS 73161 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1579 {}}} SUCCS {{259 0 0-1581 {}}} CYCLES {}}
set a(0-1581) {NAME if#3:not#1 TYPE NOT PAR 0-1447 XREFS 73162 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1580 {}}} SUCCS {{259 0 0-1582 {}}} CYCLES {}}
set a(0-1582) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-1447 XREFS 73163 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1581 {}}} SUCCS {{259 0 0-1583 {}}} CYCLES {}}
set a(0-1583) {NAME if#3:conc TYPE CONCATENATE PAR 0-1447 XREFS 73164 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1582 {}}} SUCCS {{258 0 0-1591 {}}} CYCLES {}}
set a(0-1584) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73165 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {} SUCCS {{259 0 0-1585 {}}} CYCLES {}}
set a(0-1585) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1447 XREFS 73166 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1584 {}}} SUCCS {{259 0 0-1586 {}}} CYCLES {}}
set a(0-1586) {NAME if#3:not#2 TYPE NOT PAR 0-1447 XREFS 73167 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1585 {}}} SUCCS {{259 0 0-1587 {}}} CYCLES {}}
set a(0-1587) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-1447 XREFS 73168 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1586 {}}} SUCCS {{258 0 0-1590 {}}} CYCLES {}}
set a(0-1588) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73169 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {} SUCCS {{259 0 0-1589 {}}} CYCLES {}}
set a(0-1589) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1447 XREFS 73170 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-1588 {}}} SUCCS {{259 0 0-1590 {}}} CYCLES {}}
set a(0-1590) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-1447 XREFS 73171 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{258 0 0-1587 {}} {259 0 0-1589 {}}} SUCCS {{259 0 0-1591 {}}} CYCLES {}}
set a(0-1591) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1447 XREFS 73172 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.386695484496936 1 0.999999959496936} PREDS {{258 0 0-1583 {}} {259 0 0-1590 {}}} SUCCS {{259 0 0-1592 {}}} CYCLES {}}
set a(0-1592) {NAME if#3:slc#1 TYPE READSLICE PAR 0-1447 XREFS 73173 LOC {1 0.05859975 1 0.386695525 1 0.386695525 2 0.00769805} PREDS {{259 0 0-1591 {}}} SUCCS {{259 0 0-1593 {}}} CYCLES {}}
set a(0-1593) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#16 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73174 LOC {1 0.1017917 1 0.386695525 1 0.386695525 1 0.43514010949693605 2 0.05614263449693606} PREDS {{258 0 0-1578 {}} {259 0 0-1592 {}}} SUCCS {{259 0 0-1594 {}} {258 0 0-1598 {}} {258 0 0-1599 {}} {258 0 0-1603 {}}} CYCLES {}}
set a(0-1594) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-1447 XREFS 73175 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-1593 {}}} SUCCS {{259 0 0-1595 {}}} CYCLES {}}
set a(0-1595) {NAME if#3:not#3 TYPE NOT PAR 0-1447 XREFS 73176 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-1594 {}}} SUCCS {{259 0 0-1596 {}}} CYCLES {}}
set a(0-1596) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-1447 XREFS 73177 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-1595 {}}} SUCCS {{259 0 0-1597 {}}} CYCLES {}}
set a(0-1597) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-1447 XREFS 73178 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-1596 {}}} SUCCS {{258 0 0-1601 {}}} CYCLES {}}
set a(0-1598) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-1447 XREFS 73179 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{258 0 0-1593 {}}} SUCCS {{258 0 0-1600 {}}} CYCLES {}}
set a(0-1599) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-1447 XREFS 73180 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{258 0 0-1593 {}}} SUCCS {{259 0 0-1600 {}}} CYCLES {}}
set a(0-1600) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-1447 XREFS 73181 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{258 0 0-1598 {}} {259 0 0-1599 {}}} SUCCS {{259 0 0-1601 {}}} CYCLES {}}
set a(0-1601) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73182 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.48358473449693606 2 0.10458725949693606} PREDS {{258 0 0-1597 {}} {259 0 0-1600 {}}} SUCCS {{259 0 0-1602 {}}} CYCLES {}}
set a(0-1602) {NAME if#3:slc#2 TYPE READSLICE PAR 0-1447 XREFS 73183 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 2 0.1045873} PREDS {{259 0 0-1601 {}}} SUCCS {{258 0 0-1605 {}}} CYCLES {}}
set a(0-1603) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-1447 XREFS 73184 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.1045873} PREDS {{258 0 0-1593 {}}} SUCCS {{259 0 0-1604 {}}} CYCLES {}}
set a(0-1604) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-1447 XREFS 73185 LOC {1 0.150236325 1 0.48358477499999997 1 0.48358477499999997 2 0.1045873} PREDS {{259 0 0-1603 {}}} SUCCS {{259 0 0-1605 {}}} CYCLES {}}
set a(0-1605) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1447 XREFS 73186 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 1 0.5369317951789505 2 0.15793432017895048} PREDS {{258 0 0-1602 {}} {259 0 0-1604 {}}} SUCCS {{259 0 0-1606 {}} {258 0 0-1609 {}}} CYCLES {}}
set a(0-1606) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1447 XREFS 73187 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.157934375} PREDS {{259 0 0-1605 {}}} SUCCS {{259 0 0-1607 {}}} CYCLES {}}
set a(0-1607) {NAME if#3:not TYPE NOT PAR 0-1447 XREFS 73188 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.157934375} PREDS {{259 0 0-1606 {}}} SUCCS {{259 0 0-1608 {}}} CYCLES {}}
set a(0-1608) {NAME if#3:xor TYPE XOR PAR 0-1447 XREFS 73189 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.157934375} PREDS {{259 0 0-1607 {}}} SUCCS {{259 0 0-1609 {}}} CYCLES {}}
set a(0-1609) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1447 XREFS 73190 LOC {1 0.252028025 1 0.53693185 1 0.53693185 1 0.5805199648622739 2 0.20152248986227383} PREDS {{258 0 0-1605 {}} {259 0 0-1608 {}}} SUCCS {{259 0 0-1610 {}} {258 0 0-1611 {}} {258 0 0-1612 {}} {258 0 0-1613 {}}} CYCLES {}}
set a(0-1610) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-1447 XREFS 73191 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{259 0 0-1609 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1611) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-1447 XREFS 73192 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-1609 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1612) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-1447 XREFS 73193 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-1609 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1613) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-1447 XREFS 73194 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-1609 {}}} SUCCS {{259 0 0-1614 {}}} CYCLES {}}
set a(0-1614) {NAME or TYPE OR PAR 0-1447 XREFS 73195 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-1612 {}} {258 0 0-1611 {}} {258 0 0-1610 {}} {259 0 0-1613 {}}} SUCCS {{258 0 0-1616 {}} {258 0 0-1619 {}}} CYCLES {}}
set a(0-1615) {NAME asn#284 TYPE ASSIGN PAR 0-1447 XREFS 73196 LOC {0 1.0 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{262 0 0-2062 {}}} SUCCS {{258 0 0-1617 {}} {256 0 0-2062 {}}} CYCLES {}}
set a(0-1616) {NAME exs TYPE SIGNEXTEND PAR 0-1447 XREFS 73197 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-1614 {}}} SUCCS {{259 0 0-1617 {}}} CYCLES {}}
set a(0-1617) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1447 XREFS 73198 LOC {1 0.2956162 1 0.580520025 1 0.580520025 1 0.5969267562638539 2 0.2179292812638539} PREDS {{258 0 0-1615 {}} {259 0 0-1616 {}}} SUCCS {{258 0 0-1692 {}} {258 0 0-1693 {}}} CYCLES {}}
set a(0-1618) {NAME asn#285 TYPE ASSIGN PAR 0-1447 XREFS 73199 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.20152255} PREDS {{262 0 0-2063 {}}} SUCCS {{258 0 0-1620 {}} {256 0 0-2063 {}}} CYCLES {}}
set a(0-1619) {NAME exs#3 TYPE SIGNEXTEND PAR 0-1447 XREFS 73200 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.20152255} PREDS {{258 0 0-1614 {}}} SUCCS {{259 0 0-1620 {}}} CYCLES {}}
set a(0-1620) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1447 XREFS 73201 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.2179292812638539} PREDS {{258 0 0-1618 {}} {259 0 0-1619 {}}} SUCCS {{258 0 0-1719 {}} {258 0 0-1720 {}}} CYCLES {}}
set a(0-1621) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73202 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1622 {}}} CYCLES {}}
set a(0-1622) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-1447 XREFS 73203 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1621 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1623) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73204 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1624 {}}} CYCLES {}}
set a(0-1624) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1447 XREFS 73205 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1623 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1625) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73206 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1626 {}}} CYCLES {}}
set a(0-1626) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1447 XREFS 73207 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1625 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1627) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73208 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1628 {}}} CYCLES {}}
set a(0-1628) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1447 XREFS 73209 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1627 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1629) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73210 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1630 {}}} CYCLES {}}
set a(0-1630) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1447 XREFS 73211 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1629 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1631) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73212 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1632 {}}} CYCLES {}}
set a(0-1632) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1447 XREFS 73213 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1631 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1633) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73214 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1634 {}}} CYCLES {}}
set a(0-1634) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1447 XREFS 73215 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1633 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1635) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73216 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1636 {}}} CYCLES {}}
set a(0-1636) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1447 XREFS 73217 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1635 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1637) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73218 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1638 {}}} CYCLES {}}
set a(0-1638) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1447 XREFS 73219 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1637 {}}} SUCCS {{258 0 0-1641 {}}} CYCLES {}}
set a(0-1639) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73220 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {} SUCCS {{259 0 0-1640 {}}} CYCLES {}}
set a(0-1640) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1447 XREFS 73221 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1639 {}}} SUCCS {{259 0 0-1641 {}}} CYCLES {}}
set a(0-1641) {NAME if#4:nor TYPE NOR PAR 0-1447 XREFS 73222 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{258 0 0-1638 {}} {258 0 0-1636 {}} {258 0 0-1634 {}} {258 0 0-1632 {}} {258 0 0-1630 {}} {258 0 0-1628 {}} {258 0 0-1626 {}} {258 0 0-1624 {}} {258 0 0-1622 {}} {259 0 0-1640 {}}} SUCCS {{259 0 0-1642 {}} {258 0 0-1664 {}} {258 0 0-1942 {}} {258 0 0-1965 {}}} CYCLES {}}
set a(0-1642) {NAME asel TYPE SELECT PAR 0-1447 XREFS 73223 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{259 0 0-1641 {}}} SUCCS {{146 0 0-1643 {}} {146 0 0-1644 {}} {146 0 0-1645 {}} {146 0 0-1646 {}} {146 0 0-1647 {}} {146 0 0-1648 {}} {146 0 0-1649 {}} {146 0 0-1650 {}} {146 0 0-1651 {}} {146 0 0-1652 {}} {146 0 0-1653 {}} {146 0 0-1654 {}} {146 0 0-1655 {}} {146 0 0-1656 {}} {146 0 0-1657 {}} {146 0 0-1658 {}} {146 0 0-1659 {}} {146 0 0-1660 {}} {146 0 0-1661 {}} {146 0 0-1662 {}} {146 0 0-1663 {}}} CYCLES {}}
set a(0-1643) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73224 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1644 {}}} CYCLES {}}
set a(0-1644) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1447 XREFS 73225 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1643 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1645) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73226 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1646 {}}} CYCLES {}}
set a(0-1646) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1447 XREFS 73227 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1645 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1647) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73228 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1648 {}}} CYCLES {}}
set a(0-1648) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1447 XREFS 73229 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1647 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1649) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73230 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1650 {}}} CYCLES {}}
set a(0-1650) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1447 XREFS 73231 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1649 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1651) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73232 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1652 {}}} CYCLES {}}
set a(0-1652) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1447 XREFS 73233 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1651 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1653) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73234 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1654 {}}} CYCLES {}}
set a(0-1654) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1447 XREFS 73235 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1653 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1655) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73236 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1656 {}}} CYCLES {}}
set a(0-1656) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1447 XREFS 73237 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1655 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1657) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73238 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1658 {}}} CYCLES {}}
set a(0-1658) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1447 XREFS 73239 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1657 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1659) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73240 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1660 {}}} CYCLES {}}
set a(0-1660) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1447 XREFS 73241 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1659 {}}} SUCCS {{258 0 0-1663 {}}} CYCLES {}}
set a(0-1661) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73242 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}}} SUCCS {{259 0 0-1662 {}}} CYCLES {}}
set a(0-1662) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1447 XREFS 73243 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {259 0 0-1661 {}}} SUCCS {{259 0 0-1663 {}}} CYCLES {}}
set a(0-1663) {NAME aif:nor TYPE NOR PAR 0-1447 XREFS 73244 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{146 0 0-1642 {}} {258 0 0-1660 {}} {258 0 0-1658 {}} {258 0 0-1656 {}} {258 0 0-1654 {}} {258 0 0-1652 {}} {258 0 0-1650 {}} {258 0 0-1648 {}} {258 0 0-1646 {}} {258 0 0-1644 {}} {259 0 0-1662 {}}} SUCCS {{259 0 0-1664 {}}} CYCLES {}}
set a(0-1664) {NAME if#4:and TYPE AND PAR 0-1447 XREFS 73245 LOC {1 0.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{258 0 0-1641 {}} {258 0 0-1467 {}} {259 0 0-1663 {}}} SUCCS {{258 0 0-1666 {}} {258 0 0-1668 {}} {258 0 0-1670 {}} {258 0 0-1672 {}}} CYCLES {}}
set a(0-1665) {NAME asn#286 TYPE ASSIGN PAR 0-1447 XREFS 73246 LOC {0 1.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{262 0 0-2064 {}}} SUCCS {{259 0 0-1666 {}} {256 0 0-2064 {}}} CYCLES {}}
set a(0-1666) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73247 LOC {1 0.0 1 0.6889596 1 0.6889596 1 0.7120201625 2 0.33302268749999997} PREDS {{258 0 0-1664 {}} {259 0 0-1665 {}}} SUCCS {{258 0 0-1737 {}} {258 0 0-1738 {}} {258 0 0-1739 {}} {258 0 0-1740 {}} {258 0 0-1741 {}} {258 0 0-1742 {}} {258 0 0-1743 {}} {258 0 0-1744 {}} {258 0 0-1745 {}} {258 0 0-1746 {}} {258 0 0-1755 {}}} CYCLES {}}
set a(0-1667) {NAME asn#287 TYPE ASSIGN PAR 0-1447 XREFS 73248 LOC {0 1.0 1 0.6889596 1 0.6889596 2 0.309962125} PREDS {{262 0 0-2065 {}}} SUCCS {{259 0 0-1668 {}} {256 0 0-2065 {}}} CYCLES {}}
set a(0-1668) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73249 LOC {1 0.0 1 0.6889596 1 0.6889596 1 0.7120201625 2 0.33302268749999997} PREDS {{258 0 0-1664 {}} {259 0 0-1667 {}}} SUCCS {{258 0 0-1726 {}} {258 0 0-1727 {}} {258 0 0-1728 {}} {258 0 0-1729 {}} {258 0 0-1730 {}} {258 0 0-1731 {}} {258 0 0-1732 {}} {258 0 0-1733 {}} {258 0 0-1734 {}} {258 0 0-1735 {}} {258 0 0-1757 {}}} CYCLES {}}
set a(0-1669) {NAME asn#288 TYPE ASSIGN PAR 0-1447 XREFS 73250 LOC {0 1.0 1 0.778602975 1 0.778602975 2 0.309962125} PREDS {{262 0 0-2066 {}}} SUCCS {{259 0 0-1670 {}} {256 0 0-2066 {}}} CYCLES {}}
set a(0-1670) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73251 LOC {1 0.0 1 0.778602975 1 0.778602975 1 0.8016635375 2 0.33302268749999997} PREDS {{258 0 0-1664 {}} {259 0 0-1669 {}}} SUCCS {{258 0 0-1774 {}} {258 0 0-1775 {}} {258 0 0-1776 {}} {258 0 0-1777 {}} {258 0 0-1778 {}} {258 0 0-1779 {}} {258 0 0-1780 {}} {258 0 0-1781 {}} {258 0 0-1782 {}} {258 0 0-1783 {}} {258 0 0-1792 {}}} CYCLES {}}
set a(0-1671) {NAME asn#289 TYPE ASSIGN PAR 0-1447 XREFS 73252 LOC {0 1.0 1 0.778602975 1 0.778602975 2 0.309962125} PREDS {{262 0 0-2067 {}}} SUCCS {{259 0 0-1672 {}} {256 0 0-2067 {}}} CYCLES {}}
set a(0-1672) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73253 LOC {1 0.0 1 0.778602975 1 0.778602975 1 0.8016635375 2 0.33302268749999997} PREDS {{258 0 0-1664 {}} {259 0 0-1671 {}}} SUCCS {{258 0 0-1763 {}} {258 0 0-1764 {}} {258 0 0-1765 {}} {258 0 0-1766 {}} {258 0 0-1767 {}} {258 0 0-1768 {}} {258 0 0-1769 {}} {258 0 0-1770 {}} {258 0 0-1771 {}} {258 0 0-1772 {}} {258 0 0-1794 {}}} CYCLES {}}
set a(0-1673) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-1447 XREFS 73254 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 2 0.01120495} PREDS {{258 0 0-1500 {}}} SUCCS {{259 0 0-1674 {}}} CYCLES {}}
set a(0-1674) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1447 XREFS 73255 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 1 0.44354944517895045 2 0.0645519701789505} PREDS {{259 0 0-1673 {}}} SUCCS {{259 0 0-1675 {}}} CYCLES {}}
set a(0-1675) {NAME slc TYPE READSLICE PAR 0-1447 XREFS 73256 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{259 0 0-1674 {}}} SUCCS {{259 0 0-1676 {}} {258 0 0-1682 {}}} CYCLES {}}
set a(0-1676) {NAME asel#1 TYPE SELECT PAR 0-1447 XREFS 73257 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{259 0 0-1675 {}}} SUCCS {{146 0 0-1677 {}} {146 0 0-1678 {}} {146 0 0-1679 {}} {146 0 0-1680 {}} {146 0 0-1681 {}}} CYCLES {}}
set a(0-1677) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-1447 XREFS 73258 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{146 0 0-1676 {}} {258 0 0-1500 {}}} SUCCS {{259 0 0-1678 {}}} CYCLES {}}
set a(0-1678) {NAME aif#1:not#1 TYPE NOT PAR 0-1447 XREFS 73259 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{146 0 0-1676 {}} {259 0 0-1677 {}}} SUCCS {{259 0 0-1679 {}}} CYCLES {}}
set a(0-1679) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-1447 XREFS 73260 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.5112942987783222 2 0.13229682377832225} PREDS {{146 0 0-1676 {}} {259 0 0-1678 {}}} SUCCS {{259 0 0-1680 {}}} CYCLES {}}
set a(0-1680) {NAME aif#1:slc TYPE READSLICE PAR 0-1447 XREFS 73261 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-1676 {}} {259 0 0-1679 {}}} SUCCS {{259 0 0-1681 {}}} CYCLES {}}
set a(0-1681) {NAME if#5:not TYPE NOT PAR 0-1447 XREFS 73262 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-1676 {}} {259 0 0-1680 {}}} SUCCS {{258 0 0-1683 {}}} CYCLES {}}
set a(0-1682) {NAME if#5:not#3 TYPE NOT PAR 0-1447 XREFS 73263 LOC {1 0.40355834999999995 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{258 0 0-1675 {}}} SUCCS {{259 0 0-1683 {}}} CYCLES {}}
set a(0-1683) {NAME if#5:and TYPE AND PAR 0-1447 XREFS 73264 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{258 0 0-1681 {}} {258 0 0-1466 {}} {259 0 0-1682 {}}} SUCCS {{259 0 0-1684 {}} {258 0 0-1690 {}}} CYCLES {}}
set a(0-1684) {NAME asel#3 TYPE SELECT PAR 0-1447 XREFS 73265 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{259 0 0-1683 {}}} SUCCS {{146 0 0-1685 {}} {146 0 0-1686 {}} {146 0 0-1687 {}} {146 0 0-1688 {}} {146 0 0-1689 {}}} CYCLES {}}
set a(0-1685) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-1447 XREFS 73266 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-1684 {}} {258 0 0-1532 {}}} SUCCS {{259 0 0-1686 {}}} CYCLES {}}
set a(0-1686) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-1447 XREFS 73267 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-1684 {}} {259 0 0-1685 {}}} SUCCS {{259 0 0-1687 {}}} CYCLES {}}
set a(0-1687) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73268 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.5969267593138832 2 0.2179292843138832} PREDS {{146 0 0-1684 {}} {259 0 0-1686 {}}} SUCCS {{259 0 0-1688 {}}} CYCLES {}}
set a(0-1688) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-1447 XREFS 73269 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{146 0 0-1684 {}} {259 0 0-1687 {}}} SUCCS {{259 0 0-1689 {}}} CYCLES {}}
set a(0-1689) {NAME if#5:not#1 TYPE NOT PAR 0-1447 XREFS 73270 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{146 0 0-1684 {}} {259 0 0-1688 {}}} SUCCS {{259 0 0-1690 {}}} CYCLES {}}
set a(0-1690) {NAME if#5:and#1 TYPE AND PAR 0-1447 XREFS 73271 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{258 0 0-1683 {}} {258 0 0-1465 {}} {259 0 0-1689 {}}} SUCCS {{259 0 0-1691 {}} {258 0 0-1693 {}}} CYCLES {}}
set a(0-1691) {NAME asel#7 TYPE SELECT PAR 0-1447 XREFS 73272 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{259 0 0-1690 {}}} SUCCS {{146 0 0-1692 {}}} CYCLES {}}
set a(0-1692) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1447 XREFS 73273 LOC {1 0.55693565 1 0.5969268 1 0.5969268 1 0.6405149148622739 2 0.2615174398622738} PREDS {{146 0 0-1691 {}} {258 0 0-1617 {}}} SUCCS {{259 0 0-1693 {}}} CYCLES {}}
set a(0-1693) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73274 LOC {1 0.600523825 1 0.640514975 1 0.640514975 1 0.6635755375 2 0.2845780625} PREDS {{258 0 0-1690 {}} {258 0 0-1617 {}} {258 0 0-1464 {}} {259 0 0-1692 {}}} SUCCS {{258 0 0-1721 {}} {258 0 0-2062 {}}} CYCLES {}}
set a(0-1694) {NAME aif#11:not#1 TYPE NOT PAR 0-1447 XREFS 73275 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.8287351} PREDS {{258 0 0-1500 {}}} SUCCS {{259 0 0-1695 {}}} CYCLES {}}
set a(0-1695) {NAME aif#11:conc TYPE CONCATENATE PAR 0-1447 XREFS 73276 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.8287351} PREDS {{259 0 0-1694 {}}} SUCCS {{259 0 0-1696 {}}} CYCLES {}}
set a(0-1696) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73277 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 1 0.9143675093138831} PREDS {{259 0 0-1695 {}}} SUCCS {{259 0 0-1697 {}}} CYCLES {}}
set a(0-1697) {NAME aif#11:slc TYPE READSLICE PAR 0-1447 XREFS 73278 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{259 0 0-1696 {}}} SUCCS {{259 0 0-1698 {}} {258 0 0-1704 {}}} CYCLES {}}
set a(0-1698) {NAME asel#13 TYPE SELECT PAR 0-1447 XREFS 73279 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{259 0 0-1697 {}}} SUCCS {{146 0 0-1699 {}} {146 0 0-1700 {}} {146 0 0-1701 {}} {146 0 0-1702 {}} {146 0 0-1703 {}}} CYCLES {}}
set a(0-1699) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-1447 XREFS 73280 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{146 0 0-1698 {}} {258 0 0-1532 {}}} SUCCS {{259 0 0-1700 {}}} CYCLES {}}
set a(0-1700) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-1447 XREFS 73281 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{146 0 0-1698 {}} {259 0 0-1699 {}}} SUCCS {{259 0 0-1701 {}}} CYCLES {}}
set a(0-1701) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73282 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 1 0.9999999593138831} PREDS {{146 0 0-1698 {}} {259 0 0-1700 {}}} SUCCS {{259 0 0-1702 {}}} CYCLES {}}
set a(0-1702) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-1447 XREFS 73283 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{146 0 0-1698 {}} {259 0 0-1701 {}}} SUCCS {{259 0 0-1703 {}}} CYCLES {}}
set a(0-1703) {NAME if#6:not#1 TYPE NOT PAR 0-1447 XREFS 73284 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{146 0 0-1698 {}} {259 0 0-1702 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1704) {NAME if#6:not TYPE NOT PAR 0-1447 XREFS 73285 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.07436915} PREDS {{258 0 0-1697 {}}} SUCCS {{259 0 0-1705 {}}} CYCLES {}}
set a(0-1705) {NAME if#6:and TYPE AND PAR 0-1447 XREFS 73286 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{258 0 0-1703 {}} {258 0 0-1463 {}} {259 0 0-1704 {}}} SUCCS {{259 0 0-1706 {}} {258 0 0-1717 {}}} CYCLES {}}
set a(0-1706) {NAME asel#17 TYPE SELECT PAR 0-1447 XREFS 73287 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{259 0 0-1705 {}}} SUCCS {{146 0 0-1707 {}} {146 0 0-1708 {}} {130 0 0-1709 {}} {130 0 0-1710 {}}} CYCLES {}}
set a(0-1707) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-1447 XREFS 73288 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{146 0 0-1706 {}} {258 0 0-1564 {}}} SUCCS {{259 0 0-1708 {}}} CYCLES {}}
set a(0-1708) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1447 XREFS 73289 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.1324033379329679} PREDS {{146 0 0-1706 {}} {259 0 0-1707 {}}} SUCCS {{259 0 0-1709 {}}} CYCLES {}}
set a(0-1709) {NAME aif#17:slc TYPE READSLICE PAR 0-1447 XREFS 73290 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{130 0 0-1706 {}} {259 0 0-1708 {}}} SUCCS {{259 0 0-1710 {}} {258 0 0-1716 {}}} CYCLES {}}
set a(0-1710) {NAME aif#17:asel TYPE SELECT PAR 0-1447 XREFS 73291 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{130 0 0-1706 {}} {259 0 0-1709 {}}} SUCCS {{146 0 0-1711 {}} {146 0 0-1712 {}} {146 0 0-1713 {}} {146 0 0-1714 {}} {146 0 0-1715 {}}} CYCLES {}}
set a(0-1711) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-1447 XREFS 73292 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{146 0 0-1710 {}} {258 0 0-1564 {}}} SUCCS {{259 0 0-1712 {}}} CYCLES {}}
set a(0-1712) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-1447 XREFS 73293 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{146 0 0-1710 {}} {259 0 0-1711 {}}} SUCCS {{259 0 0-1713 {}}} CYCLES {}}
set a(0-1713) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73294 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.21792928137342837} PREDS {{146 0 0-1710 {}} {259 0 0-1712 {}}} SUCCS {{259 0 0-1714 {}}} CYCLES {}}
set a(0-1714) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-1447 XREFS 73295 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{146 0 0-1710 {}} {259 0 0-1713 {}}} SUCCS {{259 0 0-1715 {}}} CYCLES {}}
set a(0-1715) {NAME if#6:not#2 TYPE NOT PAR 0-1447 XREFS 73296 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{146 0 0-1710 {}} {259 0 0-1714 {}}} SUCCS {{258 0 0-1717 {}}} CYCLES {}}
set a(0-1716) {NAME if#6:not#4 TYPE NOT PAR 0-1447 XREFS 73297 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{258 0 0-1709 {}}} SUCCS {{259 0 0-1717 {}}} CYCLES {}}
set a(0-1717) {NAME if#6:and#2 TYPE AND PAR 0-1447 XREFS 73298 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{258 0 0-1705 {}} {258 0 0-1715 {}} {258 0 0-1462 {}} {259 0 0-1716 {}}} SUCCS {{259 0 0-1718 {}} {258 0 0-1720 {}}} CYCLES {}}
set a(0-1718) {NAME sel#6 TYPE SELECT PAR 0-1447 XREFS 73299 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{259 0 0-1717 {}}} SUCCS {{146 0 0-1719 {}}} CYCLES {}}
set a(0-1719) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1447 XREFS 73300 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.2615174398622738} PREDS {{146 0 0-1718 {}} {258 0 0-1620 {}}} SUCCS {{259 0 0-1720 {}}} CYCLES {}}
set a(0-1720) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73301 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.2845780625} PREDS {{258 0 0-1717 {}} {258 0 0-1620 {}} {258 0 0-1461 {}} {259 0 0-1719 {}}} SUCCS {{258 0 0-1758 {}} {258 0 0-2063 {}}} CYCLES {}}
set a(0-1721) {NAME not#2 TYPE NOT PAR 0-1447 XREFS 73302 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.2845781} PREDS {{258 0 0-1693 {}}} SUCCS {{259 0 0-1722 {}}} CYCLES {}}
set a(0-1722) {NAME conc TYPE CONCATENATE PAR 0-1447 XREFS 73303 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.2845781} PREDS {{259 0 0-1721 {}}} SUCCS {{259 0 0-1723 {}}} CYCLES {}}
set a(0-1723) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73304 LOC {1 0.623584425 1 0.663575575 1 0.663575575 1 0.712020159496936 2 0.33302268449693606} PREDS {{259 0 0-1722 {}}} SUCCS {{259 0 0-1724 {}}} CYCLES {}}
set a(0-1724) {NAME slc#2 TYPE READSLICE PAR 0-1447 XREFS 73305 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{259 0 0-1723 {}}} SUCCS {{259 0 0-1725 {}} {258 0 0-1754 {}} {258 0 0-1756 {}}} CYCLES {}}
set a(0-1725) {NAME sel#7 TYPE SELECT PAR 0-1447 XREFS 73306 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{259 0 0-1724 {}}} SUCCS {{146 0 0-1726 {}} {146 0 0-1727 {}} {146 0 0-1728 {}} {146 0 0-1729 {}} {146 0 0-1730 {}} {146 0 0-1731 {}} {146 0 0-1732 {}} {146 0 0-1733 {}} {146 0 0-1734 {}} {146 0 0-1735 {}} {146 0 0-1736 {}} {146 0 0-1737 {}} {146 0 0-1738 {}} {146 0 0-1739 {}} {146 0 0-1740 {}} {146 0 0-1741 {}} {146 0 0-1742 {}} {146 0 0-1743 {}} {146 0 0-1744 {}} {146 0 0-1745 {}} {146 0 0-1746 {}} {146 0 0-1747 {}} {130 0 0-1748 {}} {130 0 0-1749 {}}} CYCLES {}}
set a(0-1726) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-1447 XREFS 73307 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1727) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-1447 XREFS 73308 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1728) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-1447 XREFS 73309 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1729) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-1447 XREFS 73310 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1730) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-1447 XREFS 73311 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1731) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-1447 XREFS 73312 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1732) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-1447 XREFS 73313 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1733) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-1447 XREFS 73314 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1734) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-1447 XREFS 73315 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{258 0 0-1736 {}}} CYCLES {}}
set a(0-1735) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-1447 XREFS 73316 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1668 {}}} SUCCS {{259 0 0-1736 {}}} CYCLES {}}
set a(0-1736) {NAME if#7:if:nor#1 TYPE NOR PAR 0-1447 XREFS 73317 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1734 {}} {259 0 0-1735 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1737) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1447 XREFS 73318 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1738) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1447 XREFS 73319 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1739) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1447 XREFS 73320 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1740) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1447 XREFS 73321 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1741) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1447 XREFS 73322 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1742) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1447 XREFS 73323 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1743) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1447 XREFS 73324 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1744) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1447 XREFS 73325 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1748 {}}} CYCLES {}}
set a(0-1745) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1447 XREFS 73326 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{258 0 0-1747 {}}} CYCLES {}}
set a(0-1746) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1447 XREFS 73327 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1666 {}}} SUCCS {{259 0 0-1747 {}}} CYCLES {}}
set a(0-1747) {NAME if#7:if:nor TYPE NOR PAR 0-1447 XREFS 73328 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-1725 {}} {258 0 0-1745 {}} {259 0 0-1746 {}}} SUCCS {{259 0 0-1748 {}}} CYCLES {}}
set a(0-1748) {NAME if#7:aif:and TYPE AND PAR 0-1447 XREFS 73329 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{130 0 0-1725 {}} {258 0 0-1744 {}} {258 0 0-1743 {}} {258 0 0-1742 {}} {258 0 0-1741 {}} {258 0 0-1740 {}} {258 0 0-1739 {}} {258 0 0-1738 {}} {258 0 0-1737 {}} {258 0 0-1736 {}} {258 0 0-1733 {}} {258 0 0-1732 {}} {258 0 0-1731 {}} {258 0 0-1730 {}} {258 0 0-1729 {}} {258 0 0-1728 {}} {258 0 0-1727 {}} {258 0 0-1726 {}} {259 0 0-1747 {}}} SUCCS {{259 0 0-1749 {}} {258 0 0-1754 {}} {258 0 0-1756 {}}} CYCLES {}}
set a(0-1749) {NAME if#7:sel TYPE SELECT PAR 0-1447 XREFS 73330 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{130 0 0-1725 {}} {259 0 0-1748 {}}} SUCCS {{146 0 0-1750 {}} {146 0 0-1751 {}} {146 0 0-1752 {}} {146 0 0-1753 {}}} CYCLES {}}
set a(0-1750) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73331 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-1749 {}}} SUCCS {{259 0 0-1751 {}}} CYCLES {}}
set a(0-1751) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1447 XREFS 73332 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-1749 {}} {259 0 0-1750 {}}} SUCCS {{258 0 0-1755 {}}} CYCLES {}}
set a(0-1752) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73333 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-1749 {}}} SUCCS {{259 0 0-1753 {}}} CYCLES {}}
set a(0-1753) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1447 XREFS 73334 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-1749 {}} {259 0 0-1752 {}}} SUCCS {{258 0 0-1757 {}}} CYCLES {}}
set a(0-1754) {NAME and#3 TYPE AND PAR 0-1447 XREFS 73335 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{258 0 0-1724 {}} {258 0 0-1748 {}}} SUCCS {{259 0 0-1755 {}}} CYCLES {}}
set a(0-1755) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73336 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-1666 {}} {258 0 0-1751 {}} {258 0 0-1460 {}} {259 0 0-1754 {}}} SUCCS {{258 0 0-1798 {}} {258 0 0-2064 {}}} CYCLES {}}
set a(0-1756) {NAME and#4 TYPE AND PAR 0-1447 XREFS 73337 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{258 0 0-1724 {}} {258 0 0-1748 {}}} SUCCS {{259 0 0-1757 {}}} CYCLES {}}
set a(0-1757) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73338 LOC {1 0.67202905 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.35608328749999996} PREDS {{258 0 0-1668 {}} {258 0 0-1753 {}} {258 0 0-1459 {}} {259 0 0-1756 {}}} SUCCS {{258 0 0-1824 {}} {258 0 0-1869 {}} {258 0 0-2065 {}}} CYCLES {}}
set a(0-1758) {NAME not#3 TYPE NOT PAR 0-1447 XREFS 73339 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.2845781} PREDS {{258 0 0-1720 {}}} SUCCS {{259 0 0-1759 {}}} CYCLES {}}
set a(0-1759) {NAME conc#1 TYPE CONCATENATE PAR 0-1447 XREFS 73340 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.2845781} PREDS {{259 0 0-1758 {}}} SUCCS {{259 0 0-1760 {}}} CYCLES {}}
set a(0-1760) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73341 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.33302268449693606} PREDS {{259 0 0-1759 {}}} SUCCS {{259 0 0-1761 {}}} CYCLES {}}
set a(0-1761) {NAME slc#3 TYPE READSLICE PAR 0-1447 XREFS 73342 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{259 0 0-1760 {}}} SUCCS {{259 0 0-1762 {}} {258 0 0-1791 {}} {258 0 0-1793 {}}} CYCLES {}}
set a(0-1762) {NAME sel#9 TYPE SELECT PAR 0-1447 XREFS 73343 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{259 0 0-1761 {}}} SUCCS {{146 0 0-1763 {}} {146 0 0-1764 {}} {146 0 0-1765 {}} {146 0 0-1766 {}} {146 0 0-1767 {}} {146 0 0-1768 {}} {146 0 0-1769 {}} {146 0 0-1770 {}} {146 0 0-1771 {}} {146 0 0-1772 {}} {146 0 0-1773 {}} {146 0 0-1774 {}} {146 0 0-1775 {}} {146 0 0-1776 {}} {146 0 0-1777 {}} {146 0 0-1778 {}} {146 0 0-1779 {}} {146 0 0-1780 {}} {146 0 0-1781 {}} {146 0 0-1782 {}} {146 0 0-1783 {}} {146 0 0-1784 {}} {130 0 0-1785 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1763) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-1447 XREFS 73344 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1764) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-1447 XREFS 73345 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1765) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-1447 XREFS 73346 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1766) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-1447 XREFS 73347 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1767) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-1447 XREFS 73348 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1768) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-1447 XREFS 73349 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1769) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-1447 XREFS 73350 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1770) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-1447 XREFS 73351 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1771) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-1447 XREFS 73352 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{258 0 0-1773 {}}} CYCLES {}}
set a(0-1772) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-1447 XREFS 73353 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1672 {}}} SUCCS {{259 0 0-1773 {}}} CYCLES {}}
set a(0-1773) {NAME if#9:if:nor#1 TYPE NOR PAR 0-1447 XREFS 73354 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1771 {}} {259 0 0-1772 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1774) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1447 XREFS 73355 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1775) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1447 XREFS 73356 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1776) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1447 XREFS 73357 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1777) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1447 XREFS 73358 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1778) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1447 XREFS 73359 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1779) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1447 XREFS 73360 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1780) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1447 XREFS 73361 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1781) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1447 XREFS 73362 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1785 {}}} CYCLES {}}
set a(0-1782) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1447 XREFS 73363 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{258 0 0-1784 {}}} CYCLES {}}
set a(0-1783) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1447 XREFS 73364 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1670 {}}} SUCCS {{259 0 0-1784 {}}} CYCLES {}}
set a(0-1784) {NAME if#9:if:nor TYPE NOR PAR 0-1447 XREFS 73365 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-1762 {}} {258 0 0-1782 {}} {259 0 0-1783 {}}} SUCCS {{259 0 0-1785 {}}} CYCLES {}}
set a(0-1785) {NAME if#9:aif:and TYPE AND PAR 0-1447 XREFS 73366 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{130 0 0-1762 {}} {258 0 0-1781 {}} {258 0 0-1780 {}} {258 0 0-1779 {}} {258 0 0-1778 {}} {258 0 0-1777 {}} {258 0 0-1776 {}} {258 0 0-1775 {}} {258 0 0-1774 {}} {258 0 0-1773 {}} {258 0 0-1770 {}} {258 0 0-1769 {}} {258 0 0-1768 {}} {258 0 0-1767 {}} {258 0 0-1766 {}} {258 0 0-1765 {}} {258 0 0-1764 {}} {258 0 0-1763 {}} {259 0 0-1784 {}}} SUCCS {{259 0 0-1786 {}} {258 0 0-1791 {}} {258 0 0-1793 {}}} CYCLES {}}
set a(0-1786) {NAME if#9:sel TYPE SELECT PAR 0-1447 XREFS 73367 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{130 0 0-1762 {}} {259 0 0-1785 {}}} SUCCS {{146 0 0-1787 {}} {146 0 0-1788 {}} {146 0 0-1789 {}} {146 0 0-1790 {}}} CYCLES {}}
set a(0-1787) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73368 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1786 {}}} SUCCS {{259 0 0-1788 {}}} CYCLES {}}
set a(0-1788) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1447 XREFS 73369 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1786 {}} {259 0 0-1787 {}}} SUCCS {{258 0 0-1792 {}}} CYCLES {}}
set a(0-1789) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73370 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-1786 {}}} SUCCS {{259 0 0-1790 {}}} CYCLES {}}
set a(0-1790) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1447 XREFS 73371 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-1786 {}} {259 0 0-1789 {}}} SUCCS {{258 0 0-1794 {}}} CYCLES {}}
set a(0-1791) {NAME and#5 TYPE AND PAR 0-1447 XREFS 73372 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-1761 {}} {258 0 0-1785 {}}} SUCCS {{259 0 0-1792 {}}} CYCLES {}}
set a(0-1792) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73373 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-1670 {}} {258 0 0-1788 {}} {258 0 0-1458 {}} {259 0 0-1791 {}}} SUCCS {{258 0 0-1805 {}} {258 0 0-2066 {}}} CYCLES {}}
set a(0-1793) {NAME and#6 TYPE AND PAR 0-1447 XREFS 73374 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{258 0 0-1761 {}} {258 0 0-1785 {}}} SUCCS {{259 0 0-1794 {}}} CYCLES {}}
set a(0-1794) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73375 LOC {1 0.78012975 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.35608328749999996} PREDS {{258 0 0-1672 {}} {258 0 0-1790 {}} {258 0 0-1457 {}} {259 0 0-1793 {}}} SUCCS {{258 0 0-1854 {}} {258 0 0-1870 {}} {258 0 0-2067 {}}} CYCLES {}}
set a(0-1795) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73376 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-1796 {}}} CYCLES {}}
set a(0-1796) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1447 XREFS 73377 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-1795 {}}} SUCCS {{259 0 0-1797 {}}} CYCLES {}}
set a(0-1797) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-1447 XREFS 73378 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-1796 {}}} SUCCS {{258 0 0-1800 {}}} CYCLES {}}
set a(0-1798) {NAME deltax_square_red:not TYPE NOT PAR 0-1447 XREFS 73379 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-1755 {}}} SUCCS {{259 0 0-1799 {}}} CYCLES {}}
set a(0-1799) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-1447 XREFS 73380 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-1798 {}}} SUCCS {{259 0 0-1800 {}}} CYCLES {}}
set a(0-1800) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73381 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-1797 {}} {259 0 0-1799 {}}} SUCCS {{259 0 0-1801 {}}} CYCLES {}}
set a(0-1801) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-1447 XREFS 73382 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-1800 {}}} SUCCS {{258 0 0-1809 {}} {258 0 0-1811 {}} {258 0 0-1817 {}}} CYCLES {}}
set a(0-1802) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73383 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-1803 {}}} CYCLES {}}
set a(0-1803) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1447 XREFS 73384 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-1802 {}}} SUCCS {{259 0 0-1804 {}}} CYCLES {}}
set a(0-1804) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-1447 XREFS 73385 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-1803 {}}} SUCCS {{258 0 0-1807 {}}} CYCLES {}}
set a(0-1805) {NAME deltax_square_blue:not TYPE NOT PAR 0-1447 XREFS 73386 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-1792 {}}} SUCCS {{259 0 0-1806 {}}} CYCLES {}}
set a(0-1806) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-1447 XREFS 73387 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-1805 {}}} SUCCS {{259 0 0-1807 {}}} CYCLES {}}
set a(0-1807) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73388 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-1804 {}} {259 0 0-1806 {}}} SUCCS {{259 0 0-1808 {}}} CYCLES {}}
set a(0-1808) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-1447 XREFS 73389 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-1807 {}}} SUCCS {{258 0 0-1839 {}} {258 0 0-1841 {}} {258 0 0-1847 {}}} CYCLES {}}
set a(0-1809) {NAME slc#11 TYPE READSLICE PAR 0-1447 XREFS 73390 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-1801 {}}} SUCCS {{259 0 0-1810 {}}} CYCLES {}}
set a(0-1810) {NAME asel#39 TYPE SELECT PAR 0-1447 XREFS 73391 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-1809 {}}} SUCCS {{146 0 0-1811 {}} {146 0 0-1812 {}} {146 0 0-1813 {}} {146 0 0-1814 {}} {146 0 0-1815 {}} {146 0 0-1816 {}}} CYCLES {}}
set a(0-1811) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-1447 XREFS 73392 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-1810 {}} {258 0 0-1801 {}}} SUCCS {{259 0 0-1812 {}}} CYCLES {}}
set a(0-1812) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-1447 XREFS 73393 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-1810 {}} {259 0 0-1811 {}}} SUCCS {{259 0 0-1813 {}}} CYCLES {}}
set a(0-1813) {NAME if#15:conc TYPE CONCATENATE PAR 0-1447 XREFS 73394 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-1810 {}} {259 0 0-1812 {}}} SUCCS {{259 0 0-1814 {}}} CYCLES {}}
set a(0-1814) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73395 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-1810 {}} {259 0 0-1813 {}}} SUCCS {{259 0 0-1815 {}}} CYCLES {}}
set a(0-1815) {NAME aif#39:slc TYPE READSLICE PAR 0-1447 XREFS 73396 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1810 {}} {259 0 0-1814 {}}} SUCCS {{259 0 0-1816 {}}} CYCLES {}}
set a(0-1816) {NAME if#15:not TYPE NOT PAR 0-1447 XREFS 73397 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1810 {}} {259 0 0-1815 {}}} SUCCS {{258 0 0-1819 {}}} CYCLES {}}
set a(0-1817) {NAME slc#6 TYPE READSLICE PAR 0-1447 XREFS 73398 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-1801 {}}} SUCCS {{259 0 0-1818 {}}} CYCLES {}}
set a(0-1818) {NAME if#15:not#2 TYPE NOT PAR 0-1447 XREFS 73399 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-1817 {}}} SUCCS {{259 0 0-1819 {}}} CYCLES {}}
set a(0-1819) {NAME if#15:and TYPE AND PAR 0-1447 XREFS 73400 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-1816 {}} {258 0 0-1456 {}} {259 0 0-1818 {}}} SUCCS {{259 0 0-1820 {}} {258 0 0-1838 {}}} CYCLES {}}
set a(0-1820) {NAME asel#41 TYPE SELECT PAR 0-1447 XREFS 73401 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-1819 {}}} SUCCS {{146 0 0-1821 {}} {146 0 0-1822 {}} {146 0 0-1823 {}} {146 0 0-1824 {}} {146 0 0-1825 {}} {146 0 0-1826 {}} {130 0 0-1827 {}} {146 0 0-1828 {}} {130 0 0-1829 {}}} CYCLES {}}
set a(0-1821) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73402 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1820 {}}} SUCCS {{259 0 0-1822 {}}} CYCLES {}}
set a(0-1822) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1447 XREFS 73403 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1820 {}} {259 0 0-1821 {}}} SUCCS {{259 0 0-1823 {}}} CYCLES {}}
set a(0-1823) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-1447 XREFS 73404 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1820 {}} {259 0 0-1822 {}}} SUCCS {{258 0 0-1826 {}}} CYCLES {}}
set a(0-1824) {NAME deltay_square_red:not TYPE NOT PAR 0-1447 XREFS 73405 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1820 {}} {258 0 0-1757 {}}} SUCCS {{259 0 0-1825 {}}} CYCLES {}}
set a(0-1825) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-1447 XREFS 73406 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1820 {}} {259 0 0-1824 {}}} SUCCS {{259 0 0-1826 {}}} CYCLES {}}
set a(0-1826) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73407 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-1820 {}} {258 0 0-1823 {}} {259 0 0-1825 {}}} SUCCS {{259 0 0-1827 {}}} CYCLES {}}
set a(0-1827) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-1447 XREFS 73408 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-1820 {}} {259 0 0-1826 {}}} SUCCS {{259 0 0-1828 {}} {258 0 0-1830 {}} {258 0 0-1836 {}}} CYCLES {}}
set a(0-1828) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-1447 XREFS 73409 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-1820 {}} {259 0 0-1827 {}}} SUCCS {{259 0 0-1829 {}}} CYCLES {}}
set a(0-1829) {NAME aif#41:asel TYPE SELECT PAR 0-1447 XREFS 73410 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-1820 {}} {259 0 0-1828 {}}} SUCCS {{146 0 0-1830 {}} {146 0 0-1831 {}} {146 0 0-1832 {}} {146 0 0-1833 {}} {146 0 0-1834 {}} {146 0 0-1835 {}}} CYCLES {}}
set a(0-1830) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-1447 XREFS 73411 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-1829 {}} {258 0 0-1827 {}}} SUCCS {{259 0 0-1831 {}}} CYCLES {}}
set a(0-1831) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-1447 XREFS 73412 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-1829 {}} {259 0 0-1830 {}}} SUCCS {{259 0 0-1832 {}}} CYCLES {}}
set a(0-1832) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-1447 XREFS 73413 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-1829 {}} {259 0 0-1831 {}}} SUCCS {{259 0 0-1833 {}}} CYCLES {}}
set a(0-1833) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73414 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-1829 {}} {259 0 0-1832 {}}} SUCCS {{259 0 0-1834 {}}} CYCLES {}}
set a(0-1834) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-1447 XREFS 73415 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-1829 {}} {259 0 0-1833 {}}} SUCCS {{259 0 0-1835 {}}} CYCLES {}}
set a(0-1835) {NAME if#15:not#1 TYPE NOT PAR 0-1447 XREFS 73416 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-1829 {}} {259 0 0-1834 {}}} SUCCS {{258 0 0-1838 {}}} CYCLES {}}
set a(0-1836) {NAME aif#41:slc TYPE READSLICE PAR 0-1447 XREFS 73417 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-1827 {}}} SUCCS {{259 0 0-1837 {}}} CYCLES {}}
set a(0-1837) {NAME if#15:not#3 TYPE NOT PAR 0-1447 XREFS 73418 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-1836 {}}} SUCCS {{259 0 0-1838 {}}} CYCLES {}}
set a(0-1838) {NAME if#15:and#2 TYPE AND PAR 0-1447 XREFS 73419 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-1819 {}} {258 0 0-1835 {}} {258 0 0-1455 {}} {259 0 0-1837 {}}} SUCCS {{258 0 0-2038 {}} {258 0 0-2043 {}} {258 0 0-2050 {}}} CYCLES {}}
set a(0-1839) {NAME slc#12 TYPE READSLICE PAR 0-1447 XREFS 73420 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-1808 {}}} SUCCS {{259 0 0-1840 {}}} CYCLES {}}
set a(0-1840) {NAME asel#45 TYPE SELECT PAR 0-1447 XREFS 73421 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-1839 {}}} SUCCS {{146 0 0-1841 {}} {146 0 0-1842 {}} {146 0 0-1843 {}} {146 0 0-1844 {}} {146 0 0-1845 {}} {146 0 0-1846 {}}} CYCLES {}}
set a(0-1841) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-1447 XREFS 73422 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-1840 {}} {258 0 0-1808 {}}} SUCCS {{259 0 0-1842 {}}} CYCLES {}}
set a(0-1842) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-1447 XREFS 73423 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-1840 {}} {259 0 0-1841 {}}} SUCCS {{259 0 0-1843 {}}} CYCLES {}}
set a(0-1843) {NAME if#16:conc TYPE CONCATENATE PAR 0-1447 XREFS 73424 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-1840 {}} {259 0 0-1842 {}}} SUCCS {{259 0 0-1844 {}}} CYCLES {}}
set a(0-1844) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73425 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-1840 {}} {259 0 0-1843 {}}} SUCCS {{259 0 0-1845 {}}} CYCLES {}}
set a(0-1845) {NAME aif#45:slc TYPE READSLICE PAR 0-1447 XREFS 73426 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-1840 {}} {259 0 0-1844 {}}} SUCCS {{259 0 0-1846 {}}} CYCLES {}}
set a(0-1846) {NAME if#16:not TYPE NOT PAR 0-1447 XREFS 73427 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-1840 {}} {259 0 0-1845 {}}} SUCCS {{258 0 0-1849 {}}} CYCLES {}}
set a(0-1847) {NAME slc#7 TYPE READSLICE PAR 0-1447 XREFS 73428 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-1808 {}}} SUCCS {{259 0 0-1848 {}}} CYCLES {}}
set a(0-1848) {NAME if#16:not#2 TYPE NOT PAR 0-1447 XREFS 73429 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-1847 {}}} SUCCS {{259 0 0-1849 {}}} CYCLES {}}
set a(0-1849) {NAME if#16:and TYPE AND PAR 0-1447 XREFS 73430 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-1846 {}} {258 0 0-1454 {}} {259 0 0-1848 {}}} SUCCS {{259 0 0-1850 {}} {258 0 0-1868 {}}} CYCLES {}}
set a(0-1850) {NAME asel#47 TYPE SELECT PAR 0-1447 XREFS 73431 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-1849 {}}} SUCCS {{146 0 0-1851 {}} {146 0 0-1852 {}} {146 0 0-1853 {}} {146 0 0-1854 {}} {146 0 0-1855 {}} {146 0 0-1856 {}} {130 0 0-1857 {}} {146 0 0-1858 {}} {130 0 0-1859 {}}} CYCLES {}}
set a(0-1851) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73432 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1850 {}}} SUCCS {{259 0 0-1852 {}}} CYCLES {}}
set a(0-1852) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1447 XREFS 73433 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1850 {}} {259 0 0-1851 {}}} SUCCS {{259 0 0-1853 {}}} CYCLES {}}
set a(0-1853) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-1447 XREFS 73434 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1850 {}} {259 0 0-1852 {}}} SUCCS {{258 0 0-1856 {}}} CYCLES {}}
set a(0-1854) {NAME deltay_square_blue:not TYPE NOT PAR 0-1447 XREFS 73435 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1850 {}} {258 0 0-1794 {}}} SUCCS {{259 0 0-1855 {}}} CYCLES {}}
set a(0-1855) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-1447 XREFS 73436 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1850 {}} {259 0 0-1854 {}}} SUCCS {{259 0 0-1856 {}}} CYCLES {}}
set a(0-1856) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73437 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-1850 {}} {258 0 0-1853 {}} {259 0 0-1855 {}}} SUCCS {{259 0 0-1857 {}}} CYCLES {}}
set a(0-1857) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-1447 XREFS 73438 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-1850 {}} {259 0 0-1856 {}}} SUCCS {{259 0 0-1858 {}} {258 0 0-1860 {}} {258 0 0-1866 {}}} CYCLES {}}
set a(0-1858) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-1447 XREFS 73439 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1850 {}} {259 0 0-1857 {}}} SUCCS {{259 0 0-1859 {}}} CYCLES {}}
set a(0-1859) {NAME aif#47:asel TYPE SELECT PAR 0-1447 XREFS 73440 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-1850 {}} {259 0 0-1858 {}}} SUCCS {{146 0 0-1860 {}} {146 0 0-1861 {}} {146 0 0-1862 {}} {146 0 0-1863 {}} {146 0 0-1864 {}} {146 0 0-1865 {}}} CYCLES {}}
set a(0-1860) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-1447 XREFS 73441 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1859 {}} {258 0 0-1857 {}}} SUCCS {{259 0 0-1861 {}}} CYCLES {}}
set a(0-1861) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-1447 XREFS 73442 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1859 {}} {259 0 0-1860 {}}} SUCCS {{259 0 0-1862 {}}} CYCLES {}}
set a(0-1862) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-1447 XREFS 73443 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1859 {}} {259 0 0-1861 {}}} SUCCS {{259 0 0-1863 {}}} CYCLES {}}
set a(0-1863) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1447 XREFS 73444 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-1859 {}} {259 0 0-1862 {}}} SUCCS {{259 0 0-1864 {}}} CYCLES {}}
set a(0-1864) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-1447 XREFS 73445 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1859 {}} {259 0 0-1863 {}}} SUCCS {{259 0 0-1865 {}}} CYCLES {}}
set a(0-1865) {NAME if#16:not#1 TYPE NOT PAR 0-1447 XREFS 73446 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1859 {}} {259 0 0-1864 {}}} SUCCS {{258 0 0-1868 {}}} CYCLES {}}
set a(0-1866) {NAME aif#47:slc TYPE READSLICE PAR 0-1447 XREFS 73447 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-1857 {}}} SUCCS {{259 0 0-1867 {}}} CYCLES {}}
set a(0-1867) {NAME if#16:not#3 TYPE NOT PAR 0-1447 XREFS 73448 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1866 {}}} SUCCS {{259 0 0-1868 {}}} CYCLES {}}
set a(0-1868) {NAME if#16:and#2 TYPE AND PAR 0-1447 XREFS 73449 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1849 {}} {258 0 0-1865 {}} {258 0 0-1453 {}} {259 0 0-1867 {}}} SUCCS {{258 0 0-2040 {}} {258 0 0-2045 {}} {258 0 0-2053 {}}} CYCLES {}}
set a(0-1869) {NAME volume_current:not TYPE NOT PAR 0-1447 XREFS 73450 LOC {1 0.69508965 1 0.82901735 1 0.82901735 2 0.356083325} PREDS {{258 0 0-1757 {}}} SUCCS {{258 0 0-1871 {}}} CYCLES {}}
set a(0-1870) {NAME volume_current:not#8 TYPE NOT PAR 0-1447 XREFS 73451 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 2 0.356083325} PREDS {{258 0 0-1794 {}}} SUCCS {{259 0 0-1871 {}}} CYCLES {}}
set a(0-1871) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1447 XREFS 73452 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 1 0.9103565783364113 2 0.43742255333641133} PREDS {{258 0 0-1869 {}} {259 0 0-1870 {}}} SUCCS {{259 0 0-1872 {}}} CYCLES {}}
set a(0-1872) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME acc#9 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1447 XREFS 73453 LOC {1 0.884529625 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.5270659284997776} PREDS {{259 0 0-1871 {}}} SUCCS {{259 0 0-1873 {}} {258 0 0-1875 {}} {258 0 0-1878 {}} {258 0 0-1882 {}} {258 0 0-1897 {}} {258 0 0-1904 {}} {258 0 0-1906 {}} {258 0 0-1912 {}} {258 0 0-1913 {}} {258 0 0-1914 {}} {258 0 0-1915 {}} {258 0 0-1921 {}}} CYCLES {}}
set a(0-1873) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-1447 XREFS 73454 LOC {1 0.974173 1 1.0 1 1.0 2 0.527065975} PREDS {{259 0 0-1872 {}}} SUCCS {{259 0 0-1874 {}}} CYCLES {}}
set a(0-1874) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-1447 XREFS 73455 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{259 0 0-1873 {}}} SUCCS {{258 0 0-1880 {}}} CYCLES {}}
set a(0-1875) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-1447 XREFS 73456 LOC {1 0.974173 1 1.0 1 1.0 2 0.527065975} PREDS {{258 0 0-1872 {}}} SUCCS {{259 0 0-1876 {}}} CYCLES {}}
set a(0-1876) {NAME volume_current:not#1 TYPE NOT PAR 0-1447 XREFS 73457 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{259 0 0-1875 {}}} SUCCS {{259 0 0-1877 {}}} CYCLES {}}
set a(0-1877) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-1447 XREFS 73458 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{259 0 0-1876 {}}} SUCCS {{258 0 0-1879 {}}} CYCLES {}}
set a(0-1878) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-1447 XREFS 73459 LOC {1 0.974173 1 1.0 1 1.0 2 0.527065975} PREDS {{258 0 0-1872 {}}} SUCCS {{259 0 0-1879 {}}} CYCLES {}}
set a(0-1879) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-1447 XREFS 73460 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{258 0 0-1877 {}} {259 0 0-1878 {}}} SUCCS {{259 0 0-1880 {}}} CYCLES {}}
set a(0-1880) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73461 LOC {2 0.0 2 0.527065975 2 0.527065975 2 0.5755105594969361 2 0.5755105594969361} PREDS {{258 0 0-1874 {}} {259 0 0-1879 {}}} SUCCS {{259 0 0-1881 {}}} CYCLES {}}
set a(0-1881) {NAME volume_current:slc TYPE READSLICE PAR 0-1447 XREFS 73462 LOC {2 0.048444625 2 0.5755106 2 0.5755106 2 0.5755106} PREDS {{259 0 0-1880 {}}} SUCCS {{258 0 0-1884 {}}} CYCLES {}}
set a(0-1882) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-1447 XREFS 73463 LOC {1 0.974173 1 1.0 1 1.0 2 0.5755106} PREDS {{258 0 0-1872 {}}} SUCCS {{259 0 0-1883 {}}} CYCLES {}}
set a(0-1883) {NAME volume_current:conc TYPE CONCATENATE PAR 0-1447 XREFS 73464 LOC {1 0.974173 2 0.5755106 2 0.5755106 2 0.5755106} PREDS {{259 0 0-1882 {}}} SUCCS {{259 0 0-1884 {}}} CYCLES {}}
set a(0-1884) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73465 LOC {2 0.048444625 2 0.5755106 2 0.5755106 2 0.623955184496936 2 0.623955184496936} PREDS {{258 0 0-1881 {}} {259 0 0-1883 {}}} SUCCS {{259 0 0-1885 {}} {258 0 0-1888 {}} {258 0 0-1890 {}} {258 0 0-1892 {}} {258 0 0-1894 {}}} CYCLES {}}
set a(0-1885) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-1447 XREFS 73466 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{259 0 0-1884 {}}} SUCCS {{259 0 0-1886 {}}} CYCLES {}}
set a(0-1886) {NAME volume_current:not#2 TYPE NOT PAR 0-1447 XREFS 73467 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{259 0 0-1885 {}}} SUCCS {{259 0 0-1887 {}}} CYCLES {}}
set a(0-1887) {NAME volume_current:xor TYPE XOR PAR 0-1447 XREFS 73468 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{259 0 0-1886 {}}} SUCCS {{258 0 0-1889 {}}} CYCLES {}}
set a(0-1888) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-1447 XREFS 73469 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{258 0 0-1884 {}}} SUCCS {{259 0 0-1889 {}}} CYCLES {}}
set a(0-1889) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-1447 XREFS 73470 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.64541093625 2 0.64541093625} PREDS {{258 0 0-1887 {}} {259 0 0-1888 {}}} SUCCS {{258 0 0-1891 {}}} CYCLES {}}
set a(0-1890) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-1447 XREFS 73471 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.645410975} PREDS {{258 0 0-1884 {}}} SUCCS {{259 0 0-1891 {}}} CYCLES {}}
set a(0-1891) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1447 XREFS 73472 LOC {2 0.11834499999999999 2 0.645410975 2 0.645410975 2 0.6889990898622739 2 0.6889990898622739} PREDS {{258 0 0-1889 {}} {259 0 0-1890 {}}} SUCCS {{258 0 0-1896 {}} {258 0 0-1907 {}} {258 0 0-1909 {}} {258 0 0-1910 {}} {258 0 0-1911 {}}} CYCLES {}}
set a(0-1892) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-1447 XREFS 73473 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.68899915} PREDS {{258 0 0-1884 {}}} SUCCS {{259 0 0-1893 {}}} CYCLES {}}
set a(0-1893) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-1447 XREFS 73474 LOC {2 0.09688925 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{259 0 0-1892 {}}} SUCCS {{258 0 0-1901 {}}} CYCLES {}}
set a(0-1894) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-1447 XREFS 73475 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.68899915} PREDS {{258 0 0-1884 {}}} SUCCS {{259 0 0-1895 {}}} CYCLES {}}
set a(0-1895) {NAME volume_current:not#5 TYPE NOT PAR 0-1447 XREFS 73476 LOC {2 0.09688925 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{259 0 0-1894 {}}} SUCCS {{258 0 0-1900 {}}} CYCLES {}}
set a(0-1896) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-1447 XREFS 73477 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{258 0 0-1891 {}}} SUCCS {{258 0 0-1899 {}}} CYCLES {}}
set a(0-1897) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-1447 XREFS 73478 LOC {1 0.974173 1 1.0 1 1.0 2 0.68899915} PREDS {{258 0 0-1872 {}}} SUCCS {{259 0 0-1898 {}}} CYCLES {}}
set a(0-1898) {NAME volume_current:not#3 TYPE NOT PAR 0-1447 XREFS 73479 LOC {1 0.974173 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{259 0 0-1897 {}}} SUCCS {{259 0 0-1899 {}}} CYCLES {}}
set a(0-1899) {NAME volume_current:nand TYPE NAND PAR 0-1447 XREFS 73480 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{258 0 0-1896 {}} {259 0 0-1898 {}}} SUCCS {{259 0 0-1900 {}}} CYCLES {}}
set a(0-1900) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-1447 XREFS 73481 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{258 0 0-1895 {}} {259 0 0-1899 {}}} SUCCS {{259 0 0-1901 {}}} CYCLES {}}
set a(0-1901) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-1447 XREFS 73482 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821600894753 2 0.7297821600894753} PREDS {{258 0 0-1893 {}} {259 0 0-1900 {}}} SUCCS {{259 0 0-1902 {}}} CYCLES {}}
set a(0-1902) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-1447 XREFS 73483 LOC {2 0.202716225 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-1901 {}}} SUCCS {{259 0 0-1903 {}}} CYCLES {}}
set a(0-1903) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-1447 XREFS 73484 LOC {2 0.202716225 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-1902 {}}} SUCCS {{258 0 0-1919 {}}} CYCLES {}}
set a(0-1904) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-1447 XREFS 73485 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-1872 {}}} SUCCS {{259 0 0-1905 {}}} CYCLES {}}
set a(0-1905) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-1447 XREFS 73486 LOC {1 0.974173 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-1904 {}}} SUCCS {{258 0 0-1918 {}}} CYCLES {}}
set a(0-1906) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-1447 XREFS 73487 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-1872 {}}} SUCCS {{258 0 0-1917 {}}} CYCLES {}}
set a(0-1907) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-1447 XREFS 73488 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-1891 {}}} SUCCS {{259 0 0-1908 {}}} CYCLES {}}
set a(0-1908) {NAME volume_current:not#4 TYPE NOT PAR 0-1447 XREFS 73489 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{259 0 0-1907 {}}} SUCCS {{258 0 0-1917 {}}} CYCLES {}}
set a(0-1909) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-1447 XREFS 73490 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-1891 {}}} SUCCS {{258 0 0-1916 {}}} CYCLES {}}
set a(0-1910) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-1447 XREFS 73491 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-1891 {}}} SUCCS {{258 0 0-1916 {}}} CYCLES {}}
set a(0-1911) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-1447 XREFS 73492 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-1891 {}}} SUCCS {{258 0 0-1916 {}}} CYCLES {}}
set a(0-1912) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-1447 XREFS 73493 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-1872 {}}} SUCCS {{258 0 0-1916 {}}} CYCLES {}}
set a(0-1913) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-1447 XREFS 73494 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-1872 {}}} SUCCS {{258 0 0-1916 {}}} CYCLES {}}
set a(0-1914) {NAME volume_current:slc(acc.idiv)#22 TYPE READSLICE PAR 0-1447 XREFS 73495 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-1872 {}}} SUCCS {{258 0 0-1916 {}}} CYCLES {}}
set a(0-1915) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-1447 XREFS 73496 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-1872 {}}} SUCCS {{259 0 0-1916 {}}} CYCLES {}}
set a(0-1916) {NAME volume_current:or TYPE OR PAR 0-1447 XREFS 73497 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-1914 {}} {258 0 0-1913 {}} {258 0 0-1912 {}} {258 0 0-1911 {}} {258 0 0-1910 {}} {258 0 0-1909 {}} {259 0 0-1915 {}}} SUCCS {{259 0 0-1917 {}}} CYCLES {}}
set a(0-1917) {NAME and#1 TYPE AND PAR 0-1447 XREFS 73498 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-1908 {}} {258 0 0-1906 {}} {259 0 0-1916 {}}} SUCCS {{259 0 0-1918 {}}} CYCLES {}}
set a(0-1918) {NAME volume_current:conc#27 TYPE CONCATENATE PAR 0-1447 XREFS 73499 LOC {2 0.16193317499999998 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{258 0 0-1905 {}} {259 0 0-1917 {}}} SUCCS {{259 0 0-1919 {}}} CYCLES {}}
set a(0-1919) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#7 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-1447 XREFS 73500 LOC {2 0.202716225 2 0.7297821999999999 2 0.7297821999999999 2 0.7671832020708271 2 0.7671832020708271} PREDS {{258 0 0-1903 {}} {259 0 0-1918 {}}} SUCCS {{259 0 0-1920 {}}} CYCLES {}}
set a(0-1920) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-1447 XREFS 73501 LOC {2 0.240117275 2 0.76718325 2 0.76718325 2 0.76718325} PREDS {{259 0 0-1919 {}}} SUCCS {{258 0 0-1922 {}}} CYCLES {}}
set a(0-1921) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-1447 XREFS 73502 LOC {1 0.974173 1 1.0 1 1.0 2 0.76718325} PREDS {{258 0 0-1872 {}}} SUCCS {{259 0 0-1922 {}}} CYCLES {}}
set a(0-1922) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1447 XREFS 73503 LOC {2 0.240117275 2 0.76718325 2 0.76718325 2 0.8207069149089293 2 0.8207069149089293} PREDS {{258 0 0-1920 {}} {259 0 0-1921 {}}} SUCCS {{259 0 0-1923 {}} {258 0 0-1940 {}}} CYCLES {}}
set a(0-1923) {NAME if#17:conc TYPE CONCATENATE PAR 0-1447 XREFS 73504 LOC {2 0.293641 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-1922 {}}} SUCCS {{258 0 0-1927 {}}} CYCLES {}}
set a(0-1924) {NAME if#17:asn TYPE ASSIGN PAR 0-1447 XREFS 73505 LOC {1 0.472934025 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{262 0 0-2068 {}}} SUCCS {{259 0 0-1925 {}} {256 0 0-2068 {}}} CYCLES {}}
set a(0-1925) {NAME not#9 TYPE NOT PAR 0-1447 XREFS 73506 LOC {1 0.472934025 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-1924 {}}} SUCCS {{259 0 0-1926 {}}} CYCLES {}}
set a(0-1926) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-1447 XREFS 73507 LOC {1 0.472934025 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-1925 {}}} SUCCS {{259 0 0-1927 {}}} CYCLES {}}
set a(0-1927) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-1447 XREFS 73508 LOC {2 0.293641 2 0.820706975 2 0.820706975 2 0.8843571907468815 2 0.8843571907468815} PREDS {{258 0 0-1923 {}} {259 0 0-1926 {}}} SUCCS {{259 0 0-1928 {}}} CYCLES {}}
set a(0-1928) {NAME if#17:slc TYPE READSLICE PAR 0-1447 XREFS 73509 LOC {2 0.35729127499999996 2 0.88435725 2 0.88435725 2 0.88435725} PREDS {{259 0 0-1927 {}}} SUCCS {{259 0 0-1929 {}} {258 0 0-1932 {}}} CYCLES {}}
set a(0-1929) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME acc#12 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1447 XREFS 73510 LOC {2 0.35729127499999996 2 0.88435725 2 0.88435725 2 0.933351175547025 2 0.933351175547025} PREDS {{259 0 0-1928 {}}} SUCCS {{259 0 0-1930 {}}} CYCLES {}}
set a(0-1930) {NAME slc#8 TYPE READSLICE PAR 0-1447 XREFS 73511 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-1929 {}}} SUCCS {{259 0 0-1931 {}} {258 0 0-1938 {}}} CYCLES {}}
set a(0-1931) {NAME asel#51 TYPE SELECT PAR 0-1447 XREFS 73512 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-1930 {}}} SUCCS {{146 0 0-1932 {}} {146 0 0-1933 {}} {146 0 0-1934 {}} {146 0 0-1935 {}} {146 0 0-1936 {}}} CYCLES {}}
set a(0-1932) {NAME if#17:slc(acc#13.cse) TYPE READSLICE PAR 0-1447 XREFS 73513 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-1931 {}} {258 0 0-1928 {}}} SUCCS {{259 0 0-1933 {}}} CYCLES {}}
set a(0-1933) {NAME aif#51:not#1 TYPE NOT PAR 0-1447 XREFS 73514 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-1931 {}} {259 0 0-1932 {}}} SUCCS {{259 0 0-1934 {}}} CYCLES {}}
set a(0-1934) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1447 XREFS 73515 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.9769393398622739 2 0.9769393398622739} PREDS {{146 0 0-1931 {}} {259 0 0-1933 {}}} SUCCS {{259 0 0-1935 {}}} CYCLES {}}
set a(0-1935) {NAME aif#51:slc TYPE READSLICE PAR 0-1447 XREFS 73516 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-1931 {}} {259 0 0-1934 {}}} SUCCS {{259 0 0-1936 {}}} CYCLES {}}
set a(0-1936) {NAME if#17:not TYPE NOT PAR 0-1447 XREFS 73517 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-1931 {}} {259 0 0-1935 {}}} SUCCS {{258 0 0-1939 {}}} CYCLES {}}
set a(0-1937) {NAME asn#298 TYPE ASSIGN PAR 0-1447 XREFS 73518 LOC {1 0.472934025 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-2068 {}}} SUCCS {{258 0 0-1940 {}} {256 0 0-2068 {}}} CYCLES {}}
set a(0-1938) {NAME if#17:not#1 TYPE NOT PAR 0-1447 XREFS 73519 LOC {2 0.40628525 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-1930 {}}} SUCCS {{259 0 0-1939 {}}} CYCLES {}}
set a(0-1939) {NAME if#17:and TYPE AND PAR 0-1447 XREFS 73520 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-1936 {}} {258 0 0-1452 {}} {259 0 0-1938 {}}} SUCCS {{259 0 0-1940 {}}} CYCLES {}}
set a(0-1940) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1447 XREFS 73521 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-1937 {}} {258 0 0-1922 {}} {259 0 0-1939 {}}} SUCCS {{259 0 0-1941 {}} {258 0 0-2068 {}}} CYCLES {}}
set a(0-1941) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1447 XREFS 73522 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-1941 {}} {80 0 0-2058 {}} {259 0 0-1940 {}}} SUCCS {{260 0 0-1941 {}} {80 0 0-2058 {}}} CYCLES {}}
set a(0-1942) {NAME osel#2 TYPE SELECT PAR 0-1447 XREFS 73523 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1641 {}}} SUCCS {{146 0 0-1943 {}} {146 0 0-1944 {}} {146 0 0-1945 {}} {146 0 0-1946 {}} {146 0 0-1947 {}} {146 0 0-1948 {}} {146 0 0-1949 {}} {146 0 0-1950 {}} {146 0 0-1951 {}} {146 0 0-1952 {}} {146 0 0-1953 {}} {146 0 0-1954 {}} {146 0 0-1955 {}} {146 0 0-1956 {}} {146 0 0-1957 {}} {146 0 0-1958 {}} {146 0 0-1959 {}} {146 0 0-1960 {}} {146 0 0-1961 {}} {146 0 0-1962 {}} {146 0 0-1963 {}} {146 0 0-1964 {}}} CYCLES {}}
set a(0-1943) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73524 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1944 {}}} CYCLES {}}
set a(0-1944) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-1447 XREFS 73525 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1943 {}}} SUCCS {{258 0 0-1964 {}}} CYCLES {}}
set a(0-1945) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73526 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1946 {}}} CYCLES {}}
set a(0-1946) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1447 XREFS 73527 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1945 {}}} SUCCS {{258 0 0-1964 {}}} CYCLES {}}
set a(0-1947) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73528 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1948 {}}} CYCLES {}}
set a(0-1948) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1447 XREFS 73529 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1947 {}}} SUCCS {{258 0 0-1964 {}}} CYCLES {}}
set a(0-1949) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73530 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1950 {}}} CYCLES {}}
set a(0-1950) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1447 XREFS 73531 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1949 {}}} SUCCS {{258 0 0-1964 {}}} CYCLES {}}
set a(0-1951) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73532 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1952 {}}} CYCLES {}}
set a(0-1952) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1447 XREFS 73533 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1951 {}}} SUCCS {{258 0 0-1963 {}}} CYCLES {}}
set a(0-1953) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73534 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1954 {}}} CYCLES {}}
set a(0-1954) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1447 XREFS 73535 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1953 {}}} SUCCS {{258 0 0-1963 {}}} CYCLES {}}
set a(0-1955) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73536 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1956 {}}} CYCLES {}}
set a(0-1956) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1447 XREFS 73537 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1955 {}}} SUCCS {{258 0 0-1963 {}}} CYCLES {}}
set a(0-1957) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73538 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1958 {}}} CYCLES {}}
set a(0-1958) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1447 XREFS 73539 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1957 {}}} SUCCS {{258 0 0-1963 {}}} CYCLES {}}
set a(0-1959) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73540 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1960 {}}} CYCLES {}}
set a(0-1960) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1447 XREFS 73541 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1959 {}}} SUCCS {{258 0 0-1963 {}}} CYCLES {}}
set a(0-1961) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73542 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}}} SUCCS {{259 0 0-1962 {}}} CYCLES {}}
set a(0-1962) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1447 XREFS 73543 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {259 0 0-1961 {}}} SUCCS {{259 0 0-1963 {}}} CYCLES {}}
set a(0-1963) {NAME oelse#2:nor TYPE NOR PAR 0-1447 XREFS 73544 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {258 0 0-1960 {}} {258 0 0-1958 {}} {258 0 0-1956 {}} {258 0 0-1954 {}} {258 0 0-1952 {}} {259 0 0-1962 {}}} SUCCS {{259 0 0-1964 {}}} CYCLES {}}
set a(0-1964) {NAME oelse#2:and TYPE AND PAR 0-1447 XREFS 73545 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1942 {}} {258 0 0-1950 {}} {258 0 0-1948 {}} {258 0 0-1946 {}} {258 0 0-1944 {}} {259 0 0-1963 {}}} SUCCS {{259 0 0-1965 {}}} CYCLES {}}
set a(0-1965) {NAME if#18:or TYPE OR PAR 0-1447 XREFS 73546 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1641 {}} {258 0 0-1451 {}} {259 0 0-1964 {}}} SUCCS {{259 0 0-1966 {}} {258 0 0-1989 {}}} CYCLES {}}
set a(0-1966) {NAME osel#3 TYPE SELECT PAR 0-1447 XREFS 73547 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-1965 {}}} SUCCS {{146 0 0-1967 {}} {146 0 0-1968 {}} {146 0 0-1969 {}} {146 0 0-1970 {}} {146 0 0-1971 {}} {146 0 0-1972 {}} {146 0 0-1973 {}} {146 0 0-1974 {}} {146 0 0-1975 {}} {146 0 0-1976 {}} {146 0 0-1977 {}} {146 0 0-1978 {}} {146 0 0-1979 {}} {146 0 0-1980 {}} {146 0 0-1981 {}} {146 0 0-1982 {}} {146 0 0-1983 {}} {146 0 0-1984 {}} {146 0 0-1985 {}} {146 0 0-1986 {}} {146 0 0-1987 {}} {146 0 0-1988 {}}} CYCLES {}}
set a(0-1967) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73548 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1968 {}}} CYCLES {}}
set a(0-1968) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-1447 XREFS 73549 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1967 {}}} SUCCS {{258 0 0-1988 {}}} CYCLES {}}
set a(0-1969) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73550 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1970 {}}} CYCLES {}}
set a(0-1970) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1447 XREFS 73551 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1969 {}}} SUCCS {{258 0 0-1988 {}}} CYCLES {}}
set a(0-1971) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73552 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1972 {}}} CYCLES {}}
set a(0-1972) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1447 XREFS 73553 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1971 {}}} SUCCS {{258 0 0-1988 {}}} CYCLES {}}
set a(0-1973) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73554 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1974 {}}} CYCLES {}}
set a(0-1974) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1447 XREFS 73555 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1973 {}}} SUCCS {{258 0 0-1988 {}}} CYCLES {}}
set a(0-1975) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73556 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1976 {}}} CYCLES {}}
set a(0-1976) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1447 XREFS 73557 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1975 {}}} SUCCS {{258 0 0-1987 {}}} CYCLES {}}
set a(0-1977) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73558 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1978 {}}} CYCLES {}}
set a(0-1978) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1447 XREFS 73559 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1977 {}}} SUCCS {{258 0 0-1987 {}}} CYCLES {}}
set a(0-1979) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73560 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1980 {}}} CYCLES {}}
set a(0-1980) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1447 XREFS 73561 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1979 {}}} SUCCS {{258 0 0-1987 {}}} CYCLES {}}
set a(0-1981) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73562 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1982 {}}} CYCLES {}}
set a(0-1982) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1447 XREFS 73563 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1981 {}}} SUCCS {{258 0 0-1987 {}}} CYCLES {}}
set a(0-1983) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73564 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1984 {}}} CYCLES {}}
set a(0-1984) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1447 XREFS 73565 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1983 {}}} SUCCS {{258 0 0-1987 {}}} CYCLES {}}
set a(0-1985) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73566 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}}} SUCCS {{259 0 0-1986 {}}} CYCLES {}}
set a(0-1986) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1447 XREFS 73567 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {259 0 0-1985 {}}} SUCCS {{259 0 0-1987 {}}} CYCLES {}}
set a(0-1987) {NAME oelse#3:nor TYPE NOR PAR 0-1447 XREFS 73568 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {258 0 0-1984 {}} {258 0 0-1982 {}} {258 0 0-1980 {}} {258 0 0-1978 {}} {258 0 0-1976 {}} {259 0 0-1986 {}}} SUCCS {{259 0 0-1988 {}}} CYCLES {}}
set a(0-1988) {NAME oelse#3:and TYPE AND PAR 0-1447 XREFS 73569 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1966 {}} {258 0 0-1974 {}} {258 0 0-1972 {}} {258 0 0-1970 {}} {258 0 0-1968 {}} {259 0 0-1987 {}}} SUCCS {{259 0 0-1989 {}}} CYCLES {}}
set a(0-1989) {NAME if#18:or#1 TYPE OR PAR 0-1447 XREFS 73570 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1965 {}} {258 0 0-1450 {}} {259 0 0-1988 {}}} SUCCS {{259 0 0-1990 {}} {258 0 0-2013 {}}} CYCLES {}}
set a(0-1990) {NAME osel#4 TYPE SELECT PAR 0-1447 XREFS 73571 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-1989 {}}} SUCCS {{146 0 0-1991 {}} {146 0 0-1992 {}} {146 0 0-1993 {}} {146 0 0-1994 {}} {146 0 0-1995 {}} {146 0 0-1996 {}} {146 0 0-1997 {}} {146 0 0-1998 {}} {146 0 0-1999 {}} {146 0 0-2000 {}} {146 0 0-2001 {}} {146 0 0-2002 {}} {146 0 0-2003 {}} {146 0 0-2004 {}} {146 0 0-2005 {}} {146 0 0-2006 {}} {146 0 0-2007 {}} {146 0 0-2008 {}} {146 0 0-2009 {}} {146 0 0-2010 {}} {146 0 0-2011 {}} {146 0 0-2012 {}}} CYCLES {}}
set a(0-1991) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73572 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-1992 {}}} CYCLES {}}
set a(0-1992) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-1447 XREFS 73573 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-1991 {}}} SUCCS {{258 0 0-2012 {}}} CYCLES {}}
set a(0-1993) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73574 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-1994 {}}} CYCLES {}}
set a(0-1994) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1447 XREFS 73575 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-1993 {}}} SUCCS {{258 0 0-2012 {}}} CYCLES {}}
set a(0-1995) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73576 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-1996 {}}} CYCLES {}}
set a(0-1996) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1447 XREFS 73577 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-1995 {}}} SUCCS {{258 0 0-2012 {}}} CYCLES {}}
set a(0-1997) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73578 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-1998 {}}} CYCLES {}}
set a(0-1998) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1447 XREFS 73579 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-1997 {}}} SUCCS {{258 0 0-2012 {}}} CYCLES {}}
set a(0-1999) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73580 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-2000 {}}} CYCLES {}}
set a(0-2000) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1447 XREFS 73581 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-1999 {}}} SUCCS {{258 0 0-2011 {}}} CYCLES {}}
set a(0-2001) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73582 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-2002 {}}} CYCLES {}}
set a(0-2002) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1447 XREFS 73583 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-2001 {}}} SUCCS {{258 0 0-2011 {}}} CYCLES {}}
set a(0-2003) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73584 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-2004 {}}} CYCLES {}}
set a(0-2004) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1447 XREFS 73585 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-2003 {}}} SUCCS {{258 0 0-2011 {}}} CYCLES {}}
set a(0-2005) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73586 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-2006 {}}} CYCLES {}}
set a(0-2006) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1447 XREFS 73587 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-2005 {}}} SUCCS {{258 0 0-2011 {}}} CYCLES {}}
set a(0-2007) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73588 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-2008 {}}} CYCLES {}}
set a(0-2008) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1447 XREFS 73589 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-2007 {}}} SUCCS {{258 0 0-2011 {}}} CYCLES {}}
set a(0-2009) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73590 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}}} SUCCS {{259 0 0-2010 {}}} CYCLES {}}
set a(0-2010) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1447 XREFS 73591 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {259 0 0-2009 {}}} SUCCS {{259 0 0-2011 {}}} CYCLES {}}
set a(0-2011) {NAME oelse#4:nor TYPE NOR PAR 0-1447 XREFS 73592 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {258 0 0-2008 {}} {258 0 0-2006 {}} {258 0 0-2004 {}} {258 0 0-2002 {}} {258 0 0-2000 {}} {259 0 0-2010 {}}} SUCCS {{259 0 0-2012 {}}} CYCLES {}}
set a(0-2012) {NAME oelse#4:and TYPE AND PAR 0-1447 XREFS 73593 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1990 {}} {258 0 0-1998 {}} {258 0 0-1996 {}} {258 0 0-1994 {}} {258 0 0-1992 {}} {259 0 0-2011 {}}} SUCCS {{259 0 0-2013 {}}} CYCLES {}}
set a(0-2013) {NAME if#18:or#2 TYPE OR PAR 0-1447 XREFS 73594 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1989 {}} {258 0 0-1449 {}} {259 0 0-2012 {}}} SUCCS {{259 0 0-2014 {}} {258 0 0-2037 {}}} CYCLES {}}
set a(0-2014) {NAME osel#5 TYPE SELECT PAR 0-1447 XREFS 73595 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-2013 {}}} SUCCS {{146 0 0-2015 {}} {146 0 0-2016 {}} {146 0 0-2017 {}} {146 0 0-2018 {}} {146 0 0-2019 {}} {146 0 0-2020 {}} {146 0 0-2021 {}} {146 0 0-2022 {}} {146 0 0-2023 {}} {146 0 0-2024 {}} {146 0 0-2025 {}} {146 0 0-2026 {}} {146 0 0-2027 {}} {146 0 0-2028 {}} {146 0 0-2029 {}} {146 0 0-2030 {}} {146 0 0-2031 {}} {146 0 0-2032 {}} {146 0 0-2033 {}} {146 0 0-2034 {}} {146 0 0-2035 {}} {146 0 0-2036 {}}} CYCLES {}}
set a(0-2015) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73596 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2016 {}}} CYCLES {}}
set a(0-2016) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-1447 XREFS 73597 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2015 {}}} SUCCS {{258 0 0-2036 {}}} CYCLES {}}
set a(0-2017) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73598 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2018 {}}} CYCLES {}}
set a(0-2018) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1447 XREFS 73599 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2017 {}}} SUCCS {{258 0 0-2036 {}}} CYCLES {}}
set a(0-2019) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73600 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2020 {}}} CYCLES {}}
set a(0-2020) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1447 XREFS 73601 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2019 {}}} SUCCS {{258 0 0-2036 {}}} CYCLES {}}
set a(0-2021) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73602 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2022 {}}} CYCLES {}}
set a(0-2022) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1447 XREFS 73603 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2021 {}}} SUCCS {{258 0 0-2036 {}}} CYCLES {}}
set a(0-2023) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73604 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2024 {}}} CYCLES {}}
set a(0-2024) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1447 XREFS 73605 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2023 {}}} SUCCS {{258 0 0-2035 {}}} CYCLES {}}
set a(0-2025) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73606 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2026 {}}} CYCLES {}}
set a(0-2026) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1447 XREFS 73607 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2025 {}}} SUCCS {{258 0 0-2035 {}}} CYCLES {}}
set a(0-2027) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73608 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2028 {}}} CYCLES {}}
set a(0-2028) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1447 XREFS 73609 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2027 {}}} SUCCS {{258 0 0-2035 {}}} CYCLES {}}
set a(0-2029) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73610 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2030 {}}} CYCLES {}}
set a(0-2030) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1447 XREFS 73611 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2029 {}}} SUCCS {{258 0 0-2035 {}}} CYCLES {}}
set a(0-2031) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73612 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2032 {}}} CYCLES {}}
set a(0-2032) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1447 XREFS 73613 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2031 {}}} SUCCS {{258 0 0-2035 {}}} CYCLES {}}
set a(0-2033) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73614 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}}} SUCCS {{259 0 0-2034 {}}} CYCLES {}}
set a(0-2034) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1447 XREFS 73615 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {259 0 0-2033 {}}} SUCCS {{259 0 0-2035 {}}} CYCLES {}}
set a(0-2035) {NAME oelse#5:nor TYPE NOR PAR 0-1447 XREFS 73616 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {258 0 0-2032 {}} {258 0 0-2030 {}} {258 0 0-2028 {}} {258 0 0-2026 {}} {258 0 0-2024 {}} {259 0 0-2034 {}}} SUCCS {{259 0 0-2036 {}}} CYCLES {}}
set a(0-2036) {NAME oelse#5:and TYPE AND PAR 0-1447 XREFS 73617 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2014 {}} {258 0 0-2022 {}} {258 0 0-2020 {}} {258 0 0-2018 {}} {258 0 0-2016 {}} {259 0 0-2035 {}}} SUCCS {{259 0 0-2037 {}}} CYCLES {}}
set a(0-2037) {NAME if#18:or#3 TYPE OR PAR 0-1447 XREFS 73618 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2013 {}} {258 0 0-1448 {}} {259 0 0-2036 {}}} SUCCS {{258 0 0-2041 {}} {258 0 0-2047 {}} {258 0 0-2055 {}}} CYCLES {}}
set a(0-2038) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1447 XREFS 73619 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-1838 {}}} SUCCS {{259 0 0-2039 {}}} CYCLES {}}
set a(0-2039) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1447 XREFS 73620 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-1500 {}} {259 0 0-2038 {}}} SUCCS {{258 0 0-2042 {}}} CYCLES {}}
set a(0-2040) {NAME exs#7 TYPE SIGNEXTEND PAR 0-1447 XREFS 73621 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-1868 {}}} SUCCS {{258 0 0-2042 {}}} CYCLES {}}
set a(0-2041) {NAME exs#10 TYPE SIGNEXTEND PAR 0-1447 XREFS 73622 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-2037 {}}} SUCCS {{259 0 0-2042 {}}} CYCLES {}}
set a(0-2042) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-1447 XREFS 73623 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-2040 {}} {258 0 0-2039 {}} {259 0 0-2041 {}}} SUCCS {{258 0 0-2057 {}}} CYCLES {}}
set a(0-2043) {NAME not#39 TYPE NOT PAR 0-1447 XREFS 73624 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1838 {}}} SUCCS {{259 0 0-2044 {}}} CYCLES {}}
set a(0-2044) {NAME exs#5 TYPE SIGNEXTEND PAR 0-1447 XREFS 73625 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-2043 {}}} SUCCS {{258 0 0-2049 {}}} CYCLES {}}
set a(0-2045) {NAME not#41 TYPE NOT PAR 0-1447 XREFS 73626 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1868 {}}} SUCCS {{259 0 0-2046 {}}} CYCLES {}}
set a(0-2046) {NAME exs#8 TYPE SIGNEXTEND PAR 0-1447 XREFS 73627 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-2045 {}}} SUCCS {{258 0 0-2049 {}}} CYCLES {}}
set a(0-2047) {NAME not#43 TYPE NOT PAR 0-1447 XREFS 73628 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2037 {}}} SUCCS {{259 0 0-2048 {}}} CYCLES {}}
set a(0-2048) {NAME exs#11 TYPE SIGNEXTEND PAR 0-1447 XREFS 73629 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-2047 {}}} SUCCS {{259 0 0-2049 {}}} CYCLES {}}
set a(0-2049) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#12 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-1447 XREFS 73630 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-2046 {}} {258 0 0-2044 {}} {258 0 0-1532 {}} {259 0 0-2048 {}}} SUCCS {{258 0 0-2057 {}}} CYCLES {}}
set a(0-2050) {NAME not#20 TYPE NOT PAR 0-1447 XREFS 73631 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-1838 {}}} SUCCS {{259 0 0-2051 {}}} CYCLES {}}
set a(0-2051) {NAME exs#6 TYPE SIGNEXTEND PAR 0-1447 XREFS 73632 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-2050 {}}} SUCCS {{259 0 0-2052 {}}} CYCLES {}}
set a(0-2052) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 1 NAME and#8 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1447 XREFS 73633 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-1564 {}} {259 0 0-2051 {}}} SUCCS {{258 0 0-2054 {}}} CYCLES {}}
set a(0-2053) {NAME exs#9 TYPE SIGNEXTEND PAR 0-1447 XREFS 73634 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-1868 {}}} SUCCS {{259 0 0-2054 {}}} CYCLES {}}
set a(0-2054) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1447 XREFS 73635 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-2052 {}} {259 0 0-2053 {}}} SUCCS {{258 0 0-2056 {}}} CYCLES {}}
set a(0-2055) {NAME exs#12 TYPE SIGNEXTEND PAR 0-1447 XREFS 73636 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-2037 {}}} SUCCS {{259 0 0-2056 {}}} CYCLES {}}
set a(0-2056) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1447 XREFS 73637 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-2054 {}} {259 0 0-2055 {}}} SUCCS {{259 0 0-2057 {}}} CYCLES {}}
set a(0-2057) {NAME conc#11 TYPE CONCATENATE PAR 0-1447 XREFS 73638 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-2049 {}} {258 0 0-2042 {}} {259 0 0-2056 {}}} SUCCS {{259 0 0-2058 {}}} CYCLES {}}
set a(0-2058) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1447 XREFS 73639 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-2058 {}} {80 0 0-1941 {}} {259 0 0-2057 {}}} SUCCS {{80 0 0-1941 {}} {260 0 0-2058 {}}} CYCLES {}}
set a(0-2059) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-1447 XREFS 73640 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.5598631} PREDS {} SUCCS {{259 0 0-2060 {}}} CYCLES {}}
set a(0-2060) {NAME vin:asn TYPE ASSIGN PAR 0-1447 XREFS 73641 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.5598631} PREDS {{260 0 0-2060 {}} {256 0 0-1468 {}} {256 0 0-1483 {}} {256 0 0-1488 {}} {256 0 0-1495 {}} {256 0 0-1515 {}} {256 0 0-1520 {}} {256 0 0-1527 {}} {256 0 0-1547 {}} {256 0 0-1552 {}} {256 0 0-1559 {}} {259 0 0-2059 {}}} SUCCS {{262 0 0-1468 {}} {262 0 0-1483 {}} {262 0 0-1488 {}} {262 0 0-1495 {}} {262 0 0-1515 {}} {262 0 0-1520 {}} {262 0 0-1527 {}} {262 0 0-1547 {}} {262 0 0-1552 {}} {262 0 0-1559 {}} {260 0 0-2060 {}}} CYCLES {}}
set a(0-2061) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-1447 XREFS 73642 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.47852382499999996} PREDS {{260 0 0-2061 {}} {256 0 0-1469 {}} {256 0 0-1471 {}} {256 0 0-1480 {}} {256 0 0-1501 {}} {256 0 0-1503 {}} {256 0 0-1512 {}} {256 0 0-1533 {}} {256 0 0-1535 {}} {256 0 0-1544 {}} {258 0 0-1468 {}}} SUCCS {{262 0 0-1469 {}} {262 0 0-1471 {}} {262 0 0-1480 {}} {262 0 0-1501 {}} {262 0 0-1503 {}} {262 0 0-1512 {}} {262 0 0-1533 {}} {262 0 0-1535 {}} {262 0 0-1544 {}} {260 0 0-2061 {}}} CYCLES {}}
set a(0-2062) {NAME vin:asn(acc#15(0).sva) TYPE ASSIGN PAR 0-1447 XREFS 73643 LOC {1 0.623584425 1 0.663575575 1 0.663575575 3 0.20152255} PREDS {{260 0 0-2062 {}} {256 0 0-1615 {}} {258 0 0-1693 {}}} SUCCS {{262 0 0-1615 {}} {260 0 0-2062 {}}} CYCLES {}}
set a(0-2063) {NAME vin:asn(acc#15(1).sva) TYPE ASSIGN PAR 0-1447 XREFS 73644 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.20152255} PREDS {{260 0 0-2063 {}} {256 0 0-1618 {}} {258 0 0-1720 {}}} SUCCS {{262 0 0-1618 {}} {260 0 0-2063 {}}} CYCLES {}}
set a(0-2064) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-1447 XREFS 73645 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.309962125} PREDS {{260 0 0-2064 {}} {256 0 0-1665 {}} {258 0 0-1755 {}}} SUCCS {{262 0 0-1665 {}} {260 0 0-2064 {}}} CYCLES {}}
set a(0-2065) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-1447 XREFS 73646 LOC {1 0.69508965 1 0.82901735 1 0.82901735 3 0.309962125} PREDS {{260 0 0-2065 {}} {256 0 0-1667 {}} {258 0 0-1757 {}}} SUCCS {{262 0 0-1667 {}} {260 0 0-2065 {}}} CYCLES {}}
set a(0-2066) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-1447 XREFS 73647 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.309962125} PREDS {{260 0 0-2066 {}} {256 0 0-1669 {}} {258 0 0-1792 {}}} SUCCS {{262 0 0-1669 {}} {260 0 0-2066 {}}} CYCLES {}}
set a(0-2067) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-1447 XREFS 73648 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 3 0.309962125} PREDS {{260 0 0-2067 {}} {256 0 0-1671 {}} {258 0 0-1794 {}}} SUCCS {{262 0 0-1671 {}} {260 0 0-2067 {}}} CYCLES {}}
set a(0-2068) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-1447 XREFS 73649 LOC {2 0.472934025 2 1.0 2 1.0 3 0.820706975} PREDS {{260 0 0-2068 {}} {256 0 0-1924 {}} {256 0 0-1937 {}} {258 0 0-1940 {}}} SUCCS {{262 0 0-1924 {}} {262 0 0-1937 {}} {260 0 0-2068 {}}} CYCLES {}}
set a(0-1447) {CHI {0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772 0-1773 0-1774 0-1775 0-1776 0-1777 0-1778 0-1779 0-1780 0-1781 0-1782 0-1783 0-1784 0-1785 0-1786 0-1787 0-1788 0-1789 0-1790 0-1791 0-1792 0-1793 0-1794 0-1795 0-1796 0-1797 0-1798 0-1799 0-1800 0-1801 0-1802 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1815 0-1816 0-1817 0-1818 0-1819 0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860 0-1861 0-1862 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063 0-2064 0-2065 0-2066 0-2067 0-2068} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-1437 XREFS 73650 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1447 {}} {258 0 0-1445 {}} {258 0 0-1444 {}} {258 0 0-1443 {}} {258 0 0-1442 {}} {258 0 0-1441 {}} {258 0 0-1440 {}} {258 0 0-1438 {}} {258 0 0-1439 {}} {259 0 0-1446 {}}} SUCCS {{772 0 0-1438 {}} {772 0 0-1439 {}} {772 0 0-1440 {}} {772 0 0-1441 {}} {772 0 0-1442 {}} {772 0 0-1443 {}} {772 0 0-1444 {}} {772 0 0-1445 {}} {772 0 0-1446 {}} {774 0 0-1447 {}}} CYCLES {}}
set a(0-1437) {CHI {0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 73651 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1437-TOTALCYCLES) {3}
set a(0-1437-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-1473 0-1478 0-1505 0-1510 0-1537 0-1542 0-1871} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-1479 0-1486 0-1494 0-1511 0-1518 0-1526 0-1543 0-1550 0-1558 0-1713} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-1487 0-1498 0-1519 0-1530 0-1551 0-1562 0-1800 0-1807 0-1826 0-1856 0-1872} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-1499 0-1531 0-1563} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1576 0-1605 0-1674} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1578 0-1593 0-1601 0-1723 0-1760 0-1880 0-1884} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1591 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-1609 0-1692 0-1719 0-1891 0-1934} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-1617 0-1620} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1666 0-1668 0-1670 0-1672 0-1755 0-1757 0-1792 0-1794} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-1679 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-1687 0-1696 0-1701 0-1814 0-1833 0-1844 0-1863} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-1693 0-1720 0-1940} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-1708 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-1889 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-1901 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-1919 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-1922 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-1927 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,2,1,6) 0-1929 mgc_ioport.mgc_out_stdreg(4,4) 0-1941 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-2039 0-2054 0-2056} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-2042 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-2049 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) 0-2052 mgc_ioport.mgc_out_stdreg(2,30) 0-2058}
set a(0-1437-PROC_NAME) {core}
set a(0-1437-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-1437}

