# VLSI_AJT
Proyectos en VHDL
Diseño Digital VLSI
Grupo: 4
[#50ef70](https://placehold.it/12/ff0000?text=+)Aguilar Luna Gabriel Daniel
[#ff5070](https://placehold.it/12/ff0000?text=+)Jiménez Juárez Jesús
[#5099ef](https://placehold.it/12/ff0000?text=+)Torres Galván Jóse Antonio