# Sun Feb 27 15:54:03 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys Lattice Technology Mapper, Version map202103lat, Build 107R, Built Dec 22 2021 00:40:26, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 180MB)

@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[4] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_wr[6] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[3] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[2] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_buf_push is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[1] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[0] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[1] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[2] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[3] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[4] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[5] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[6] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[7] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[8] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_wr[2] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_rx_push_en because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_tx_pop_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO171 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_wr_done is reduced to a combinational gate by constant propagation. 
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_tx_last because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_rx_last. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_2[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 198MB)

@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing instance U3_SYNC.s_cdc_sync[1] because it is equivalent to instance U3_SYNC.s_cdc_sync[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing instance U3_SYNC.s_cdc_guard_0[1] because it is equivalent to instance U3_SYNC.s_cdc_guard_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[12] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[14] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[15] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[13] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[11] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[9] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[8] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[17] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[19] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[21] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[23] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[22] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[20] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[18] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U7_CFI.U7_CDC_CTL.s_cdc_sync[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Boundary register U7_CFI.U7_CDC_CTL.s_cdc_sync[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U7_CFI.U7_CDC_CTL.s_cdc_guard_0[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[2] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit U7_CFI.U3_DMA.s_fsm_buf_wr[0] (in view view:work.core_mf8c_5_ECP5UM(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_wb_cti[1] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_buf_wr[1] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_buf_wr[6] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_wb_last (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[0] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[10] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[16] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance count_ms[16:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1017:3:1017:8|Found counter in view:work.pcie_x1_top_phy(verilog) instance rsl_rdy_cnt[9:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":913:0:913:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance detsm_cnt[7:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":556:0:556:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance ei_counter[6:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":551:3:551:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlol1_cnt[18:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":365:3:365:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk1\.plol_cnt[19:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":699:3:699:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.genblk3\.rxr_wt_cnt[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":599:3:599:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlols0_cnt[17:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":960:0:960:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance rhb_wait_cnt[7:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1132:0:1132:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance pcount[21:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":921:0:921:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance rcount[15:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1174:0:1174:5|Removing sequential instance sll_state[0] (in view: work.pcie_x1_top_pcssll_core_Z3_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1174:0:1174:5|Boundary register sll_state[0] (in view: work.pcie_x1_top_pcssll_core_Z3_layer1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\rx_rsl\vhdl\rx_rsl.vhd":82:6:82:7|Found counter in view:work.rx_rsl(rx_rsl_arc) instance cnt[31:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_0(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_0(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_0(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_0(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_0(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_0(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_1(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_1(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_1(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_1(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_1(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_1(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_2(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_2(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_2(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_2(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_2(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_2(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_3(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_3(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_3(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_3(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_3(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_3(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_4(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_4(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_4(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_4(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_4(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_4(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_4(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_4(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_mem_wr_adr[8:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_mem_wr_adr[8:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_mem_wr_adr[8:0] 
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":488:51:488:77|Found 32 by 32 bit equality operator ('==') R_MAIN\.un91_i_wbm_ack (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl))
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[14] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[9] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[8] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[7] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[6] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[5] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[4] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[3] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[1] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[29] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[28] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[27] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[26] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[25] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[24] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[23] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[22] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[21] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[20] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[19] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[18] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[17] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[16] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[15] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[31] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[30] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[15] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0(rtl) instance s_ram_addr_out[13:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0(rtl) instance s_ram_addr[13:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0(rtl) instance s_ram_addr_out[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0(rtl) instance s_ram_addr[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Found counter in view:work.jxb3_regs_ctrl(rtl) instance s_reg_buf_pos[31:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance s_rd_adr_next[10:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance R_DPS_EQ2\.s_rsrc_avail[11:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance s_rd_count[11:0]  
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[10] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[9] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[8] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[7] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[6] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[5] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[4] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[3] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[2] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[1] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[0] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 206MB peak: 214MB)

@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synlog\versa_ecp5_mf8c_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_dma_wr[0] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance U7_CFI.U4_BUF.U1_CTL.s_wr_full (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U7_CFI.U1_SPI.s_mode_wr (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 230MB peak: 230MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MO111 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd":91:18:91:19|Tristate driver SF_MOSI_1 (in view: work.versa_ecp5(rtl)) on net SF_MOSI (in view: work.versa_ecp5(rtl)) has its enable tied to GND.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_wr_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_ctrl_sta\.sta\.buf_full (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_mosi_en (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":661:3:661:8|Removing sequential instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxdpr_appd (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 244MB peak: 274MB)

@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_phase_count[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[26] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[25] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[24] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[23] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[22] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[21] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[20] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[19] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[18] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[17] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[16] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[31] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[30] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[29] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[28] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[27] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[24] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[23] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[22] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[21] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[20] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[19] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[18] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[17] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[16] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[31] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[30] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[29] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[28] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[27] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[26] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[25] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 250MB peak: 274MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 263MB peak: 274MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 264MB peak: 274MB)

@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_phase_count[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 265MB peak: 274MB)

@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_1 (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).

Only the first 100 messages of id 'FX1019' are reported. To see all messages use 'report_messages -log C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synlog\versa_ecp5_mf8c_fpga_mapper.srr -id FX1019' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1019} -count unlimited' in the Tcl shell.

Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 291MB peak: 324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:23s		    -1.70ns		5343 /      4064
   2		0h:00m:23s		    -1.70ns		5296 /      4064
   3		0h:00m:24s		    -1.70ns		5296 /      4064
   4		0h:00m:24s		    -1.46ns		5295 /      4064
   5		0h:00m:24s		    -1.70ns		5295 /      4064
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[1] (in view: work.versa_ecp5(rtl)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[0] (in view: work.versa_ecp5(rtl)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[6] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[19] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[20] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[21] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[4] (in view: work.versa_ecp5(rtl)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[6] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":224:6:224:7|Replicating instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.s_io_ctl\.addr[2] (in view: work.versa_ecp5(rtl)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[15] (in view: work.versa_ecp5(rtl)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_slv_wr (in view: work.versa_ecp5(rtl)) with 37 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Replicating instance U1_CORE.U7_CFI.U2_REGS.s_wb_adr[2] (in view: work.versa_ecp5(rtl)) with 95 loads 3 times to improve timing.
Timing driven replication report
Added 16 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   6		0h:00m:25s		    -1.40ns		5338 /      4080
   7		0h:00m:25s		    -1.75ns		5343 /      4080
   8		0h:00m:25s		    -1.40ns		5342 /      4080
   9		0h:00m:25s		    -1.57ns		5346 /      4080
  10		0h:00m:25s		    -1.59ns		5364 /      4080

@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[3] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[7] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[9] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[8] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[8] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[15] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[14] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[18] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[17] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[16] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[12] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[20] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[13] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[7] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[6] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[5] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_chan_fsm[2] (in view: work.versa_ecp5(rtl)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_chan_fsm[4] (in view: work.versa_ecp5(rtl)) with 19 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[14] (in view: work.versa_ecp5(rtl)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[3] (in view: work.versa_ecp5(rtl)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[5] (in view: work.versa_ecp5(rtl)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Replicating instance U1_CORE.U5_DMA.U3_BMRAM.U1_MCTL.s_wb_ack (in view: work.versa_ecp5(rtl)) with 50 loads 3 times to improve timing.
Added 26 Registers via timing driven replication
Added 10 LUTs via timing driven replication

  11		0h:00m:25s		    -1.35ns		5380 /      4106
  12		0h:00m:26s		    -1.15ns		5386 /      4106
  13		0h:00m:26s		    -1.41ns		5400 /      4106
  14		0h:00m:26s		    -1.23ns		5399 /      4106
  15		0h:00m:26s		    -1.20ns		5406 /      4106
  16		0h:00m:26s		    -1.21ns		5411 /      4106
Net buffering Report for view:work.versa_ecp5(rtl):
Added 0 Buffers
Added 2 Registers via replication
Added 1 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 291MB peak: 324MB)

@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chain_linear (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_spi_tx_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Boundary register U1_CORE.U7_CFI.U3_DMA.s_spi_tx_last (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Boundary register U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_rx_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_cfi_xfer_done (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_tick (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[0] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[1] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[2] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[3] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[4] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synlog\versa_ecp5_mf8c_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[5] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[6] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[0] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[1] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[2] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[3] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[4] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[5] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[6] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[0] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[1] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[2] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[3] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[4] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[5] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[6] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_flag (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_crd_flag (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_spi_en is reduced to a combinational gate by constant propagation.
@N: MO111 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":58:6:58:12|Tristate driver SF_MOSI_obuft.un1[0] (in view: work.versa_ecp5(rtl)) on net SF_MOSI (in view: work.versa_ecp5(rtl)) has its enable tied to GND.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[6] is reduced to a combinational gate by constant propagation.

Finished restoring hierarchy (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 295MB peak: 324MB)


Start Writing Netlists (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 217MB peak: 324MB)

Writing Analyst data base C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\versa_ecp5_mf8c_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 281MB peak: 324MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\versa_ecp5_mf8c.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 294MB peak: 324MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 294MB peak: 324MB)


Start final timing analysis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 281MB peak: 324MB)

@W: MT246 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd":142:3:142:9|Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":131:9:131:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":131:9:131:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_5 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\pll_xclk_base.v":59:12:59:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd":361:3:361:9|Blackbox pcie_x1_top_core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd":528:3:528:7|Blackbox pcie_mfx1_top is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":748:13:748:22|Blackbox PCSCLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v":92:9:92:17|Blackbox DCUA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":272:33:272:42|Blackbox pmi_fifo_dc_Z1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_refclk\pcie_refclk.v":14:12:14:23|Blackbox EXTREFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pcie_x1_top_phy|PCLK_by_2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.s_u1_clk_sys.
@W: MT420 |Found inferred clock pll_xclk_base|CLKOS2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.s_u3_clk_spi.
@W: MT420 |Found inferred clock pll_xclk_base|CLKOS_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.o_clk_pll_out.
@W: MT420 |Found inferred clock pcie_x1_top_phy|PCLK_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.PCLK.
@W: MT420 |Found inferred clock pcie_refclk|refclko_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.s_u3_refclk.
@W: MT420 |Found inferred clock pcie_x1_top_pcs|tx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.tx_pclk.
@W: MT420 |Found inferred clock pcie_x1_top_pcs|rx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_pclk.
@N: MT615 |Found clock clock_gen_ECP5UM|s_rtl_xclk_derived_clock with period 3.57ns 


##### START OF TIMING REPORT #####[
# Timing report written on Sun Feb 27 15:54:36 2022
#


Top view:               versa_ecp5
Requested Frequency:    280.0 MHz
Wire load mode:         top
Paths requested:        32
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -2.161

                                              Requested     Estimated     Requested     Estimated                Clock                                                 Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                                                  Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock_gen_ECP5UM|s_rtl_xclk_derived_clock     280.0 MHz     316.3 MHz     3.571         3.162         0.819      derived (from pll_xclk_base|CLKOS_inferred_clock)     Inferred_clkgroup_2
pcie_refclk|refclko_inferred_clock            280.0 MHz     206.3 MHz     3.571         4.848         -1.277     inferred                                              Inferred_clkgroup_4
pcie_x1_top_pcs|rx_pclk_inferred_clock        280.0 MHz     417.0 MHz     3.571         2.398         1.173      inferred                                              Inferred_clkgroup_6
pcie_x1_top_pcs|tx_pclk_inferred_clock        280.0 MHz     258.3 MHz     3.571         3.872         -0.301     inferred                                              Inferred_clkgroup_5
pcie_x1_top_phy|PCLK_by_2_inferred_clock      280.0 MHz     174.4 MHz     3.571         5.732         -2.161     inferred                                              Inferred_clkgroup_0
pcie_x1_top_phy|PCLK_inferred_clock           280.0 MHz     260.0 MHz     3.571         3.846         -0.275     inferred                                              Inferred_clkgroup_3
pll_xclk_base|CLKOS2_inferred_clock           280.0 MHz     317.2 MHz     3.571         3.153         0.418      inferred                                              Inferred_clkgroup_1
pll_xclk_base|CLKOS_inferred_clock            280.0 MHz     440.4 MHz     3.571         2.271         1.301      inferred                                              Inferred_clkgroup_2
System                                        280.0 MHz     305.1 MHz     3.571         3.278         0.293      system                                                system_clkgroup    
==========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  3.571       0.293   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  3.571       -0.318  |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pll_xclk_base|CLKOS2_inferred_clock        |  3.571       1.325   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_x1_top_phy|PCLK_inferred_clock        |  3.571       1.046   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_refclk|refclko_inferred_clock         |  3.571       0.665   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_x1_top_pcs|rx_pclk_inferred_clock     |  3.571       3.017   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   System                                     |  3.571       -0.579  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  3.571       -2.161  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pll_xclk_base|CLKOS2_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pcie_x1_top_phy|PCLK_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pcie_x1_top_pcs|rx_pclk_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   clock_gen_ECP5UM|s_rtl_xclk_derived_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS2_inferred_clock        System                                     |  3.571       2.733   |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS2_inferred_clock        pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS2_inferred_clock        pll_xclk_base|CLKOS2_inferred_clock        |  3.571       0.418   |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS_inferred_clock         pll_xclk_base|CLKOS_inferred_clock         |  3.571       1.301   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        System                                     |  3.571       2.708   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        pcie_x1_top_phy|PCLK_inferred_clock        |  3.571       -0.275  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        pcie_x1_top_pcs|rx_pclk_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         System                                     |  3.571       2.616   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_x1_top_phy|PCLK_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_refclk|refclko_inferred_clock         |  3.571       -1.277  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_x1_top_pcs|tx_pclk_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|tx_pclk_inferred_clock     pcie_refclk|refclko_inferred_clock         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|tx_pclk_inferred_clock     pcie_x1_top_pcs|tx_pclk_inferred_clock     |  3.571       -0.301  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|rx_pclk_inferred_clock     System                                     |  3.571       2.650   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|rx_pclk_inferred_clock     pcie_x1_top_pcs|rx_pclk_inferred_clock     |  3.571       1.173   |  No paths    -      |  No paths    -      |  No paths    -    
clock_gen_ECP5UM|s_rtl_xclk_derived_clock  pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_gen_ECP5UM|s_rtl_xclk_derived_clock  clock_gen_ECP5UM|s_rtl_xclk_derived_clock  |  3.571       0.819   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port           Starting            User           Arrival     Required          
Name           Reference           Constraint     Time        Time         Slack
               Clock                                                            
--------------------------------------------------------------------------------
GPIO_SW4_1     NA                  NA             NA          NA           NA   
GPIO_SW4_2     NA                  NA             NA          NA           NA   
HDIN0_N        System (rising)     NA             0.000       3.571        3.571
HDIN0_P        System (rising)     NA             0.000       3.571        3.571
PERST_N        System (rising)     NA             0.000       0.665        0.665
REFCLK_N       System (rising)     NA             0.000       3.571        3.571
REFCLK_P       System (rising)     NA             0.000       3.571        3.571
SF_MISO        System (rising)     NA             0.000       1.325        1.325
UART_RX_0      System (rising)     NA             0.000       1.713        1.713
UART_RX_1      System (rising)     NA             0.000       1.713        1.713
UART_RX_2      System (rising)     NA             0.000       1.713        1.713
UART_RX_3      System (rising)     NA             0.000       1.713        1.713
UART_RX_4      System (rising)     NA             0.000       1.713        1.713
================================================================================


Output Ports: 

Port           Starting                                              User           Arrival     Required           
Name           Reference                                             Constraint     Time        Time         Slack 
               Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------
DL_UP          System (rising)                                       NA             3.278       3.571        0.293 
GPIO_LED_0     NA                                                    NA             NA          NA           NA    
GPIO_LED_1     NA                                                    NA             NA          NA           NA    
GPIO_LED_2     NA                                                    NA             NA          NA           NA    
HDOUT0_N       System (rising)                                       NA             0.000       3.571        3.571 
HDOUT0_P       System (rising)                                       NA             0.000       3.571        3.571 
LTSSM_0        System (rising)                                       NA             3.193       3.571        0.378 
LTSSM_1        System (rising)                                       NA             3.193       3.571        0.378 
LTSSM_2        System (rising)                                       NA             3.193       3.571        0.378 
LTSSM_3        System (rising)                                       NA             3.193       3.571        0.378 
SEGL_A         NA                                                    NA             NA          NA           NA    
SEGL_B         System (rising)                                       NA             3.278       3.571        0.293 
SEGL_C         NA                                                    NA             NA          NA           NA    
SEGL_D         NA                                                    NA             NA          NA           NA    
SEGL_DP        System (rising)                                       NA             3.278       3.571        0.293 
SEGL_E         NA                                                    NA             NA          NA           NA    
SEGL_K         NA                                                    NA             NA          NA           NA    
SEGL_P         NA                                                    NA             NA          NA           NA    
SF_CS_N        pcie_x1_top_phy|PCLK_by_2_inferred_clock (rising)     NA             3.636       3.571        -0.065
SF_MOSI        NA                                                    NA             NA          NA           NA    
UART_TX_0      NA                                                    NA             NA          NA           NA    
UART_TX_1      NA                                                    NA             NA          NA           NA    
UART_TX_2      NA                                                    NA             NA          NA           NA    
UART_TX_3      NA                                                    NA             NA          NA           NA    
UART_TX_4      NA                                                    NA             NA          NA           NA    
===================================================================================================================



====================================
Detailed Report for Clock: clock_gen_ECP5UM|s_rtl_xclk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                 Arrival          
Instance                                                                            Reference                                     Type        Pin     Net                    Time        Slack
                                                                                    Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       0.819
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       0.819
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[11]     0.798       0.904
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[11]     0.798       0.904
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[8]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[8]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[8]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[8]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[9]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[9]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[9]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[9]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       1.342
U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       1.342
==============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                    Starting                                                                              Required          
Instance                                                            Reference                                     Type        Pin     Net                 Time         Slack
                                                                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[5]     6.932        0.819
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[5]     6.932        0.819
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[3]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[3]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[4]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[4]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[1]     6.932        0.937
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[1]     6.932        0.937
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[2]     6.932        0.937
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[2]     6.932        0.937
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================




====================================
Detailed Report for Clock: pcie_refclk|refclko_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                               Arrival           
Instance                                                        Reference                              Type        Pin     Net         Time        Slack 
                                                                Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]      pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[0]      0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]      pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[1]      0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[8]      pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[8]      0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[15]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[15]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[16]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[16]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[17]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[18]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[18]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[19]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[19]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[20]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[20]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[21]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[21]     0.863       -1.277
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                   Required           
Instance                                                         Reference                              Type        Pin     Net             Time         Slack 
                                                                 Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]       pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[0]       3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7]       pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[7]       3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[13]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[17]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[25]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[27]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[29]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[31]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1]     pcie_refclk|refclko_inferred_clock     FD1S3DX     D       rx_sm_21[1]     3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2]     pcie_refclk|refclko_inferred_clock     FD1S3DX     D       rx_sm_21[2]     3.360        -1.277
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[8] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[8]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[8]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_12                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[15] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[15]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[15]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[16] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[16]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[16]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[17]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[18] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[18]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[18]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_12                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[19] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[19]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[19]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_12                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[20] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[20]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[20]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[21] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[21]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[21]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[4]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[2]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[7]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7]                         FD1S3BX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[1]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[31]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[29]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[27]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[25]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[17]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[13]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[7]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[4]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[2]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[7]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7]                         FD1S3BX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[1]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[31]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[29]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[27]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[25]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[17]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[13]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[7]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_pcs|rx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                             Arrival          
Instance                                                             Reference                                  Type        Pin     Net                   Time        Slack
                                                                     Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[2]     0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[3]     0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       write_data_d0[7]      0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       write_data_d0[8]      0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg             pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxDataK_chx_reg       0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[0]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[1]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[4]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[5]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[6]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[6]     0.798       1.696
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                  Required          
Instance                                                             Reference                                  Type        Pin     Net                        Time         Slack
                                                                     Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       in_det_BC_1C6              3.360        1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_skip_removed      pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8              3.360        2.179
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable         pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8_i            3.360        2.179
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx               pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       ctc_reset_chx_2            3.360        2.219
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx[0]        pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       rxvalid_delay_chx_2[0]     3.360        2.219
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[0]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[1]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[2]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[3]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[4]          3.360        2.562
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[7]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[8]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg             FD1S3DX      Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                      Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[4]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[6] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[6]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[6]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[7] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[7]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[7]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[0]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[1]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[2]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[3]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[4]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[5]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[6] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[6]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[6]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_skip_removed / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                        Net          -        -       -         -           3         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     Z        Out     0.343     1.181 r     -         
write_enable8                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_skip_removed     FD1S3DX      D        In      0.000     1.181 r     -         
==================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                        Net          -        -       -         -           3         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     A        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     Z        Out     0.343     1.181 f     -         
write_enable8_i                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable        FD1S3DX      D        In      0.000     1.181 f     -         
==================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx     FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                              Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2       ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2       ORCALUT4     Z        Out     0.343     1.141 r     -         
ctc_reset_chx_2                                                Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx         FD1S3DX      D        In      0.000     1.141 r     -         
=============================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx[0] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx          FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     Z        Out     0.343     1.141 r     -         
rxvalid_delay_chx_2[0]                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx[0]       FD1S3DX      D        In      0.000     1.141 r     -         
==================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.264

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ei_ctc_chx / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ei_ctc_chx          FD1S3BX      Q        Out     0.753     0.753 r     -         
ei_ctc_chx                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2     ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2     ORCALUT4     Z        Out     0.343     1.096 f     -         
ctc_reset_chx_2                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx       FD1S3DX      D        In      0.000     1.096 f     -         
===========================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[7] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX     Q        Out     0.798     0.798 r     -         
write_data_d0[7]                                                     Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[7]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[8] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX     Q        Out     0.798     0.798 r     -         
write_data_d0[8]                                                     Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[8]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg             FD1S3DX     Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                      Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[4]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_pcs|tx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                          Arrival           
Instance                                                            Reference                                  Type        Pin     Net                Time        Slack 
                                                                    Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2       pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p2       0.958       -0.301
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1       pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p1       0.863       -0.206
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[0]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[0]          0.838       0.199 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[0]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[0]     0.753       0.284 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[1]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[1]          0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[2]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[2]          0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[1]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[1]     0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[2]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[2]     0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[3]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[3]          0.798       0.357 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[4]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[4]          0.798       0.357 
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                        Required           
Instance                                                        Reference                                  Type        Pin     Net              Time         Slack 
                                                                Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[21]     3.360        -0.301
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[19]     3.360        -0.242
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[20]     3.360        -0.242
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[17]     3.360        -0.183
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[18]     3.360        -0.183
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[15]     3.360        -0.124
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[16]     3.360        -0.124
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[13]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[13]     3.360        -0.065
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[14]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[14]     3.360        -0.065
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[11]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[11]     3.360        -0.006
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
====================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
====================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
====================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_phy|PCLK_by_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                               Arrival           
Instance                                                      Reference                                    Type        Pin     Net                   Time        Slack 
                                                              Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[3]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[4]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[5]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[6]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[7]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[8]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[9]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[10]     0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[11]     0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[19]     0.863       -2.161
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                               Required           
Instance                                                                      Reference                                    Type        Pin     Net                   Time         Slack 
                                                                              Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                        pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       N_995_i               3.360        -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_xfer_decr[2]                        pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       N_10_i                3.360        -1.912
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[1]                        pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       SUM1                  3.360        -1.683
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[8]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[8]       3.360        -1.607
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[9]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[9]       3.360        -1.607
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[6]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[6]       3.360        -1.548
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[7]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[7]       3.360        -1.548
U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[8]                pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[8]       3.360        -1.522
U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count_fast[8]           pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[8]       3.360        -1.522
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.R_DPS_EQ2\.s_rsrc_avail[8]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rsrc_avail_s[8]     3.360        -1.506
========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[10]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[11]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[19]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[21]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[22]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[12] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[12]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[12]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[13] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[13]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[13]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[14] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[14]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[14]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     B        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[15] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[15]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[15]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     B        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[16] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[16]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[16]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     C        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[17] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[17]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[17]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     C        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[18] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[18]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[18]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     D        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[20] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[20]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[20]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     D        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[10]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[11]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[19]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[21]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[22]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_phy|PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                           Arrival           
Instance                                                     Reference                               Type        Pin     Net                    Time        Slack 
                                                             Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       s_u2_rxp_status[0]     0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       s_u2_rxp_status[1]     0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       s_u2_rxp_status[2]     0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2                    pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       core_rstn_2            0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxElecIdle_chx      pcie_x1_top_phy|PCLK_inferred_clock     FD1S3BX     Q       s_u2_rxp_elec_idle     0.863       0.183 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxValid_chx         pcie_x1_top_phy|PCLK_inferred_clock     FD1P3DX     Q       flip_RxValid_0         0.863       0.183 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.cnt_enable                     pcie_x1_top_phy|PCLK_inferred_clock     FD1P3DX     Q       detsm_cnt              0.913       0.880 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[0]                 pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[0]         0.798       0.936 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.detsm_cnt[0]                   pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       detsm_cnt[0]           0.838       0.955 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[1]                 pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[1]         0.798       0.995 
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                         Required           
Instance                                         Reference                               Type        Pin     Net                  Time         Slack 
                                                 Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[9]     3.360        -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[7]     3.360        -0.216
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[8]     3.360        -0.216
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[5]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[5]     3.360        -0.157
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[6]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[6]     3.360        -0.157
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[3]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[3]     3.360        -0.098
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[4]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[4]     3.360        -0.098
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[1]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[1]     3.360        -0.039
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[2]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[2]     3.360        -0.039
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[0]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[0]     3.360        0.675 
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
=====================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
=====================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        A0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================




====================================
Detailed Report for Clock: pll_xclk_base|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                        Arrival          
Instance                                       Reference                               Type        Pin     Net                 Time        Slack
                                               Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk               pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     Q       s_u1_spi_sclk       0.838       0.418
U1_CORE.U7_CFI.U1_SPI.s_mode_cpha              pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     Q       s_mode_cpha         0.798       0.458
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]             pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[4]        0.915       0.881
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6]             pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[6]        0.898       0.881
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]           pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_shift_pos[0]      0.888       0.908
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]           pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_shift_pos[1]      0.883       0.913
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]           pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_shift_pos[2]      0.863       0.933
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]            pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[10]       0.838       0.941
U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1]     pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_u7_cdc_out[1]     0.798       0.981
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]             pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[3]        0.888       0.998
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required          
Instance                                 Reference                               Type        Pin     Net                         Time         Slack
                                         Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk         pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     D       s_spi_sclk_11               3.715        0.418
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]     pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       N_23_i_m_i                  3.360        0.881
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]     pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       N_24_i_m_i                  3.360        0.881
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_cfi_fsm_ns[8]             3.360        0.926
U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push      pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_rx_dat_push_5             3.360        0.998
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]      pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_cfi_fsm_ns[1]             3.360        1.133
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk         pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     SP      s_spi_sclk_1_sqmuxa_2_i     3.388        1.136
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[2]       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       N_95_i                      3.360        1.449
U1_CORE.U7_CFI.U1_SPI.s_tx_dat_pop       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_tx_dat_pop_6              3.360        1.449
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[5]       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_cfi_fsm_ns[6]             3.360        1.496
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.418

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      Q        Out     0.838     0.838 r     -         
s_u1_spi_sclk                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.884 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.884 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.452 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.975 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.975 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.297 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.297 r     -         
====================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.418

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      Q        Out     0.838     0.838 r     -         
s_u1_spi_sclk                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.884 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.884 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.452 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.975 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.975 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.297 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.297 r     -         
====================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.257
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.458

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_mode_cpha / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_mode_cpha                     FD1P3DX      Q        Out     0.798     0.798 r     -         
s_mode_cpha                                           Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.844 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.844 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.412 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.935 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.935 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.257 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.257 r     -         
====================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.257
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.458

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_mode_cpha / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_mode_cpha                     FD1P3DX      Q        Out     0.798     0.798 r     -         
s_mode_cpha                                           Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.844 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.844 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.412 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.935 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.935 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.257 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.257 r     -         
====================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                 FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                       Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.136 r     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.136 r     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.479 r     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.479 r     -         
=================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                 FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                       Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.136 r     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.136 r     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.479 r     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.479 r     -         
=================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.834
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6]                    FD1S3DX      Q        Out     0.898     0.898 r     -         
s_cfi_fsm[6]                                          Net          -        -       -         -           7         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     B        In      0.000     0.898 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.421 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.421 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.989 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     1.989 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.512 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.512 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.834 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.834 r     -         
====================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.834
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6]                    FD1S3DX      Q        Out     0.898     0.898 r     -         
s_cfi_fsm[6]                                          Net          -        -       -         -           7         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     B        In      0.000     0.898 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.421 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.421 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.989 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     1.989 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.512 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.512 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.834 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.834 r     -         
====================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.452
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.908

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]               FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                     Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.109 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.109 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.452 f     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.452 f     -         
=================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.452
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.908

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]               FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                     Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.109 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.109 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.452 f     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.452 f     -         
=================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.913

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                     Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.104 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.104 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.447 f     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.447 f     -         
=================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.913

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                     Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.104 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.104 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.447 f     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.447 f     -         
=================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.434
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.926

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                 FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                       Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.091 r     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.091 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.434 r     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.434 r     -         
=================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.933

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      Q        Out     0.863     0.863 r     -         
s_shift_pos[2]                                     Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.516 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.516 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.084 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.084 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.427 f     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.427 f     -         
=================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.933

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      Q        Out     0.863     0.863 r     -         
s_shift_pos[2]                                     Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.516 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.516 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.084 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.084 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.427 f     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.427 f     -         
=================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.941

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]                   FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[10]                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     C        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.929 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     1.929 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.452 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.774 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.774 r     -         
====================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.941

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]                   FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[10]                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     C        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.929 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     1.929 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.452 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.774 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.774 r     -         
====================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.953

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]               FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                     Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.064 f     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.064 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.407 f     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.407 f     -         
=================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.402
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.958

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                     Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.059 f     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.059 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.402 f     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.402 f     -         
=================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.978

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      Q        Out     0.863     0.863 r     -         
s_shift_pos[2]                                     Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.516 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.516 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.039 f     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.039 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.382 f     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.382 f     -         
=================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.981

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1]            FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u7_cdc_out[1]                                       Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.889 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.412 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.734 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.734 r     -         
====================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.981

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1]            FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u7_cdc_out[1]                                       Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.889 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.412 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.734 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.734 r     -         
====================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.998

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                     FD1S3DX      Q        Out     0.888     0.888 r     -         
s_cfi_fsm[3]                                           Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     A        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     Z        Out     0.608     1.496 r     -         
s_rx_dat_push_2_sqmuxa                                 Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     B        In      0.000     1.496 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     Z        Out     0.523     2.019 r     -         
s_rx_dat_push_5_u_1                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     Z        Out     0.343     2.362 f     -         
s_rx_dat_push_5                                        Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push                    FD1S3DX      D        In      0.000     2.362 f     -         
=====================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_xmit_rdy / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_xmit_rdy                   FD1S3DX      Q        Out     0.863     0.863 r     -         
s_cfi_xmit_rdy                                         Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     Z        Out     0.608     1.471 r     -         
s_rx_dat_push_2_sqmuxa                                 Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     B        In      0.000     1.471 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     Z        Out     0.523     1.994 r     -         
s_rx_dat_push_5_u_1                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     A        In      0.000     1.994 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     Z        Out     0.343     2.337 f     -         
s_rx_dat_push_5                                        Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push                    FD1S3DX      D        In      0.000     2.337 f     -         
=====================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.133

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[1]             FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[1]                                   Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     A        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     Z        Out     0.523     1.361 f     -         
s_cfi_fsm_ns_a3_0[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     D        In      0.000     1.361 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     Z        Out     0.523     1.884 f     -         
s_cfi_fsm_ns_a3_4[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     D        In      0.000     1.884 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     Z        Out     0.343     2.227 f     -         
s_cfi_fsm_ns[1]                                Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]            FD1S3DX      D        In      0.000     2.227 f     -         
=============================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.133

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8]             FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[8]                                   Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     Z        Out     0.523     1.361 f     -         
s_cfi_fsm_ns_a3_0[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     D        In      0.000     1.361 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     Z        Out     0.523     1.884 f     -         
s_cfi_fsm_ns_a3_4[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     D        In      0.000     1.884 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     Z        Out     0.343     2.227 f     -         
s_cfi_fsm_ns[1]                                Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]            FD1S3DX      D        In      0.000     2.227 f     -         
=============================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.252
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.136

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / SP
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[2]           FD1S3DX      Q        Out     0.863     0.863 r     -         
s_cfi_fsm[2]                                 Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     Z        Out     0.523     1.386 r     -         
un1_s_cfi_fsm_20_1                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     Z        Out     0.523     1.909 r     -         
un1_s_cfi_fsm_20_3                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     A        In      0.000     1.909 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     Z        Out     0.343     2.252 f     -         
s_spi_sclk_1_sqmuxa_2_i                      Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk             FD1P3DX      SP       In      0.000     2.252 f     -         
===========================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.161

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / SP
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8]           FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[8]                                 Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     Z        Out     0.523     1.361 r     -         
un1_s_cfi_fsm_20_1                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     D        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     Z        Out     0.523     1.884 r     -         
un1_s_cfi_fsm_20_3                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     A        In      0.000     1.884 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     Z        Out     0.343     2.227 f     -         
s_spi_sclk_1_sqmuxa_2_i                      Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk             FD1P3DX      SP       In      0.000     2.227 f     -         
===========================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.302

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                    FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                          Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                                 Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     B        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.091 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.091 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.413 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.413 r     -         
====================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.329

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]                  FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                        Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                                 Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     B        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.064 f     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.064 f     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.386 f     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.386 f     -         
====================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.381
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.334

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]                  FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                        Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                                 Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     B        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.059 f     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.059 f     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.381 f     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.381 f     -         
====================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.366
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.349

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]                  FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                        Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_o2[6]              ORCALUT4     A        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_o2[6]              ORCALUT4     Z        Out     0.633     1.521 r     -         
s_shift_pos11                                         Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     D        In      0.000     1.521 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.044 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.044 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.366 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.366 r     -         
====================================================================================================================




====================================
Detailed Report for Clock: pll_xclk_base|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                    Arrival          
Instance                      Reference                              Type        Pin     Net              Time        Slack
                              Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U3_CLK.s_rtl_xclk     pll_xclk_base|CLKOS_inferred_clock     FD1S3DX     Q       s_rtl_xclk_i     1.704       1.301
===========================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                      Required          
Instance                      Reference                              Type        Pin     Net                Time         Slack
                              Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U3_CLK.s_rtl_xclk     pll_xclk_base|CLKOS_inferred_clock     FD1S3DX     D       s_rtl_xclk_i_i     3.360        1.301
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.301

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U3_CLK.s_rtl_xclk / Q
    Ending point:                            U1_CORE.U3_CLK.s_rtl_xclk / D
    The start point is clocked by            pll_xclk_base|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U1_CORE.U3_CLK.s_rtl_xclk         FD1S3DX     Q        Out     1.704     1.704 r     -         
s_rtl_xclk_i                      Net         -        -       -         -           763       
U1_CORE.U3_CLK.s_rtl_xclk_RNO     INV         A        In      0.000     1.704 r     -         
U1_CORE.U3_CLK.s_rtl_xclk_RNO     INV         Z        Out     0.355     2.059 f     -         
s_rtl_xclk_i_i                    Net         -        -       -         -           1         
U1_CORE.U3_CLK.s_rtl_xclk         FD1S3DX     D        In      0.000     2.059 f     -         
===============================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                                                                          Arrival           
Instance                                                                      Reference     Type                                 Pin                    Net                     Time        Slack 
                                                                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  System        pcie_mfx1_top                        ox_wbs_ack             s_u1_wbs_ack            0.000       -0.318
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     dl_up                  s_u1_dl_up              0.000       0.293 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[0]     s_u1_ltssm_state[0]     0.000       0.378 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[1]     s_u1_ltssm_state[1]     0.000       0.378 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[2]     s_u1_ltssm_state[2]     0.000       0.378 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[3]     s_u1_ltssm_state[3]     0.000       0.378 
PERST_N                                                                       System        Port                                 PERST_N                PERST_N                 0.000       0.665 
U1_CORE.U5_DMA.U1_DMA_ENGINE.U4_LCMD_FIFO.U2_MEM.LAT_EQ2\.U1_BMRAM\.U_RAM     System        pmi_ram_dp_work_versa_ecp5_rtl_1     Q[0]                   s_u4_fifo_dout[0]       0.000       0.798 
U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U2_MEM.LAT_EQ2\.U1_BMRAM\.U_RAM     System        pmi_ram_dp_work_versa_ecp5_rtl_3     Q[52]                  s_u1_fifo_dout[52]      0.000       0.798 
U1_CORE.U5_DMA.U1_DMA_ENGINE.U4_LCMD_FIFO.U2_MEM.LAT_EQ2\.U1_BMRAM\.U_RAM     System        pmi_ram_dp_work_versa_ecp5_rtl_1     Q[1]                   s_u4_fifo_dout[1]       0.000       0.857 
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                      Required           
Instance                                                     Reference     Type        Pin     Net                         Time         Slack 
                                                             Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]     System        FD1S3DX     D       s_beat_count_8[23]          3.360        -0.318
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]     System        FD1S3DX     D       s_beat_count_8[21]          3.360        -0.259
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]     System        FD1S3DX     D       s_beat_count_8[22]          3.360        -0.259
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]     System        FD1S3DX     D       s_beat_count_8[19]          3.360        -0.200
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]     System        FD1S3DX     D       s_beat_count_8[20]          3.360        -0.200
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[17]     System        FD1S3DX     D       s_beat_count_8[17]          3.360        -0.141
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[18]     System        FD1S3DX     D       s_beat_count_8[18]          3.360        -0.141
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[15]     System        FD1S3DX     D       s_beat_count_8[15]          3.360        -0.082
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[16]     System        FD1S3DX     D       s_beat_count_8_i_m2[16]     3.360        -0.082
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]       System        FD1S3DX     D       N_995_i                     3.360        -0.058
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.678
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.318

    Number of logic level(s):                16
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             COUT           Out     0.059     2.670 r     -         
un1_s_total_count_2_cry_20                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             CIN            In      0.000     2.670 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             COUT           Out     0.059     2.728 r     -         
un1_s_total_count_2_cry_22                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0       CCU2C             CIN            In      0.000     2.728 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0       CCU2C             S0             Out     0.607     3.335 r     -         
un1_s_total_count_2_s_23_0_S0                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]       ORCALUT4          D              In      0.000     3.335 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]       ORCALUT4          Z              Out     0.343     3.678 r     -         
s_beat_count_8[23]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                 FD1S3DX           D              In      0.000     3.678 r     -         
==================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.674
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.314

    Number of logic level(s):                16
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             COUT           Out     0.059     2.724 r     -         
un1_s_total_count_2_cry_22                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             CIN            In      0.000     2.724 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             S0             Out     0.607     3.331 r     -         
un1_s_total_count_2_s_23_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          D              In      0.000     3.331 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          Z              Out     0.343     3.674 r     -         
s_beat_count_8[23]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                    FD1S3DX           D              In      0.000     3.674 r     -         
=====================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.633
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.273

    Number of logic level(s):                16
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             COUT           Out     0.059     2.683 r     -         
un1_s_total_count_2_cry_22                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             CIN            In      0.000     2.683 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             S0             Out     0.607     3.290 r     -         
un1_s_total_count_2_s_23_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          D              In      0.000     3.290 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          Z              Out     0.343     3.633 r     -         
s_beat_count_8[23]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                    FD1S3DX           D              In      0.000     3.633 r     -         
=====================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.259

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             COUT           Out     0.059     2.670 r     -         
un1_s_total_count_2_cry_20                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             CIN            In      0.000     2.670 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             S0             Out     0.607     3.276 r     -         
un1_s_total_count_2_cry_21_0_S0                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]       ORCALUT4          C              In      0.000     3.276 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]       ORCALUT4          Z              Out     0.343     3.619 r     -         
s_beat_count_8[21]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                 FD1S3DX           D              In      0.000     3.619 r     -         
==================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.259

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             COUT           Out     0.059     2.670 r     -         
un1_s_total_count_2_cry_20                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             CIN            In      0.000     2.670 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             S1             Out     0.607     3.276 r     -         
un1_s_total_count_2_cry_21_0_S1                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]       ORCALUT4          D              In      0.000     3.276 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]       ORCALUT4          Z              Out     0.343     3.619 r     -         
s_beat_count_8[22]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                 FD1S3DX           D              In      0.000     3.619 r     -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.272 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.615 r     -         
=======================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.272 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.615 r     -         
=======================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S0             Out     0.607     3.272 r     -         
un1_s_total_count_2_cry_21_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          C              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[21]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                    FD1S3DX           D              In      0.000     3.615 r     -         
=====================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S1             Out     0.607     3.272 r     -         
un1_s_total_count_2_cry_21_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          D              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[22]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                    FD1S3DX           D              In      0.000     3.615 r     -         
=====================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.231 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.574 r     -         
=======================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.231 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.574 r     -         
=======================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S0             Out     0.607     3.231 r     -         
un1_s_total_count_2_cry_21_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          C              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[21]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                    FD1S3DX           D              In      0.000     3.574 r     -         
=====================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S1             Out     0.607     3.231 r     -         
un1_s_total_count_2_cry_21_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          D              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[22]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                    FD1S3DX           D              In      0.000     3.574 r     -         
=====================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.560
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.200

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             S0             Out     0.607     3.217 r     -         
un1_s_total_count_2_cry_19_0_S0                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]       ORCALUT4          C              In      0.000     3.217 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]       ORCALUT4          Z              Out     0.343     3.560 r     -         
s_beat_count_8[19]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]                 FD1S3DX           D              In      0.000     3.560 r     -         
==================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.560
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.200

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             S1             Out     0.607     3.217 r     -         
un1_s_total_count_2_cry_19_0_S1                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]       ORCALUT4          C              In      0.000     3.217 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]       ORCALUT4          Z              Out     0.343     3.560 r     -         
s_beat_count_8[20]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]                 FD1S3DX           D              In      0.000     3.560 r     -         
==================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1145                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1033                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_19_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[19]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]                    FD1S3DX           D              In      0.000     3.556 r     -         
=====================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S1             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_19_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[20]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]                    FD1S3DX           D              In      0.000     3.556 r     -         
=====================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1145                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1033                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_19_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[19]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]                    FD1S3DX           D              In      0.000     3.515 r     -         
=====================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S1             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_19_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[20]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]                    FD1S3DX           D              In      0.000     3.515 r     -         
=====================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.501
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.141

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[17] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             S0             Out     0.607     3.158 r     -         
un1_s_total_count_2_cry_17_0_S0                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[17]       ORCALUT4          C              In      0.000     3.158 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[17]       ORCALUT4          Z              Out     0.343     3.501 r     -         
s_beat_count_8[17]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[17]                 FD1S3DX           D              In      0.000     3.501 r     -         
==================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 284MB peak: 324MB)


Finished timing report (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 284MB peak: 324MB)

---------------------------------------
Resource Usage Report
Part: lfe5um_45f-8

Register bits: 4050 of 43848 (9%)
PIC Latch:       0
I/O cells:       30


Details:
CCU2C:          608
DCUA:           1
EHXPLLL:        1
EXTREFB:        1
FD1P3BX:        182
FD1P3DX:        2015
FD1S3BX:        113
FD1S3DX:        1735
GSR:            1
IB:             7
IFS1P3BX:       5
INV:            32
L6MUX21:        20
OB:             22
OBZ:            1
ORCALUT4:       5237
PCSCLKDIV:      1
PFUMX:          147
PUR:            1
USRMCLK:        1
VHI:            172
VLO:            172
pmi_fifo_dc:    1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 104MB peak: 324MB)

Process took 0h:00m:34s realtime, 0h:00m:33s cputime
# Sun Feb 27 15:54:37 2022

###########################################################]
