EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,16.1.0 Build 196 10/24/2016 SJ Lite Edition
PROJECT,"Kmeans_Processador"
REVISION,"Kmeans_Processador"
PROJECT_FILE,"/home/lucas/Documentos/Kmeans/Testes/teste1/Kmeans_Processador/Kmeans_Processador.qpf"
TIME,"Wed Jul 12 10:31:56 2017"
TIME_SECONDS,"1499866316"
FAMILY,"Cyclone IV GX"
DEVICE,"EP4CGX150"
PACKAGE,"FBGA"
PART,"EP4CGX150DF31I7AD"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"-40"
MAX_JUNCTION_TEMPERATURE,"100"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"3.10"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"2.10"
POWER_OJB_VALUE,"-1.00"
VCCIO,,QL1,0.00,QL0,0.00,3,2.50,3B,0.00,3A,0.00,4,2.50,5,2.50,6,2.50,7,2.50,8A,0.00,8,2.50,8B,0.00,9,2.50,
RAIL_VOLTAGES,,VCCINT,1.200,VCCA,2.500,VCCD_PLL,1.200,VCC_CLKIN,2.500,VCCA_GXB,2.500,VCCH_GXB,2.500,VCCL_GXB,1.200,


BLOCK,M9K,count,7,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"36",ram_porta_addr_width,"2",ram_porta_depth,"4",ram_porta_ena_static_prob,"0.714286",ram_porta_write_ena_static_prob,"1.000000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"36",ram_portb_addr_width,"2",ram_portb_ena_static_prob,"0.714286",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,1,ram_mode,"ROM",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"18",ram_porta_addr_width,"9",ram_porta_depth,"512",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,128,ram_mode,"True Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"1",ram_porta_addr_width,"13",ram_porta_depth,"8192",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"1",ram_portb_addr_width,"13",ram_portb_ena_static_prob,"0.500000",ram_portb_write_ena_static_prob,"0.500000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,20,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"1",ram_porta_addr_width,"13",ram_porta_depth,"8192",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"36",ram_porta_addr_width,"1",ram_porta_depth,"2",ram_porta_ena_static_prob,"0.750000",ram_porta_write_ena_static_prob,"1.000000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"36",ram_portb_addr_width,"1",ram_portb_ena_static_prob,"0.750000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,128,ram_mode,"ROM",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"1",ram_porta_addr_width,"13",ram_porta_depth,"8192",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,Embedded multiplier output,count,2,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",mac_mode,"Simple Multiplier",num_multipliers,"1",mac_width,"9",input_reg_used,"0",pipe_reg_used,"0",second_adder_reg_used,"0",output_reg_used,"1"
BLOCK,Embedded multiplier output,count,20,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.800000",fmax,"0",mac_mode,"Simple Multiplier",num_multipliers,"1",mac_width,"18",input_reg_used,"0",pipe_reg_used,"0",second_adder_reg_used,"0",output_reg_used,"1"
BLOCK,Embedded multiplier output,count,8,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.750000",fmax,"0",mac_mode,"Simple Multiplier",num_multipliers,"1",mac_width,"18",input_reg_used,"0",pipe_reg_used,"0",second_adder_reg_used,"0",output_reg_used,"0"
BLOCK,Embedded multiplier output,count,2,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",mac_mode,"Simple Multiplier",num_multipliers,"1",mac_width,"18",input_reg_used,"1",pipe_reg_used,"0",second_adder_reg_used,"0",output_reg_used,"1"
BLOCK,Combinational cell,count,14230,avg_toggle_rate,"0.980147",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.577864",fmax,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"7304.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"7304",num_lc_comb_fanout,"0",num_lc_ff_fanout,"6849",sum_lc_ff_clkena_static_prob,"4537.5",avg_lc_ff_clk_ena_static_prob,"0.662505",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"417",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"24",num_dsp9x9_fanout,"28",num_misc_fanout,"0"
BLOCK,Register cell,count,6849,avg_toggle_rate,"0.991094",avg_toggle_rate_ratio,"0.000000",avg_fanout,"3.642722",fmax,"0"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"0.5",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,41,avg_toggle_rate,"0.926829",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,54,avg_toggle_rate,"0.018519",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"2"
