/*
 * SPDX-FileCopyrightText: 2024 sakumisu
 * SPDX-FileCopyrightText: 2026 Sudrien
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Register and command definitions for the ASIX AX8817X family.
 *
 * Ported from CherryUSB's class/vendor/net/usbh_asix.h
 * (https://github.com/cherry-embedded/CherryUSB), which carries the same
 * licence. The values are unchanged; only the include guard and the
 * driver-private state struct differ.
 */
#pragma once

#include <stdbool.h>
#include <stdint.h>

/* ---- Vendor commands (bRequest on a vendor device request) ---- */

#define AX_CMD_SET_SW_MII           0x06
#define AX_CMD_READ_MII_REG         0x07
#define AX_CMD_WRITE_MII_REG        0x08
#define AX_CMD_STATMNGSTS_REG       0x09
#define AX_CMD_SET_HW_MII           0x0a
#define AX_CMD_READ_EEPROM          0x0b
#define AX_CMD_WRITE_EEPROM         0x0c
#define AX_CMD_WRITE_ENABLE         0x0d
#define AX_CMD_WRITE_DISABLE        0x0e
#define AX_CMD_READ_RX_CTL          0x0f
#define AX_CMD_WRITE_RX_CTL         0x10
#define AX_CMD_READ_IPG012          0x11
#define AX_CMD_WRITE_IPG0           0x12
#define AX_CMD_WRITE_IPG1           0x13
#define AX_CMD_READ_NODE_ID         0x13
#define AX_CMD_WRITE_NODE_ID        0x14
#define AX_CMD_WRITE_IPG2           0x14
#define AX_CMD_WRITE_MULTI_FILTER   0x16
#define AX88172_CMD_READ_NODE_ID    0x17
#define AX_CMD_READ_PHY_ID          0x19
#define AX_CMD_READ_MEDIUM_STATUS   0x1a
#define AX_CMD_WRITE_MEDIUM_MODE    0x1b
#define AX_CMD_READ_MONITOR_MODE    0x1c
#define AX_CMD_WRITE_MONITOR_MODE   0x1d
#define AX_CMD_READ_GPIOS           0x1e
#define AX_CMD_WRITE_GPIOS          0x1f
#define AX_CMD_SW_RESET             0x20
#define AX_CMD_SW_PHY_STATUS        0x21
#define AX_CMD_SW_PHY_SELECT        0x22
#define AX_QCTCTRL                  0x2a

/* ---- Chip identification, from AX_CMD_STATMNGSTS_REG ---- */

#define AX_CHIPCODE_MASK            0x70
#define AX_AX88772_CHIPCODE         0x00
#define AX_AX88772A_CHIPCODE        0x10
#define AX_AX88772B_CHIPCODE        0x20
#define AX_HOST_EN                  0x01

/* ---- PHY selection ---- */

#define AX_PHYSEL_PSEL              0x01
#define AX_PHYSEL_SSMII             0x00
#define AX_PHYSEL_SSEN              0x10

#define AX_EMBD_PHY_ADDR            0x10

/* ---- Software reset bits (wValue of AX_CMD_SW_RESET) ---- */

#define AX_SWRESET_CLEAR            0x00
#define AX_SWRESET_RR               0x01
#define AX_SWRESET_RT               0x02
#define AX_SWRESET_PRTE             0x04
#define AX_SWRESET_PRL              0x08
#define AX_SWRESET_BZ               0x10
#define AX_SWRESET_IPRL             0x20
#define AX_SWRESET_IPPD             0x40

/* ---- Inter-packet gap defaults ---- */

#define AX88772_IPG0_DEFAULT        0x15
#define AX88772_IPG1_DEFAULT        0x0c
#define AX88772_IPG2_DEFAULT        0x12

/* ---- Medium mode register ---- */

#define AX_MEDIUM_PF                0x0080
#define AX_MEDIUM_JFE               0x0040
#define AX_MEDIUM_TFC               0x0020
#define AX_MEDIUM_RFC               0x0010
#define AX_MEDIUM_ENCK              0x0008
#define AX_MEDIUM_AC                0x0004
#define AX_MEDIUM_FD                0x0002
#define AX_MEDIUM_GM                0x0001
#define AX_MEDIUM_SM                0x1000
#define AX_MEDIUM_SBP               0x0800
#define AX_MEDIUM_PS                0x0200
#define AX_MEDIUM_RE                0x0100

#define AX88772_MEDIUM_DEFAULT \
    (AX_MEDIUM_FD | AX_MEDIUM_PS | AX_MEDIUM_AC | AX_MEDIUM_RE)

/* ---- RX control register ---- */

#define AX_RX_CTL_SO                0x0080
#define AX_RX_CTL_AP                0x0020
#define AX_RX_CTL_AM                0x0010
#define AX_RX_CTL_AB                0x0008
#define AX_RX_CTL_SEP               0x0004
#define AX_RX_CTL_AMALL             0x0002
#define AX_RX_CTL_PRO               0x0001
#define AX_RX_CTL_MFB_2048          0x0000
#define AX_RX_CTL_MFB_4096          0x0100
#define AX_RX_CTL_MFB_8192          0x0200
#define AX_RX_CTL_MFB_16384         0x0300

#define AX_DEFAULT_RX_CTL           (AX_RX_CTL_SO | AX_RX_CTL_AB)

#define AX_MCAST_FILTER_SIZE        8
#define AX_MAX_MCAST                64

/* ---- GPIO register ---- */

#define AX_GPIO_GPO0EN              0x01 /* GPIO0 output enable */
#define AX_GPIO_GPO_0               0x02 /* GPIO0 output value */
#define AX_GPIO_GPO1EN              0x04 /* GPIO1 output enable */
#define AX_GPIO_GPO_1               0x08 /* GPIO1 output value */
#define AX_GPIO_GPO2EN              0x10 /* GPIO2 output enable */
#define AX_GPIO_GPO_2               0x20 /* GPIO2 output value */
#define AX_GPIO_RESERVED            0x40
#define AX_GPIO_RSE                 0x80 /* Reload serial EEPROM */

/* ---- AX88772A PHY register defaults, restored after reset ---- */

#define AX88772A_PHY14H             0x14
#define AX88772A_PHY14H_DEFAULT     0x442c
#define AX88772A_PHY15H             0x15
#define AX88772A_PHY15H_DEFAULT     0x03c8
#define AX88772A_PHY16H             0x16
#define AX88772A_PHY16H_DEFAULT     0x4044

/* ---- Link speeds, as the medium-mode helper expects them ---- */

#define AX_SPEED_100                0
#define AX_SPEED_10                 1

/* ---- Frame headers ----
 *
 * Both directions carry a 4 byte header: a 16 bit little-endian length
 * followed by its one's complement, both masked to 11 bits. A received
 * bulk transfer may hold several frames back to back, each with its own
 * header, which is why the RX path walks the buffer rather than treating
 * one transfer as one frame.
 */
#define AX_FRAME_HDR_LEN            4
#define AX_FRAME_LEN_MASK           0x07ff
