;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, 0
	CMP @121, 101
	MOV @-123, -111
	SLT 400, 9
	SUB @-521, -181
	SUB @121, 101
	SUB #0, 10
	SUB @121, 101
	SUB @127, 106
	SLT 400, 9
	SPL 0, 1
	SPL 0, 1
	SLT -1, <-20
	MOV -1, <-26
	CMP 1, 0
	SPL 0, 1
	SLT 400, 9
	SUB 500, <40
	SUB #-12, <201
	JMN -0, #-502
	CMP @127, 106
	JMN -0, #-502
	ADD -110, 509
	SUB #-10, 1
	DAT #80, #-2
	SLT 400, 9
	SUB #-10, 1
	MOV @121, 106
	SUB -1, <-20
	DAT #0, #1
	ADD 210, 30
	CMP @127, 106
	SUB #0, <2
	ADD @300, 40
	ADD @300, 40
	CMP -8, <-20
	MOV -1, <-26
	MOV @121, 106
	SLT -8, <-20
	ADD 280, 810
	CMP @128, 181
	SLT -8, <-20
	SPL <100, 90
	JMP @72, #200
	SPL 0, 1
	SPL 0, 1
	JMP @72, #200
