<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.vhd
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6,8-6,20) (VHDL-1012) analyzing entity matrixdriver
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(41,14-41,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6,8-6,24) (VHDL-1012) analyzing entity matrixbushandler
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(33,14-33,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6,8-6,12) (VHDL-1012) analyzing entity sram
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(27,14-27,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6,8-6,11) (VHDL-1012) analyzing entity pic
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(33,14-33,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6,8-6,14) (VHDL-1012) analyzing entity master
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(34,14-34,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1012) analyzing entity outputbuffer
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1012) analyzing entity pll
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1012) analyzing entity gammaram
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1012) analyzing entity spriteram
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6,8-6,14) (VHDL-1067) elaborating Master(Behavioral)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6,8-6,20) (VHDL-1067) elaborating MatrixDriver_uniq_0(Behavioral)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1067) elaborating Outputbuffer_uniq_0(Structure)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(117,5-174,24) (VHDL-1399) going to verilog side to elaborate module PDPW8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,8-1360,15) (VERI-1018) compiling module PDPW8KC_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(117,5-174,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(176,5-233,37) (VHDL-1399) going to verilog side to elaborate module PDPW8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,8-1360,15) (VERI-1018) compiling module PDPW8KC_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(176,5-233,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(235,5-292,37) (VHDL-1399) going to verilog side to elaborate module PDPW8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,8-1360,15) (VERI-1018) compiling module PDPW8KC_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(235,5-292,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(294,5-351,37) (VHDL-1399) going to verilog side to elaborate module PDPW8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,8-1360,15) (VERI-1018) compiling module PDPW8KC_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_4'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(294,5-351,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(353,5-410,37) (VHDL-1399) going to verilog side to elaborate module PDPW8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,8-1360,15) (VERI-1018) compiling module PDPW8KC_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_5'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(353,5-410,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(412,5-470,51) (VHDL-1399) going to verilog side to elaborate module PDPW8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,8-1360,15) (VERI-1018) compiling module PDPW8KC_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_6'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(412,5-470,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(472,5-473,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(472,5-473,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(475,5-476,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(475,5-476,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(478,5-536,52) (VHDL-1399) going to verilog side to elaborate module PDPW8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,8-1360,15) (VERI-1018) compiling module PDPW8KC_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_7'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(478,5-536,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6,8-6,24) (VHDL-1067) elaborating MatrixBusHandler_uniq_0(Behavioral)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1067) elaborating GammaRam_uniq_0(Structure)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(117,5-178,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(117,5-178,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(180,5-181,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(180,5-181,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(183,5-184,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(183,5-184,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(186,5-246,38) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(186,5-246,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1067) elaborating SpriteRam_uniq_0(Structure)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(363,5-364,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(363,5-364,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(366,5-367,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(366,5-367,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(369,5-370,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(369,5-370,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(372,5-373,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(372,5-373,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(375,5-378,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(375,5-378,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(380,5-381,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(380,5-381,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(383,5-384,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(383,5-384,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(386,5-387,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(386,5-387,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(389,5-390,53) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(389,5-390,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(392,5-395,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(392,5-395,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(397,5-400,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(397,5-400,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(402,5-405,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_4'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(402,5-405,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(407,5-410,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_5'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(407,5-410,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(412,5-415,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_6'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(412,5-415,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(417,5-420,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_7'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(417,5-420,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(422,5-425,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_8'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(422,5-425,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(427,5-430,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_9
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_9'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(427,5-430,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(432,5-435,46) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_10
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_10'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(432,5-435,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(437,5-440,67) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_11
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_11'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(437,5-440,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(442,5-445,67) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_12
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_12'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(442,5-445,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(447,5-450,67) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_13
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_13'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(447,5-450,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(452,5-455,67) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_14
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_14'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(452,5-455,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(457,5-460,67) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_15
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_15'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(457,5-460,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(462,5-465,67) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_16
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_16'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(462,5-465,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(467,5-470,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_17
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_17'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(467,5-470,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(472,5-475,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_18
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_18'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(472,5-475,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(477,5-480,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_19
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_19'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(477,5-480,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(482,5-485,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_20
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_20'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(482,5-485,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(487,5-490,50) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_21
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_21'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(487,5-490,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(492,5-495,50) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_22
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_22'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(492,5-495,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(497,5-500,68) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_23
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_23'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(497,5-500,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(502,5-505,68) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_24
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_24'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(502,5-505,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(507,5-510,50) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_25
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_25'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(507,5-510,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(512,5-515,50) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_26
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_26'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(512,5-515,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(517,5-520,70) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_27
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_27'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(517,5-520,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(522,5-525,70) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_28
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_28'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(522,5-525,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(527,5-530,70) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_29
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_29'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(527,5-530,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(532,5-535,70) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_30
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_30'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(532,5-535,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(537,5-540,70) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_31
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_31'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(537,5-540,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(542,5-545,70) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,8-1051,16) (VERI-1018) compiling module ROM16X1A_uniq_32
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_32'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(542,5-545,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(547,5-608,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(547,5-608,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(610,5-671,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(610,5-671,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(673,5-734,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(673,5-734,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(736,5-797,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_6'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(736,5-797,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(799,5-860,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_7'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(799,5-860,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(862,5-923,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_8'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(862,5-923,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(925,5-986,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_9
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_9'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(925,5-986,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(988,5-1049,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_10
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_10'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(988,5-1049,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1051,5-1112,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_11
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_11'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1051,5-1112,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1114,5-1175,67) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_12
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_12'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1114,5-1175,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1177,5-1238,70) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_13
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_13'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1177,5-1238,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1240,5-1301,70) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_14
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_14'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1240,5-1301,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1303,5-1364,70) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_15
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_15'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1303,5-1364,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1366,5-1427,70) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_16
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_16'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1366,5-1427,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1429,5-1490,70) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_17
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_17'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1429,5-1490,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1492,5-1493,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1492,5-1493,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1495,5-1556,70) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_18
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_18'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1495,5-1556,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1558,5-1560,43) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1558,5-1560,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1562,5-1564,43) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1562,5-1564,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1566,5-1568,43) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1566,5-1568,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1570,5-1572,43) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1570,5-1572,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1574,5-1576,44) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1574,5-1576,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1578,5-1580,44) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1578,5-1580,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1582,5-1584,44) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1582,5-1584,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1586,5-1587,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1586,5-1587,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1589,5-1591,44) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1589,5-1591,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1593,5-1600,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1593,5-1600,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1602,5-1609,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_2'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1602,5-1609,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1611,5-1618,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_3'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1611,5-1618,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1620,5-1627,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_4'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1620,5-1627,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1629,5-1636,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_5'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1629,5-1636,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1638,5-1645,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_6'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1638,5-1645,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1647,5-1654,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_7'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1647,5-1654,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1656,5-1663,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_8'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1656,5-1663,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1665,5-1672,58) (VHDL-1399) going to verilog side to elaborate module MUX161
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,8-699,14) (VERI-1018) compiling module MUX161_uniq_9
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_9'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(1665,5-1672,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6,8-6,12) (VHDL-1067) elaborating SRAM_uniq_0(Behavioral)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6,8-6,11) (VHDL-1067) elaborating PIC_uniq_0(Behavioral)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1067) elaborating PLL_uniq_0(Structure)
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(105,5-106,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(105,5-106,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(108,5-144,45) (VHDL-1399) going to verilog side to elaborate module EHXPLLJ
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,8-1696,15) (VERI-1018) compiling module EHXPLLJ_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(108,5-144,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1360,1-1424,10) (VERI-9000) elaborating module 'PDPW8KC_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_8'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_9'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_10'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_11'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_12'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_13'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_14'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_15'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_16'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_17'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_18'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_19'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_20'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_21'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_22'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_23'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_24'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_25'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_26'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_27'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_28'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_29'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_30'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_31'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_32'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_8'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_9'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_10'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_11'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_12'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_13'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_14'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_15'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_16'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_17'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_18'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_8'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(699,1-721,10) (VERI-9000) elaborating module 'MUX161_uniq_9'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>