<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ROM_blk_mem_gen_0_0_synth_1" LaunchDir="/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/ROM_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="impl_1" LaunchDir="/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="ROM_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

