
mcu-demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e28  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08006ee4  08006ee4  00016ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007098  08007098  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08007098  08007098  00017098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070a0  080070a0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070a0  080070a0  000170a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070a4  080070a4  000170a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080070a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000354  2000005c  08007104  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08007104  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016cb5  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d34  00000000  00000000  00036d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001430  00000000  00000000  00039ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fd9  00000000  00000000  0003aee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001af4d  00000000  00000000  0003beb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018dff  00000000  00000000  00056e06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aeb3e  00000000  00000000  0006fc05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004f18  00000000  00000000  0011e744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0012365c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006ecc 	.word	0x08006ecc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08006ecc 	.word	0x08006ecc

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f000 fe6b 	bl	8001320 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 f851 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 fa63 	bl	8000b18 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 fa13 	bl	8000a7c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000656:	f000 f893 	bl	8000780 <MX_ADC1_Init>
  MX_I2C1_Init();
 800065a:	f000 f8f7 	bl	800084c <MX_I2C1_Init>
  MX_TIM2_Init();
 800065e:	f000 f935 	bl	80008cc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000662:	f000 f989 	bl	8000978 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Enable the TIM2 peripheral
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000666:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <main+0x9c>)
 8000668:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <main+0x9c>)
 800066c:	2101      	movs	r1, #1
 800066e:	430a      	orrs	r2, r1
 8000670:	63da      	str	r2, [r3, #60]	; 0x3c
 8000672:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <main+0x9c>)
 8000674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000676:	2201      	movs	r2, #1
 8000678:	4013      	ands	r3, r2
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]

  // Enable the peripheral IRQ
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800067e:	2200      	movs	r2, #0
 8000680:	2100      	movs	r1, #0
 8000682:	200f      	movs	r0, #15
 8000684:	f001 fe0c 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000688:	200f      	movs	r0, #15
 800068a:	f001 fe1e 	bl	80022ca <HAL_NVIC_EnableIRQ>

  // Start the timer
  HAL_TIM_Base_Start_IT(&htim2);
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <main+0xa0>)
 8000690:	0018      	movs	r0, r3
 8000692:	f003 fc95 	bl	8003fc0 <HAL_TIM_Base_Start_IT>

  // Enable PWM on TIM3 (for motor control)
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000696:	4b13      	ldr	r3, [pc, #76]	; (80006e4 <main+0xa4>)
 8000698:	2100      	movs	r1, #0
 800069a:	0018      	movs	r0, r3
 800069c:	f003 fd4c 	bl	8004138 <HAL_TIM_PWM_Start>

  // Scan I2C addresses on startup
  i2cScanner();
 80006a0:	f000 fb50 	bl	8000d44 <i2cScanner>

  // I2C Display
  hardwareTestLCD();
 80006a4:	f000 fb20 	bl	8000ce8 <hardwareTestLCD>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	// Get potentiometer value
	HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <main+0xa8>)
 80006aa:	0018      	movs	r0, r3
 80006ac:	f001 fa6a 	bl	8001b84 <HAL_ADC_Start_IT>
	hardwareTestPot();
 80006b0:	f000 fad4 	bl	8000c5c <hardwareTestPot>

	// Motor control
	adcValue = getAdcFromPot();
 80006b4:	f000 fb00 	bl	8000cb8 <getAdcFromPot>
 80006b8:	0003      	movs	r3, r0
 80006ba:	60fb      	str	r3, [r7, #12]
	servoAngle = myMap(adcValue, 60, 4095, 0, 180);
 80006bc:	4a0b      	ldr	r2, [pc, #44]	; (80006ec <main+0xac>)
 80006be:	68f8      	ldr	r0, [r7, #12]
 80006c0:	23b4      	movs	r3, #180	; 0xb4
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2300      	movs	r3, #0
 80006c6:	213c      	movs	r1, #60	; 0x3c
 80006c8:	f000 fbc4 	bl	8000e54 <myMap>
 80006cc:	0003      	movs	r3, r0
 80006ce:	60bb      	str	r3, [r7, #8]
	motorControl(servoAngle);
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	0018      	movs	r0, r3
 80006d4:	f000 fb28 	bl	8000d28 <motorControl>
	HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 80006d8:	e7e6      	b.n	80006a8 <main+0x68>
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	40021000 	.word	0x40021000
 80006e0:	20000130 	.word	0x20000130
 80006e4:	2000017c 	.word	0x2000017c
 80006e8:	20000078 	.word	0x20000078
 80006ec:	00000fff 	.word	0x00000fff

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b093      	sub	sp, #76	; 0x4c
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	2410      	movs	r4, #16
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	0018      	movs	r0, r3
 80006fc:	2338      	movs	r3, #56	; 0x38
 80006fe:	001a      	movs	r2, r3
 8000700:	2100      	movs	r1, #0
 8000702:	f005 ff5d 	bl	80065c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000706:	003b      	movs	r3, r7
 8000708:	0018      	movs	r0, r3
 800070a:	2310      	movs	r3, #16
 800070c:	001a      	movs	r2, r3
 800070e:	2100      	movs	r1, #0
 8000710:	f005 ff56 	bl	80065c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000714:	2380      	movs	r3, #128	; 0x80
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	0018      	movs	r0, r3
 800071a:	f002 fd31 	bl	8003180 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071e:	193b      	adds	r3, r7, r4
 8000720:	2202      	movs	r2, #2
 8000722:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000724:	193b      	adds	r3, r7, r4
 8000726:	2280      	movs	r2, #128	; 0x80
 8000728:	0052      	lsls	r2, r2, #1
 800072a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800072c:	193b      	adds	r3, r7, r4
 800072e:	2200      	movs	r2, #0
 8000730:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000732:	193b      	adds	r3, r7, r4
 8000734:	2240      	movs	r2, #64	; 0x40
 8000736:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000738:	193b      	adds	r3, r7, r4
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073e:	193b      	adds	r3, r7, r4
 8000740:	0018      	movs	r0, r3
 8000742:	f002 fd69 	bl	8003218 <HAL_RCC_OscConfig>
 8000746:	1e03      	subs	r3, r0, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800074a:	f000 fbb7 	bl	8000ebc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074e:	003b      	movs	r3, r7
 8000750:	2207      	movs	r2, #7
 8000752:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000754:	003b      	movs	r3, r7
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075a:	003b      	movs	r3, r7
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000760:	003b      	movs	r3, r7
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000766:	003b      	movs	r3, r7
 8000768:	2100      	movs	r1, #0
 800076a:	0018      	movs	r0, r3
 800076c:	f003 f86e 	bl	800384c <HAL_RCC_ClockConfig>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000774:	f000 fba2 	bl	8000ebc <Error_Handler>
  }
}
 8000778:	46c0      	nop			; (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	b013      	add	sp, #76	; 0x4c
 800077e:	bd90      	pop	{r4, r7, pc}

08000780 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	0018      	movs	r0, r3
 800078a:	230c      	movs	r3, #12
 800078c:	001a      	movs	r2, r3
 800078e:	2100      	movs	r1, #0
 8000790:	f005 ff16 	bl	80065c0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000794:	4b2b      	ldr	r3, [pc, #172]	; (8000844 <MX_ADC1_Init+0xc4>)
 8000796:	4a2c      	ldr	r2, [pc, #176]	; (8000848 <MX_ADC1_Init+0xc8>)
 8000798:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800079a:	4b2a      	ldr	r3, [pc, #168]	; (8000844 <MX_ADC1_Init+0xc4>)
 800079c:	2280      	movs	r2, #128	; 0x80
 800079e:	05d2      	lsls	r2, r2, #23
 80007a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007a2:	4b28      	ldr	r3, [pc, #160]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007a8:	4b26      	ldr	r3, [pc, #152]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007ae:	4b25      	ldr	r3, [pc, #148]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007b4:	4b23      	ldr	r3, [pc, #140]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007b6:	2204      	movs	r2, #4
 80007b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007ba:	4b22      	ldr	r3, [pc, #136]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007bc:	2200      	movs	r2, #0
 80007be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80007c0:	4b20      	ldr	r3, [pc, #128]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007c6:	4b1f      	ldr	r3, [pc, #124]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007c8:	2201      	movs	r2, #1
 80007ca:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80007cc:	4b1d      	ldr	r3, [pc, #116]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007ce:	2201      	movs	r2, #1
 80007d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d2:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d8:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007da:	2200      	movs	r2, #0
 80007dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007de:	4b19      	ldr	r3, [pc, #100]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007e0:	222c      	movs	r2, #44	; 0x2c
 80007e2:	2100      	movs	r1, #0
 80007e4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007e6:	4b17      	ldr	r3, [pc, #92]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80007ec:	4b15      	ldr	r3, [pc, #84]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80007f2:	4b14      	ldr	r3, [pc, #80]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80007f8:	4b12      	ldr	r3, [pc, #72]	; (8000844 <MX_ADC1_Init+0xc4>)
 80007fa:	223c      	movs	r2, #60	; 0x3c
 80007fc:	2100      	movs	r1, #0
 80007fe:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000800:	4b10      	ldr	r3, [pc, #64]	; (8000844 <MX_ADC1_Init+0xc4>)
 8000802:	2200      	movs	r2, #0
 8000804:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000806:	4b0f      	ldr	r3, [pc, #60]	; (8000844 <MX_ADC1_Init+0xc4>)
 8000808:	0018      	movs	r0, r3
 800080a:	f000 ff7f 	bl	800170c <HAL_ADC_Init>
 800080e:	1e03      	subs	r3, r0, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000812:	f000 fb53 	bl	8000ebc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	2201      	movs	r2, #1
 800081a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2200      	movs	r2, #0
 8000820:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000828:	1d3a      	adds	r2, r7, #4
 800082a:	4b06      	ldr	r3, [pc, #24]	; (8000844 <MX_ADC1_Init+0xc4>)
 800082c:	0011      	movs	r1, r2
 800082e:	0018      	movs	r0, r3
 8000830:	f001 fa2c 	bl	8001c8c <HAL_ADC_ConfigChannel>
 8000834:	1e03      	subs	r3, r0, #0
 8000836:	d001      	beq.n	800083c <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8000838:	f000 fb40 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800083c:	46c0      	nop			; (mov r8, r8)
 800083e:	46bd      	mov	sp, r7
 8000840:	b004      	add	sp, #16
 8000842:	bd80      	pop	{r7, pc}
 8000844:	20000078 	.word	0x20000078
 8000848:	40012400 	.word	0x40012400

0800084c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000850:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000852:	4a1c      	ldr	r2, [pc, #112]	; (80008c4 <MX_I2C1_Init+0x78>)
 8000854:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8000856:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000858:	4a1b      	ldr	r2, [pc, #108]	; (80008c8 <MX_I2C1_Init+0x7c>)
 800085a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800085c:	4b18      	ldr	r3, [pc, #96]	; (80008c0 <MX_I2C1_Init+0x74>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000862:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000864:	2201      	movs	r2, #1
 8000866:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000868:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <MX_I2C1_Init+0x74>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800086e:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000870:	2200      	movs	r2, #0
 8000872:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087a:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_I2C1_Init+0x74>)
 800087c:	2200      	movs	r2, #0
 800087e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000888:	0018      	movs	r0, r3
 800088a:	f001 fed7 	bl	800263c <HAL_I2C_Init>
 800088e:	1e03      	subs	r3, r0, #0
 8000890:	d001      	beq.n	8000896 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000892:	f000 fb13 	bl	8000ebc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000896:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000898:	2100      	movs	r1, #0
 800089a:	0018      	movs	r0, r3
 800089c:	f002 fbd8 	bl	8003050 <HAL_I2CEx_ConfigAnalogFilter>
 80008a0:	1e03      	subs	r3, r0, #0
 80008a2:	d001      	beq.n	80008a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008a4:	f000 fb0a 	bl	8000ebc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008a8:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <MX_I2C1_Init+0x74>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	0018      	movs	r0, r3
 80008ae:	f002 fc1b 	bl	80030e8 <HAL_I2CEx_ConfigDigitalFilter>
 80008b2:	1e03      	subs	r3, r0, #0
 80008b4:	d001      	beq.n	80008ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008b6:	f000 fb01 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	200000dc 	.word	0x200000dc
 80008c4:	40005400 	.word	0x40005400
 80008c8:	00303d5b 	.word	0x00303d5b

080008cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b088      	sub	sp, #32
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008d2:	2310      	movs	r3, #16
 80008d4:	18fb      	adds	r3, r7, r3
 80008d6:	0018      	movs	r0, r3
 80008d8:	2310      	movs	r3, #16
 80008da:	001a      	movs	r2, r3
 80008dc:	2100      	movs	r1, #0
 80008de:	f005 fe6f 	bl	80065c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	0018      	movs	r0, r3
 80008e6:	230c      	movs	r3, #12
 80008e8:	001a      	movs	r2, r3
 80008ea:	2100      	movs	r1, #0
 80008ec:	f005 fe68 	bl	80065c0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008f0:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <MX_TIM2_Init+0xa4>)
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	05d2      	lsls	r2, r2, #23
 80008f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 319;
 80008f8:	4b1d      	ldr	r3, [pc, #116]	; (8000970 <MX_TIM2_Init+0xa4>)
 80008fa:	2240      	movs	r2, #64	; 0x40
 80008fc:	32ff      	adds	r2, #255	; 0xff
 80008fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000900:	4b1b      	ldr	r3, [pc, #108]	; (8000970 <MX_TIM2_Init+0xa4>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000906:	4b1a      	ldr	r3, [pc, #104]	; (8000970 <MX_TIM2_Init+0xa4>)
 8000908:	4a1a      	ldr	r2, [pc, #104]	; (8000974 <MX_TIM2_Init+0xa8>)
 800090a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090c:	4b18      	ldr	r3, [pc, #96]	; (8000970 <MX_TIM2_Init+0xa4>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000912:	4b17      	ldr	r3, [pc, #92]	; (8000970 <MX_TIM2_Init+0xa4>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000918:	4b15      	ldr	r3, [pc, #84]	; (8000970 <MX_TIM2_Init+0xa4>)
 800091a:	0018      	movs	r0, r3
 800091c:	f003 faf8 	bl	8003f10 <HAL_TIM_Base_Init>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000924:	f000 faca 	bl	8000ebc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000928:	2110      	movs	r1, #16
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2280      	movs	r2, #128	; 0x80
 800092e:	0152      	lsls	r2, r2, #5
 8000930:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000932:	187a      	adds	r2, r7, r1
 8000934:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <MX_TIM2_Init+0xa4>)
 8000936:	0011      	movs	r1, r2
 8000938:	0018      	movs	r0, r3
 800093a:	f003 feef 	bl	800471c <HAL_TIM_ConfigClockSource>
 800093e:	1e03      	subs	r3, r0, #0
 8000940:	d001      	beq.n	8000946 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000942:	f000 fabb 	bl	8000ebc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800094c:	1d3b      	adds	r3, r7, #4
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000952:	1d3a      	adds	r2, r7, #4
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <MX_TIM2_Init+0xa4>)
 8000956:	0011      	movs	r1, r2
 8000958:	0018      	movs	r0, r3
 800095a:	f004 fbe7 	bl	800512c <HAL_TIMEx_MasterConfigSynchronization>
 800095e:	1e03      	subs	r3, r0, #0
 8000960:	d001      	beq.n	8000966 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000962:	f000 faab 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	46bd      	mov	sp, r7
 800096a:	b008      	add	sp, #32
 800096c:	bd80      	pop	{r7, pc}
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	20000130 	.word	0x20000130
 8000974:	000003e7 	.word	0x000003e7

08000978 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08e      	sub	sp, #56	; 0x38
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800097e:	2328      	movs	r3, #40	; 0x28
 8000980:	18fb      	adds	r3, r7, r3
 8000982:	0018      	movs	r0, r3
 8000984:	2310      	movs	r3, #16
 8000986:	001a      	movs	r2, r3
 8000988:	2100      	movs	r1, #0
 800098a:	f005 fe19 	bl	80065c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800098e:	231c      	movs	r3, #28
 8000990:	18fb      	adds	r3, r7, r3
 8000992:	0018      	movs	r0, r3
 8000994:	230c      	movs	r3, #12
 8000996:	001a      	movs	r2, r3
 8000998:	2100      	movs	r1, #0
 800099a:	f005 fe11 	bl	80065c0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800099e:	003b      	movs	r3, r7
 80009a0:	0018      	movs	r0, r3
 80009a2:	231c      	movs	r3, #28
 80009a4:	001a      	movs	r2, r3
 80009a6:	2100      	movs	r1, #0
 80009a8:	f005 fe0a 	bl	80065c0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009ac:	4b30      	ldr	r3, [pc, #192]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009ae:	4a31      	ldr	r2, [pc, #196]	; (8000a74 <MX_TIM3_Init+0xfc>)
 80009b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 319;
 80009b2:	4b2f      	ldr	r3, [pc, #188]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009b4:	2240      	movs	r2, #64	; 0x40
 80009b6:	32ff      	adds	r2, #255	; 0xff
 80009b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ba:	4b2d      	ldr	r3, [pc, #180]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80009c0:	4b2b      	ldr	r3, [pc, #172]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009c2:	4a2d      	ldr	r2, [pc, #180]	; (8000a78 <MX_TIM3_Init+0x100>)
 80009c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009c6:	4b2a      	ldr	r3, [pc, #168]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009cc:	4b28      	ldr	r3, [pc, #160]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009d2:	4b27      	ldr	r3, [pc, #156]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009d4:	0018      	movs	r0, r3
 80009d6:	f003 fa9b 	bl	8003f10 <HAL_TIM_Base_Init>
 80009da:	1e03      	subs	r3, r0, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80009de:	f000 fa6d 	bl	8000ebc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009e2:	2128      	movs	r1, #40	; 0x28
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2280      	movs	r2, #128	; 0x80
 80009e8:	0152      	lsls	r2, r2, #5
 80009ea:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009ec:	187a      	adds	r2, r7, r1
 80009ee:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <MX_TIM3_Init+0xf8>)
 80009f0:	0011      	movs	r1, r2
 80009f2:	0018      	movs	r0, r3
 80009f4:	f003 fe92 	bl	800471c <HAL_TIM_ConfigClockSource>
 80009f8:	1e03      	subs	r3, r0, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80009fc:	f000 fa5e 	bl	8000ebc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a00:	4b1b      	ldr	r3, [pc, #108]	; (8000a70 <MX_TIM3_Init+0xf8>)
 8000a02:	0018      	movs	r0, r3
 8000a04:	f003 fb38 	bl	8004078 <HAL_TIM_PWM_Init>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000a0c:	f000 fa56 	bl	8000ebc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a10:	211c      	movs	r1, #28
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a1e:	187a      	adds	r2, r7, r1
 8000a20:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <MX_TIM3_Init+0xf8>)
 8000a22:	0011      	movs	r1, r2
 8000a24:	0018      	movs	r0, r3
 8000a26:	f004 fb81 	bl	800512c <HAL_TIMEx_MasterConfigSynchronization>
 8000a2a:	1e03      	subs	r3, r0, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000a2e:	f000 fa45 	bl	8000ebc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a32:	003b      	movs	r3, r7
 8000a34:	2260      	movs	r2, #96	; 0x60
 8000a36:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000a38:	003b      	movs	r3, r7
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a3e:	003b      	movs	r3, r7
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a44:	003b      	movs	r3, r7
 8000a46:	2200      	movs	r2, #0
 8000a48:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a4a:	0039      	movs	r1, r7
 8000a4c:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <MX_TIM3_Init+0xf8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	0018      	movs	r0, r3
 8000a52:	f003 fd63 	bl	800451c <HAL_TIM_PWM_ConfigChannel>
 8000a56:	1e03      	subs	r3, r0, #0
 8000a58:	d001      	beq.n	8000a5e <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8000a5a:	f000 fa2f 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a5e:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <MX_TIM3_Init+0xf8>)
 8000a60:	0018      	movs	r0, r3
 8000a62:	f000 fb37 	bl	80010d4 <HAL_TIM_MspPostInit>

}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b00e      	add	sp, #56	; 0x38
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	2000017c 	.word	0x2000017c
 8000a74:	40000400 	.word	0x40000400
 8000a78:	000003e7 	.word	0x000003e7

08000a7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a80:	4b23      	ldr	r3, [pc, #140]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a82:	4a24      	ldr	r2, [pc, #144]	; (8000b14 <MX_USART2_UART_Init+0x98>)
 8000a84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a86:	4b22      	ldr	r3, [pc, #136]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a88:	22e1      	movs	r2, #225	; 0xe1
 8000a8a:	0252      	lsls	r2, r2, #9
 8000a8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8e:	4b20      	ldr	r3, [pc, #128]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a94:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a9a:	4b1d      	ldr	r3, [pc, #116]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aac:	4b18      	ldr	r3, [pc, #96]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ab2:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000abe:	4b14      	ldr	r3, [pc, #80]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f004 fbb6 	bl	8005238 <HAL_UART_Init>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ad0:	f000 f9f4 	bl	8000ebc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f005 f9d3 	bl	8005e84 <HAL_UARTEx_SetTxFifoThreshold>
 8000ade:	1e03      	subs	r3, r0, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000ae2:	f000 f9eb 	bl	8000ebc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ae8:	2100      	movs	r1, #0
 8000aea:	0018      	movs	r0, r3
 8000aec:	f005 fa0a 	bl	8005f04 <HAL_UARTEx_SetRxFifoThreshold>
 8000af0:	1e03      	subs	r3, r0, #0
 8000af2:	d001      	beq.n	8000af8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000af4:	f000 f9e2 	bl	8000ebc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000af8:	4b05      	ldr	r3, [pc, #20]	; (8000b10 <MX_USART2_UART_Init+0x94>)
 8000afa:	0018      	movs	r0, r3
 8000afc:	f005 f988 	bl	8005e10 <HAL_UARTEx_DisableFifoMode>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d001      	beq.n	8000b08 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b04:	f000 f9da 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b08:	46c0      	nop			; (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	200001c8 	.word	0x200001c8
 8000b14:	40004400 	.word	0x40004400

08000b18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b08b      	sub	sp, #44	; 0x2c
 8000b1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	2414      	movs	r4, #20
 8000b20:	193b      	adds	r3, r7, r4
 8000b22:	0018      	movs	r0, r3
 8000b24:	2314      	movs	r3, #20
 8000b26:	001a      	movs	r2, r3
 8000b28:	2100      	movs	r1, #0
 8000b2a:	f005 fd49 	bl	80065c0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	4b47      	ldr	r3, [pc, #284]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b32:	4b46      	ldr	r3, [pc, #280]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b34:	2104      	movs	r1, #4
 8000b36:	430a      	orrs	r2, r1
 8000b38:	635a      	str	r2, [r3, #52]	; 0x34
 8000b3a:	4b44      	ldr	r3, [pc, #272]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b3e:	2204      	movs	r2, #4
 8000b40:	4013      	ands	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b46:	4b41      	ldr	r3, [pc, #260]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b4a:	4b40      	ldr	r3, [pc, #256]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b4c:	2120      	movs	r1, #32
 8000b4e:	430a      	orrs	r2, r1
 8000b50:	635a      	str	r2, [r3, #52]	; 0x34
 8000b52:	4b3e      	ldr	r3, [pc, #248]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b56:	2220      	movs	r2, #32
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b3b      	ldr	r3, [pc, #236]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b62:	4b3a      	ldr	r3, [pc, #232]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b64:	2101      	movs	r1, #1
 8000b66:	430a      	orrs	r2, r1
 8000b68:	635a      	str	r2, [r3, #52]	; 0x34
 8000b6a:	4b38      	ldr	r3, [pc, #224]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b6e:	2201      	movs	r2, #1
 8000b70:	4013      	ands	r3, r2
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	4b35      	ldr	r3, [pc, #212]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b7a:	4b34      	ldr	r3, [pc, #208]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b7c:	2102      	movs	r1, #2
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	635a      	str	r2, [r3, #52]	; 0x34
 8000b82:	4b32      	ldr	r3, [pc, #200]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b86:	2202      	movs	r2, #2
 8000b88:	4013      	ands	r3, r2
 8000b8a:	607b      	str	r3, [r7, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b8e:	23a0      	movs	r3, #160	; 0xa0
 8000b90:	05db      	lsls	r3, r3, #23
 8000b92:	2200      	movs	r2, #0
 8000b94:	2120      	movs	r1, #32
 8000b96:	0018      	movs	r0, r3
 8000b98:	f001 fd18 	bl	80025cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 8000b9c:	492c      	ldr	r1, [pc, #176]	; (8000c50 <MX_GPIO_Init+0x138>)
 8000b9e:	4b2d      	ldr	r3, [pc, #180]	; (8000c54 <MX_GPIO_Init+0x13c>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f001 fd12 	bl	80025cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8000ba8:	4b2b      	ldr	r3, [pc, #172]	; (8000c58 <MX_GPIO_Init+0x140>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	2180      	movs	r1, #128	; 0x80
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f001 fd0c 	bl	80025cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000bb4:	193b      	adds	r3, r7, r4
 8000bb6:	2220      	movs	r2, #32
 8000bb8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bba:	193b      	adds	r3, r7, r4
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	193b      	adds	r3, r7, r4
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc6:	193b      	adds	r3, r7, r4
 8000bc8:	2202      	movs	r2, #2
 8000bca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	193a      	adds	r2, r7, r4
 8000bce:	23a0      	movs	r3, #160	; 0xa0
 8000bd0:	05db      	lsls	r3, r3, #23
 8000bd2:	0011      	movs	r1, r2
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f001 fb95 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_2_Pin LED_3_Pin */
  GPIO_InitStruct.Pin = LED_2_Pin|LED_3_Pin;
 8000bda:	193b      	adds	r3, r7, r4
 8000bdc:	4a1c      	ldr	r2, [pc, #112]	; (8000c50 <MX_GPIO_Init+0x138>)
 8000bde:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be0:	193b      	adds	r3, r7, r4
 8000be2:	2201      	movs	r2, #1
 8000be4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	193b      	adds	r3, r7, r4
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	193b      	adds	r3, r7, r4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf2:	193b      	adds	r3, r7, r4
 8000bf4:	4a17      	ldr	r2, [pc, #92]	; (8000c54 <MX_GPIO_Init+0x13c>)
 8000bf6:	0019      	movs	r1, r3
 8000bf8:	0010      	movs	r0, r2
 8000bfa:	f001 fb83 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_1_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	2280      	movs	r2, #128	; 0x80
 8000c02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c04:	193b      	adds	r3, r7, r4
 8000c06:	2201      	movs	r2, #1
 8000c08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	193b      	adds	r3, r7, r4
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	193b      	adds	r3, r7, r4
 8000c12:	2200      	movs	r2, #0
 8000c14:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000c16:	193b      	adds	r3, r7, r4
 8000c18:	4a0f      	ldr	r2, [pc, #60]	; (8000c58 <MX_GPIO_Init+0x140>)
 8000c1a:	0019      	movs	r1, r3
 8000c1c:	0010      	movs	r0, r2
 8000c1e:	f001 fb71 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_INPUT_Pin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_Pin;
 8000c22:	0021      	movs	r1, r4
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	2208      	movs	r2, #8
 8000c28:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	4a06      	ldr	r2, [pc, #24]	; (8000c54 <MX_GPIO_Init+0x13c>)
 8000c3a:	0019      	movs	r1, r3
 8000c3c:	0010      	movs	r0, r2
 8000c3e:	f001 fb61 	bl	8002304 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b00b      	add	sp, #44	; 0x2c
 8000c48:	bd90      	pop	{r4, r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	00004010 	.word	0x00004010
 8000c54:	50000400 	.word	0x50000400
 8000c58:	50000800 	.word	0x50000800

08000c5c <hardwareTestPot>:
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
		HAL_Delay(100);
	}

	/* Test potentiometer is working */
	void hardwareTestPot(void){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
		/* Init variable for pot value */
		char msg[20];
		uint16_t potValue;

		/* Get pot value */
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000c62:	4b12      	ldr	r3, [pc, #72]	; (8000cac <hardwareTestPot+0x50>)
 8000c64:	2105      	movs	r1, #5
 8000c66:	0018      	movs	r0, r3
 8000c68:	f000 fef8 	bl	8001a5c <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	; (8000cac <hardwareTestPot+0x50>)
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f001 f800 	bl	8001c74 <HAL_ADC_GetValue>
 8000c74:	0002      	movs	r2, r0
 8000c76:	2116      	movs	r1, #22
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	801a      	strh	r2, [r3, #0]

		/* Print value */
		sprintf(msg, "potValue: %hu\r\n", potValue);
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	881a      	ldrh	r2, [r3, #0]
 8000c80:	490b      	ldr	r1, [pc, #44]	; (8000cb0 <hardwareTestPot+0x54>)
 8000c82:	003b      	movs	r3, r7
 8000c84:	0018      	movs	r0, r3
 8000c86:	f005 fc7b 	bl	8006580 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000c8a:	003b      	movs	r3, r7
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f7ff fa39 	bl	8000104 <strlen>
 8000c92:	0003      	movs	r3, r0
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	2301      	movs	r3, #1
 8000c98:	425b      	negs	r3, r3
 8000c9a:	0039      	movs	r1, r7
 8000c9c:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <hardwareTestPot+0x58>)
 8000c9e:	f004 fb21 	bl	80052e4 <HAL_UART_Transmit>

	}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b006      	add	sp, #24
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	20000078 	.word	0x20000078
 8000cb0:	08006ee4 	.word	0x08006ee4
 8000cb4:	200001c8 	.word	0x200001c8

08000cb8 <getAdcFromPot>:

	/* getADC from Pot */
	int getAdcFromPot(){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
		/* Get pot value */
		uint16_t potValue;
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000cbe:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <getAdcFromPot+0x2c>)
 8000cc0:	2105      	movs	r1, #5
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f000 feca 	bl	8001a5c <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <getAdcFromPot+0x2c>)
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f000 ffd2 	bl	8001c74 <HAL_ADC_GetValue>
 8000cd0:	0002      	movs	r2, r0
 8000cd2:	1dbb      	adds	r3, r7, #6
 8000cd4:	801a      	strh	r2, [r3, #0]
		return potValue;
 8000cd6:	1dbb      	adds	r3, r7, #6
 8000cd8:	881b      	ldrh	r3, [r3, #0]
	}
 8000cda:	0018      	movs	r0, r3
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b002      	add	sp, #8
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	46c0      	nop			; (mov r8, r8)
 8000ce4:	20000078 	.word	0x20000078

08000ce8 <hardwareTestLCD>:
			HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	 	}
	}

	/* Test LCD is working */
	void hardwareTestLCD(void){
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
		I2C_LCD_Init(MyI2C_LCD);
 8000cec:	2000      	movs	r0, #0
 8000cee:	f005 facb 	bl	8006288 <I2C_LCD_Init>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f005 fbd6 	bl	80064a8 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "SID: 24429298");
 8000cfc:	4b08      	ldr	r3, [pc, #32]	; (8000d20 <hardwareTestLCD+0x38>)
 8000cfe:	0019      	movs	r1, r3
 8000d00:	2000      	movs	r0, #0
 8000d02:	f005 fc21 	bl	8006548 <I2C_LCD_WriteString>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8000d06:	2201      	movs	r2, #1
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f005 fbcc 	bl	80064a8 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "Mechatronics 1");
 8000d10:	4b04      	ldr	r3, [pc, #16]	; (8000d24 <hardwareTestLCD+0x3c>)
 8000d12:	0019      	movs	r1, r3
 8000d14:	2000      	movs	r0, #0
 8000d16:	f005 fc17 	bl	8006548 <I2C_LCD_WriteString>
	}
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	08006f1c 	.word	0x08006f1c
 8000d24:	08006f2c 	.word	0x08006f2c

08000d28 <motorControl>:

	/* Motor control */
	void motorControl(int adcValue){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SET_COMPARE (&htim3, TIM_CHANNEL_1, adcValue); // Interpolate pot values to PWM range
 8000d30:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <motorControl+0x18>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	635a      	str	r2, [r3, #52]	; 0x34

	}
 8000d38:	46c0      	nop			; (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b002      	add	sp, #8
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	2000017c 	.word	0x2000017c

08000d44 <i2cScanner>:

	/* I2C Scanner Script */
	/* Author:     Khaled Magdy */
	/* Source: 	   www.DeepBlueMbedded.com */
	void i2cScanner(void){
 8000d44:	b5b0      	push	{r4, r5, r7, lr}
 8000d46:	b092      	sub	sp, #72	; 0x48
 8000d48:	af00      	add	r7, sp, #0
		uint8_t Buffer[25] = {0};
 8000d4a:	232c      	movs	r3, #44	; 0x2c
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	3304      	adds	r3, #4
 8000d54:	2215      	movs	r2, #21
 8000d56:	2100      	movs	r1, #0
 8000d58:	0018      	movs	r0, r3
 8000d5a:	f005 fc31 	bl	80065c0 <memset>
		uint8_t Space[] = " - ";
 8000d5e:	2328      	movs	r3, #40	; 0x28
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	4a35      	ldr	r2, [pc, #212]	; (8000e38 <i2cScanner+0xf4>)
 8000d64:	601a      	str	r2, [r3, #0]
		uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 8000d66:	250c      	movs	r5, #12
 8000d68:	197b      	adds	r3, r7, r5
 8000d6a:	4a34      	ldr	r2, [pc, #208]	; (8000e3c <i2cScanner+0xf8>)
 8000d6c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000d6e:	c313      	stmia	r3!, {r0, r1, r4}
 8000d70:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000d72:	c313      	stmia	r3!, {r0, r1, r4}
 8000d74:	8812      	ldrh	r2, [r2, #0]
 8000d76:	801a      	strh	r2, [r3, #0]
		uint8_t EndMSG[] = "Done! \r\n\r\n";
 8000d78:	003b      	movs	r3, r7
 8000d7a:	4a31      	ldr	r2, [pc, #196]	; (8000e40 <i2cScanner+0xfc>)
 8000d7c:	ca03      	ldmia	r2!, {r0, r1}
 8000d7e:	c303      	stmia	r3!, {r0, r1}
 8000d80:	8811      	ldrh	r1, [r2, #0]
 8000d82:	8019      	strh	r1, [r3, #0]
 8000d84:	7892      	ldrb	r2, [r2, #2]
 8000d86:	709a      	strb	r2, [r3, #2]

		uint8_t i = 0, ret;
 8000d88:	2447      	movs	r4, #71	; 0x47
 8000d8a:	193b      	adds	r3, r7, r4
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]

		HAL_Delay(1000);
 8000d90:	23fa      	movs	r3, #250	; 0xfa
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	0018      	movs	r0, r3
 8000d96:	f000 fb49 	bl	800142c <HAL_Delay>

		/*-[ I2C Bus Scanning ]-*/
		HAL_UART_Transmit(&huart2, StartMSG, sizeof(StartMSG), 10000);
 8000d9a:	4b2a      	ldr	r3, [pc, #168]	; (8000e44 <i2cScanner+0x100>)
 8000d9c:	1979      	adds	r1, r7, r5
 8000d9e:	482a      	ldr	r0, [pc, #168]	; (8000e48 <i2cScanner+0x104>)
 8000da0:	221a      	movs	r2, #26
 8000da2:	f004 fa9f 	bl	80052e4 <HAL_UART_Transmit>
		for(i=1; i<128; i++)
 8000da6:	193b      	adds	r3, r7, r4
 8000da8:	2201      	movs	r2, #1
 8000daa:	701a      	strb	r2, [r3, #0]
 8000dac:	e034      	b.n	8000e18 <i2cScanner+0xd4>
		{
			ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 8000dae:	2347      	movs	r3, #71	; 0x47
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	18db      	adds	r3, r3, r3
 8000db8:	b299      	uxth	r1, r3
 8000dba:	2546      	movs	r5, #70	; 0x46
 8000dbc:	197c      	adds	r4, r7, r5
 8000dbe:	4823      	ldr	r0, [pc, #140]	; (8000e4c <i2cScanner+0x108>)
 8000dc0:	2305      	movs	r3, #5
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	f001 fe0a 	bl	80029dc <HAL_I2C_IsDeviceReady>
 8000dc8:	0003      	movs	r3, r0
 8000dca:	7023      	strb	r3, [r4, #0]
			if (ret != HAL_OK) /* No ACK Received At That Address */
 8000dcc:	197b      	adds	r3, r7, r5
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d007      	beq.n	8000de4 <i2cScanner+0xa0>
			{
				HAL_UART_Transmit(&huart2, Space, sizeof(Space), 10000);
 8000dd4:	4b1b      	ldr	r3, [pc, #108]	; (8000e44 <i2cScanner+0x100>)
 8000dd6:	2228      	movs	r2, #40	; 0x28
 8000dd8:	18b9      	adds	r1, r7, r2
 8000dda:	481b      	ldr	r0, [pc, #108]	; (8000e48 <i2cScanner+0x104>)
 8000ddc:	2204      	movs	r2, #4
 8000dde:	f004 fa81 	bl	80052e4 <HAL_UART_Transmit>
 8000de2:	e013      	b.n	8000e0c <i2cScanner+0xc8>
			}
			else if(ret == HAL_OK)
 8000de4:	2346      	movs	r3, #70	; 0x46
 8000de6:	18fb      	adds	r3, r7, r3
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d10e      	bne.n	8000e0c <i2cScanner+0xc8>
			{
				sprintf(Buffer, "0x%X", i);
 8000dee:	2347      	movs	r3, #71	; 0x47
 8000df0:	18fb      	adds	r3, r7, r3
 8000df2:	781a      	ldrb	r2, [r3, #0]
 8000df4:	4916      	ldr	r1, [pc, #88]	; (8000e50 <i2cScanner+0x10c>)
 8000df6:	242c      	movs	r4, #44	; 0x2c
 8000df8:	193b      	adds	r3, r7, r4
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f005 fbc0 	bl	8006580 <siprintf>
				HAL_UART_Transmit(&huart2, Buffer, sizeof(Buffer), 10000);
 8000e00:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <i2cScanner+0x100>)
 8000e02:	1939      	adds	r1, r7, r4
 8000e04:	4810      	ldr	r0, [pc, #64]	; (8000e48 <i2cScanner+0x104>)
 8000e06:	2219      	movs	r2, #25
 8000e08:	f004 fa6c 	bl	80052e4 <HAL_UART_Transmit>
		for(i=1; i<128; i++)
 8000e0c:	2147      	movs	r1, #71	; 0x47
 8000e0e:	187b      	adds	r3, r7, r1
 8000e10:	781a      	ldrb	r2, [r3, #0]
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	3201      	adds	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]
 8000e18:	2347      	movs	r3, #71	; 0x47
 8000e1a:	18fb      	adds	r3, r7, r3
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	b25b      	sxtb	r3, r3
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dac4      	bge.n	8000dae <i2cScanner+0x6a>
			}
		}
		HAL_UART_Transmit(&huart2, EndMSG, sizeof(EndMSG), 10000);
 8000e24:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <i2cScanner+0x100>)
 8000e26:	0039      	movs	r1, r7
 8000e28:	4807      	ldr	r0, [pc, #28]	; (8000e48 <i2cScanner+0x104>)
 8000e2a:	220b      	movs	r2, #11
 8000e2c:	f004 fa5a 	bl	80052e4 <HAL_UART_Transmit>
		/*--[ Scanning Done ]--*/
	}
 8000e30:	46c0      	nop			; (mov r8, r8)
 8000e32:	46bd      	mov	sp, r7
 8000e34:	b012      	add	sp, #72	; 0x48
 8000e36:	bdb0      	pop	{r4, r5, r7, pc}
 8000e38:	00202d20 	.word	0x00202d20
 8000e3c:	08006f44 	.word	0x08006f44
 8000e40:	08006f60 	.word	0x08006f60
 8000e44:	00002710 	.word	0x00002710
 8000e48:	200001c8 	.word	0x200001c8
 8000e4c:	200000dc 	.word	0x200000dc
 8000e50:	08006f3c 	.word	0x08006f3c

08000e54 <myMap>:

	/* Mapping function */
	 int myMap(int x, int in_min, int in_max, int out_min, int out_max){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
 8000e60:	603b      	str	r3, [r7, #0]
		 return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	69b9      	ldr	r1, [r7, #24]
 8000e6a:	683a      	ldr	r2, [r7, #0]
 8000e6c:	1a8a      	subs	r2, r1, r2
 8000e6e:	435a      	muls	r2, r3
 8000e70:	0010      	movs	r0, r2
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	0019      	movs	r1, r3
 8000e7a:	f7ff f9df 	bl	800023c <__divsi3>
 8000e7e:	0003      	movs	r3, r0
 8000e80:	001a      	movs	r2, r3
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	18d3      	adds	r3, r2, r3
	 }
 8000e86:	0018      	movs	r0, r3
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	b004      	add	sp, #16
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <HAL_TIM_PeriodElapsedCallback>:

	 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
		 // This callback is automatically called by the HAL on the UEV event
		 if(htim->Instance == TIM2){
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	05db      	lsls	r3, r3, #23
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d104      	bne.n	8000eae <HAL_TIM_PeriodElapsedCallback+0x1e>
			 HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8000ea4:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000ea6:	2180      	movs	r1, #128	; 0x80
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f001 fbac 	bl	8002606 <HAL_GPIO_TogglePin>
		 }
	 }
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	50000800 	.word	0x50000800

08000ebc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec0:	b672      	cpsid	i
}
 8000ec2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <Error_Handler+0x8>
	...

08000ec8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ece:	4b11      	ldr	r3, [pc, #68]	; (8000f14 <HAL_MspInit+0x4c>)
 8000ed0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ed2:	4b10      	ldr	r3, [pc, #64]	; (8000f14 <HAL_MspInit+0x4c>)
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	641a      	str	r2, [r3, #64]	; 0x40
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <HAL_MspInit+0x4c>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ede:	2201      	movs	r2, #1
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	607b      	str	r3, [r7, #4]
 8000ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee6:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <HAL_MspInit+0x4c>)
 8000ee8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000eea:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <HAL_MspInit+0x4c>)
 8000eec:	2180      	movs	r1, #128	; 0x80
 8000eee:	0549      	lsls	r1, r1, #21
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ef4:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <HAL_MspInit+0x4c>)
 8000ef6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ef8:	2380      	movs	r3, #128	; 0x80
 8000efa:	055b      	lsls	r3, r3, #21
 8000efc:	4013      	ands	r3, r2
 8000efe:	603b      	str	r3, [r7, #0]
 8000f00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000f02:	23c0      	movs	r3, #192	; 0xc0
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 fab4 	bl	8001474 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0c:	46c0      	nop			; (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b002      	add	sp, #8
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40021000 	.word	0x40021000

08000f18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f18:	b590      	push	{r4, r7, lr}
 8000f1a:	b08b      	sub	sp, #44	; 0x2c
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	2414      	movs	r4, #20
 8000f22:	193b      	adds	r3, r7, r4
 8000f24:	0018      	movs	r0, r3
 8000f26:	2314      	movs	r3, #20
 8000f28:	001a      	movs	r2, r3
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	f005 fb48 	bl	80065c0 <memset>
  if(hadc->Instance==ADC1)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a18      	ldr	r2, [pc, #96]	; (8000f98 <HAL_ADC_MspInit+0x80>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d129      	bne.n	8000f8e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f3a:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <HAL_ADC_MspInit+0x84>)
 8000f3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f3e:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <HAL_ADC_MspInit+0x84>)
 8000f40:	2180      	movs	r1, #128	; 0x80
 8000f42:	0349      	lsls	r1, r1, #13
 8000f44:	430a      	orrs	r2, r1
 8000f46:	641a      	str	r2, [r3, #64]	; 0x40
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <HAL_ADC_MspInit+0x84>)
 8000f4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f4c:	2380      	movs	r3, #128	; 0x80
 8000f4e:	035b      	lsls	r3, r3, #13
 8000f50:	4013      	ands	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]
 8000f54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <HAL_ADC_MspInit+0x84>)
 8000f58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f5a:	4b10      	ldr	r3, [pc, #64]	; (8000f9c <HAL_ADC_MspInit+0x84>)
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	635a      	str	r2, [r3, #52]	; 0x34
 8000f62:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <HAL_ADC_MspInit+0x84>)
 8000f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f66:	2201      	movs	r2, #1
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = POT_INPUT_Pin;
 8000f6e:	193b      	adds	r3, r7, r4
 8000f70:	2201      	movs	r2, #1
 8000f72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f74:	193b      	adds	r3, r7, r4
 8000f76:	2203      	movs	r2, #3
 8000f78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	193b      	adds	r3, r7, r4
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(POT_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000f80:	193a      	adds	r2, r7, r4
 8000f82:	23a0      	movs	r3, #160	; 0xa0
 8000f84:	05db      	lsls	r3, r3, #23
 8000f86:	0011      	movs	r1, r2
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f001 f9bb 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b00b      	add	sp, #44	; 0x2c
 8000f94:	bd90      	pop	{r4, r7, pc}
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	40012400 	.word	0x40012400
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b097      	sub	sp, #92	; 0x5c
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	2344      	movs	r3, #68	; 0x44
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	0018      	movs	r0, r3
 8000fae:	2314      	movs	r3, #20
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	f005 fb04 	bl	80065c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb8:	2410      	movs	r4, #16
 8000fba:	193b      	adds	r3, r7, r4
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	2334      	movs	r3, #52	; 0x34
 8000fc0:	001a      	movs	r2, r3
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	f005 fafc 	bl	80065c0 <memset>
  if(hi2c->Instance==I2C1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a22      	ldr	r2, [pc, #136]	; (8001058 <HAL_I2C_MspInit+0xb8>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d13e      	bne.n	8001050 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fd2:	193b      	adds	r3, r7, r4
 8000fd4:	2220      	movs	r2, #32
 8000fd6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fd8:	193b      	adds	r3, r7, r4
 8000fda:	2200      	movs	r2, #0
 8000fdc:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f002 fddd 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	1e03      	subs	r3, r0, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000fea:	f7ff ff67 	bl	8000ebc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	4b1b      	ldr	r3, [pc, #108]	; (800105c <HAL_I2C_MspInit+0xbc>)
 8000ff0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ff2:	4b1a      	ldr	r3, [pc, #104]	; (800105c <HAL_I2C_MspInit+0xbc>)
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	635a      	str	r2, [r3, #52]	; 0x34
 8000ffa:	4b18      	ldr	r3, [pc, #96]	; (800105c <HAL_I2C_MspInit+0xbc>)
 8000ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ffe:	2202      	movs	r2, #2
 8001000:	4013      	ands	r3, r2
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001006:	2144      	movs	r1, #68	; 0x44
 8001008:	187b      	adds	r3, r7, r1
 800100a:	22c0      	movs	r2, #192	; 0xc0
 800100c:	0092      	lsls	r2, r2, #2
 800100e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001010:	187b      	adds	r3, r7, r1
 8001012:	2212      	movs	r2, #18
 8001014:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	187b      	adds	r3, r7, r1
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101c:	187b      	adds	r3, r7, r1
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001022:	187b      	adds	r3, r7, r1
 8001024:	2206      	movs	r2, #6
 8001026:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001028:	187b      	adds	r3, r7, r1
 800102a:	4a0d      	ldr	r2, [pc, #52]	; (8001060 <HAL_I2C_MspInit+0xc0>)
 800102c:	0019      	movs	r1, r3
 800102e:	0010      	movs	r0, r2
 8001030:	f001 f968 	bl	8002304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <HAL_I2C_MspInit+0xbc>)
 8001036:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001038:	4b08      	ldr	r3, [pc, #32]	; (800105c <HAL_I2C_MspInit+0xbc>)
 800103a:	2180      	movs	r1, #128	; 0x80
 800103c:	0389      	lsls	r1, r1, #14
 800103e:	430a      	orrs	r2, r1
 8001040:	63da      	str	r2, [r3, #60]	; 0x3c
 8001042:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_I2C_MspInit+0xbc>)
 8001044:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001046:	2380      	movs	r3, #128	; 0x80
 8001048:	039b      	lsls	r3, r3, #14
 800104a:	4013      	ands	r3, r2
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001050:	46c0      	nop			; (mov r8, r8)
 8001052:	46bd      	mov	sp, r7
 8001054:	b017      	add	sp, #92	; 0x5c
 8001056:	bd90      	pop	{r4, r7, pc}
 8001058:	40005400 	.word	0x40005400
 800105c:	40021000 	.word	0x40021000
 8001060:	50000400 	.word	0x50000400

08001064 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	05db      	lsls	r3, r3, #23
 8001074:	429a      	cmp	r2, r3
 8001076:	d114      	bne.n	80010a2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <HAL_TIM_Base_MspInit+0x68>)
 800107a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800107c:	4b13      	ldr	r3, [pc, #76]	; (80010cc <HAL_TIM_Base_MspInit+0x68>)
 800107e:	2101      	movs	r1, #1
 8001080:	430a      	orrs	r2, r1
 8001082:	63da      	str	r2, [r3, #60]	; 0x3c
 8001084:	4b11      	ldr	r3, [pc, #68]	; (80010cc <HAL_TIM_Base_MspInit+0x68>)
 8001086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001088:	2201      	movs	r2, #1
 800108a:	4013      	ands	r3, r2
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001090:	2200      	movs	r2, #0
 8001092:	2100      	movs	r1, #0
 8001094:	200f      	movs	r0, #15
 8001096:	f001 f903 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800109a:	200f      	movs	r0, #15
 800109c:	f001 f915 	bl	80022ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80010a0:	e010      	b.n	80010c4 <HAL_TIM_Base_MspInit+0x60>
  else if(htim_base->Instance==TIM3)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <HAL_TIM_Base_MspInit+0x6c>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d10b      	bne.n	80010c4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010ac:	4b07      	ldr	r3, [pc, #28]	; (80010cc <HAL_TIM_Base_MspInit+0x68>)
 80010ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <HAL_TIM_Base_MspInit+0x68>)
 80010b2:	2102      	movs	r1, #2
 80010b4:	430a      	orrs	r2, r1
 80010b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <HAL_TIM_Base_MspInit+0x68>)
 80010ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010bc:	2202      	movs	r2, #2
 80010be:	4013      	ands	r3, r2
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]
}
 80010c4:	46c0      	nop			; (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b004      	add	sp, #16
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40000400 	.word	0x40000400

080010d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010d4:	b590      	push	{r4, r7, lr}
 80010d6:	b089      	sub	sp, #36	; 0x24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	240c      	movs	r4, #12
 80010de:	193b      	adds	r3, r7, r4
 80010e0:	0018      	movs	r0, r3
 80010e2:	2314      	movs	r3, #20
 80010e4:	001a      	movs	r2, r3
 80010e6:	2100      	movs	r1, #0
 80010e8:	f005 fa6a 	bl	80065c0 <memset>
  if(htim->Instance==TIM3)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a14      	ldr	r2, [pc, #80]	; (8001144 <HAL_TIM_MspPostInit+0x70>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d122      	bne.n	800113c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <HAL_TIM_MspPostInit+0x74>)
 80010f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010fa:	4b13      	ldr	r3, [pc, #76]	; (8001148 <HAL_TIM_MspPostInit+0x74>)
 80010fc:	2101      	movs	r1, #1
 80010fe:	430a      	orrs	r2, r1
 8001100:	635a      	str	r2, [r3, #52]	; 0x34
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <HAL_TIM_MspPostInit+0x74>)
 8001104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001106:	2201      	movs	r2, #1
 8001108:	4013      	ands	r3, r2
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800110e:	0021      	movs	r1, r4
 8001110:	187b      	adds	r3, r7, r1
 8001112:	2240      	movs	r2, #64	; 0x40
 8001114:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001116:	187b      	adds	r3, r7, r1
 8001118:	2202      	movs	r2, #2
 800111a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	187b      	adds	r3, r7, r1
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001122:	187b      	adds	r3, r7, r1
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001128:	187b      	adds	r3, r7, r1
 800112a:	2201      	movs	r2, #1
 800112c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	187a      	adds	r2, r7, r1
 8001130:	23a0      	movs	r3, #160	; 0xa0
 8001132:	05db      	lsls	r3, r3, #23
 8001134:	0011      	movs	r1, r2
 8001136:	0018      	movs	r0, r3
 8001138:	f001 f8e4 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800113c:	46c0      	nop			; (mov r8, r8)
 800113e:	46bd      	mov	sp, r7
 8001140:	b009      	add	sp, #36	; 0x24
 8001142:	bd90      	pop	{r4, r7, pc}
 8001144:	40000400 	.word	0x40000400
 8001148:	40021000 	.word	0x40021000

0800114c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b097      	sub	sp, #92	; 0x5c
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	2344      	movs	r3, #68	; 0x44
 8001156:	18fb      	adds	r3, r7, r3
 8001158:	0018      	movs	r0, r3
 800115a:	2314      	movs	r3, #20
 800115c:	001a      	movs	r2, r3
 800115e:	2100      	movs	r1, #0
 8001160:	f005 fa2e 	bl	80065c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001164:	2410      	movs	r4, #16
 8001166:	193b      	adds	r3, r7, r4
 8001168:	0018      	movs	r0, r3
 800116a:	2334      	movs	r3, #52	; 0x34
 800116c:	001a      	movs	r2, r3
 800116e:	2100      	movs	r1, #0
 8001170:	f005 fa26 	bl	80065c0 <memset>
  if(huart->Instance==USART2)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a22      	ldr	r2, [pc, #136]	; (8001204 <HAL_UART_MspInit+0xb8>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d13e      	bne.n	80011fc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800117e:	193b      	adds	r3, r7, r4
 8001180:	2202      	movs	r2, #2
 8001182:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001184:	193b      	adds	r3, r7, r4
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800118a:	193b      	adds	r3, r7, r4
 800118c:	0018      	movs	r0, r3
 800118e:	f002 fd07 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 8001192:	1e03      	subs	r3, r0, #0
 8001194:	d001      	beq.n	800119a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001196:	f7ff fe91 	bl	8000ebc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800119a:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <HAL_UART_MspInit+0xbc>)
 800119c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800119e:	4b1a      	ldr	r3, [pc, #104]	; (8001208 <HAL_UART_MspInit+0xbc>)
 80011a0:	2180      	movs	r1, #128	; 0x80
 80011a2:	0289      	lsls	r1, r1, #10
 80011a4:	430a      	orrs	r2, r1
 80011a6:	63da      	str	r2, [r3, #60]	; 0x3c
 80011a8:	4b17      	ldr	r3, [pc, #92]	; (8001208 <HAL_UART_MspInit+0xbc>)
 80011aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80011ac:	2380      	movs	r3, #128	; 0x80
 80011ae:	029b      	lsls	r3, r3, #10
 80011b0:	4013      	ands	r3, r2
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b6:	4b14      	ldr	r3, [pc, #80]	; (8001208 <HAL_UART_MspInit+0xbc>)
 80011b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <HAL_UART_MspInit+0xbc>)
 80011bc:	2101      	movs	r1, #1
 80011be:	430a      	orrs	r2, r1
 80011c0:	635a      	str	r2, [r3, #52]	; 0x34
 80011c2:	4b11      	ldr	r3, [pc, #68]	; (8001208 <HAL_UART_MspInit+0xbc>)
 80011c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011c6:	2201      	movs	r2, #1
 80011c8:	4013      	ands	r3, r2
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80011ce:	2144      	movs	r1, #68	; 0x44
 80011d0:	187b      	adds	r3, r7, r1
 80011d2:	220c      	movs	r2, #12
 80011d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d6:	187b      	adds	r3, r7, r1
 80011d8:	2202      	movs	r2, #2
 80011da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011dc:	187b      	adds	r3, r7, r1
 80011de:	2201      	movs	r2, #1
 80011e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	187b      	adds	r3, r7, r1
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80011e8:	187b      	adds	r3, r7, r1
 80011ea:	2201      	movs	r2, #1
 80011ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ee:	187a      	adds	r2, r7, r1
 80011f0:	23a0      	movs	r3, #160	; 0xa0
 80011f2:	05db      	lsls	r3, r3, #23
 80011f4:	0011      	movs	r1, r2
 80011f6:	0018      	movs	r0, r3
 80011f8:	f001 f884 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80011fc:	46c0      	nop			; (mov r8, r8)
 80011fe:	46bd      	mov	sp, r7
 8001200:	b017      	add	sp, #92	; 0x5c
 8001202:	bd90      	pop	{r4, r7, pc}
 8001204:	40004400 	.word	0x40004400
 8001208:	40021000 	.word	0x40021000

0800120c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001210:	e7fe      	b.n	8001210 <NMI_Handler+0x4>

08001212 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001216:	e7fe      	b.n	8001216 <HardFault_Handler+0x4>

08001218 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800121c:	46c0      	nop			; (mov r8, r8)
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001230:	f000 f8e0 	bl	80013f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001234:	46c0      	nop			; (mov r8, r8)
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001240:	4b03      	ldr	r3, [pc, #12]	; (8001250 <TIM2_IRQHandler+0x14>)
 8001242:	0018      	movs	r0, r3
 8001244:	f003 f862 	bl	800430c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001248:	46c0      	nop			; (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	20000130 	.word	0x20000130

08001254 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800125c:	4a14      	ldr	r2, [pc, #80]	; (80012b0 <_sbrk+0x5c>)
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <_sbrk+0x60>)
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001268:	4b13      	ldr	r3, [pc, #76]	; (80012b8 <_sbrk+0x64>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d102      	bne.n	8001276 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <_sbrk+0x64>)
 8001272:	4a12      	ldr	r2, [pc, #72]	; (80012bc <_sbrk+0x68>)
 8001274:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <_sbrk+0x64>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	18d3      	adds	r3, r2, r3
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	429a      	cmp	r2, r3
 8001282:	d207      	bcs.n	8001294 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001284:	f005 f9a4 	bl	80065d0 <__errno>
 8001288:	0003      	movs	r3, r0
 800128a:	220c      	movs	r2, #12
 800128c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800128e:	2301      	movs	r3, #1
 8001290:	425b      	negs	r3, r3
 8001292:	e009      	b.n	80012a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <_sbrk+0x64>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800129a:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	18d2      	adds	r2, r2, r3
 80012a2:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <_sbrk+0x64>)
 80012a4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	0018      	movs	r0, r3
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b006      	add	sp, #24
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20009000 	.word	0x20009000
 80012b4:	00000400 	.word	0x00000400
 80012b8:	2000025c 	.word	0x2000025c
 80012bc:	200003b0 	.word	0x200003b0

080012c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012c4:	46c0      	nop			; (mov r8, r8)
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012cc:	480d      	ldr	r0, [pc, #52]	; (8001304 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012d0:	f7ff fff6 	bl	80012c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d4:	480c      	ldr	r0, [pc, #48]	; (8001308 <LoopForever+0x6>)
  ldr r1, =_edata
 80012d6:	490d      	ldr	r1, [pc, #52]	; (800130c <LoopForever+0xa>)
  ldr r2, =_sidata
 80012d8:	4a0d      	ldr	r2, [pc, #52]	; (8001310 <LoopForever+0xe>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012dc:	e002      	b.n	80012e4 <LoopCopyDataInit>

080012de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e2:	3304      	adds	r3, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e8:	d3f9      	bcc.n	80012de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012ec:	4c0a      	ldr	r4, [pc, #40]	; (8001318 <LoopForever+0x16>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f0:	e001      	b.n	80012f6 <LoopFillZerobss>

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f4:	3204      	adds	r2, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012fa:	f005 f96f 	bl	80065dc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80012fe:	f7ff f99f 	bl	8000640 <main>

08001302 <LoopForever>:

LoopForever:
  b LoopForever
 8001302:	e7fe      	b.n	8001302 <LoopForever>
  ldr   r0, =_estack
 8001304:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800130c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001310:	080070a8 	.word	0x080070a8
  ldr r2, =_sbss
 8001314:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001318:	200003b0 	.word	0x200003b0

0800131c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC1_COMP_IRQHandler>
	...

08001320 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001326:	1dfb      	adds	r3, r7, #7
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <HAL_Init+0x3c>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <HAL_Init+0x3c>)
 8001332:	2180      	movs	r1, #128	; 0x80
 8001334:	0049      	lsls	r1, r1, #1
 8001336:	430a      	orrs	r2, r1
 8001338:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800133a:	2000      	movs	r0, #0
 800133c:	f000 f810 	bl	8001360 <HAL_InitTick>
 8001340:	1e03      	subs	r3, r0, #0
 8001342:	d003      	beq.n	800134c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001344:	1dfb      	adds	r3, r7, #7
 8001346:	2201      	movs	r2, #1
 8001348:	701a      	strb	r2, [r3, #0]
 800134a:	e001      	b.n	8001350 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800134c:	f7ff fdbc 	bl	8000ec8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001350:	1dfb      	adds	r3, r7, #7
 8001352:	781b      	ldrb	r3, [r3, #0]
}
 8001354:	0018      	movs	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	b002      	add	sp, #8
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40022000 	.word	0x40022000

08001360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001368:	230f      	movs	r3, #15
 800136a:	18fb      	adds	r3, r7, r3
 800136c:	2200      	movs	r2, #0
 800136e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001370:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <HAL_InitTick+0x88>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d02b      	beq.n	80013d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001378:	4b1c      	ldr	r3, [pc, #112]	; (80013ec <HAL_InitTick+0x8c>)
 800137a:	681c      	ldr	r4, [r3, #0]
 800137c:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <HAL_InitTick+0x88>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	0019      	movs	r1, r3
 8001382:	23fa      	movs	r3, #250	; 0xfa
 8001384:	0098      	lsls	r0, r3, #2
 8001386:	f7fe fecf 	bl	8000128 <__udivsi3>
 800138a:	0003      	movs	r3, r0
 800138c:	0019      	movs	r1, r3
 800138e:	0020      	movs	r0, r4
 8001390:	f7fe feca 	bl	8000128 <__udivsi3>
 8001394:	0003      	movs	r3, r0
 8001396:	0018      	movs	r0, r3
 8001398:	f000 ffa7 	bl	80022ea <HAL_SYSTICK_Config>
 800139c:	1e03      	subs	r3, r0, #0
 800139e:	d112      	bne.n	80013c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d80a      	bhi.n	80013bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013a6:	6879      	ldr	r1, [r7, #4]
 80013a8:	2301      	movs	r3, #1
 80013aa:	425b      	negs	r3, r3
 80013ac:	2200      	movs	r2, #0
 80013ae:	0018      	movs	r0, r3
 80013b0:	f000 ff76 	bl	80022a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013b4:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <HAL_InitTick+0x90>)
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	e00d      	b.n	80013d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80013bc:	230f      	movs	r3, #15
 80013be:	18fb      	adds	r3, r7, r3
 80013c0:	2201      	movs	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
 80013c4:	e008      	b.n	80013d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013c6:	230f      	movs	r3, #15
 80013c8:	18fb      	adds	r3, r7, r3
 80013ca:	2201      	movs	r2, #1
 80013cc:	701a      	strb	r2, [r3, #0]
 80013ce:	e003      	b.n	80013d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013d0:	230f      	movs	r3, #15
 80013d2:	18fb      	adds	r3, r7, r3
 80013d4:	2201      	movs	r2, #1
 80013d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80013d8:	230f      	movs	r3, #15
 80013da:	18fb      	adds	r3, r7, r3
 80013dc:	781b      	ldrb	r3, [r3, #0]
}
 80013de:	0018      	movs	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	b005      	add	sp, #20
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	20000008 	.word	0x20000008
 80013ec:	20000000 	.word	0x20000000
 80013f0:	20000004 	.word	0x20000004

080013f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013f8:	4b05      	ldr	r3, [pc, #20]	; (8001410 <HAL_IncTick+0x1c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	001a      	movs	r2, r3
 80013fe:	4b05      	ldr	r3, [pc, #20]	; (8001414 <HAL_IncTick+0x20>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	18d2      	adds	r2, r2, r3
 8001404:	4b03      	ldr	r3, [pc, #12]	; (8001414 <HAL_IncTick+0x20>)
 8001406:	601a      	str	r2, [r3, #0]
}
 8001408:	46c0      	nop			; (mov r8, r8)
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	20000008 	.word	0x20000008
 8001414:	20000260 	.word	0x20000260

08001418 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  return uwTick;
 800141c:	4b02      	ldr	r3, [pc, #8]	; (8001428 <HAL_GetTick+0x10>)
 800141e:	681b      	ldr	r3, [r3, #0]
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	20000260 	.word	0x20000260

0800142c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001434:	f7ff fff0 	bl	8001418 <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	3301      	adds	r3, #1
 8001444:	d005      	beq.n	8001452 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001446:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <HAL_Delay+0x44>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	001a      	movs	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	189b      	adds	r3, r3, r2
 8001450:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	f7ff ffe0 	bl	8001418 <HAL_GetTick>
 8001458:	0002      	movs	r2, r0
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	429a      	cmp	r2, r3
 8001462:	d8f7      	bhi.n	8001454 <HAL_Delay+0x28>
  {
  }
}
 8001464:	46c0      	nop			; (mov r8, r8)
 8001466:	46c0      	nop			; (mov r8, r8)
 8001468:	46bd      	mov	sp, r7
 800146a:	b004      	add	sp, #16
 800146c:	bd80      	pop	{r7, pc}
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	20000008 	.word	0x20000008

08001474 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a06      	ldr	r2, [pc, #24]	; (800149c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001482:	4013      	ands	r3, r2
 8001484:	0019      	movs	r1, r3
 8001486:	4b04      	ldr	r3, [pc, #16]	; (8001498 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	430a      	orrs	r2, r1
 800148c:	601a      	str	r2, [r3, #0]
}
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b002      	add	sp, #8
 8001494:	bd80      	pop	{r7, pc}
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	40010000 	.word	0x40010000
 800149c:	fffff9ff 	.word	0xfffff9ff

080014a0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a05      	ldr	r2, [pc, #20]	; (80014c4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80014b0:	401a      	ands	r2, r3
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	431a      	orrs	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	601a      	str	r2, [r3, #0]
}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	46bd      	mov	sp, r7
 80014be:	b002      	add	sp, #8
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	fe3fffff 	.word	0xfe3fffff

080014c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	23e0      	movs	r3, #224	; 0xe0
 80014d6:	045b      	lsls	r3, r3, #17
 80014d8:	4013      	ands	r3, r2
}
 80014da:	0018      	movs	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	b002      	add	sp, #8
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b084      	sub	sp, #16
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	60f8      	str	r0, [r7, #12]
 80014ea:	60b9      	str	r1, [r7, #8]
 80014ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	2104      	movs	r1, #4
 80014f6:	400a      	ands	r2, r1
 80014f8:	2107      	movs	r1, #7
 80014fa:	4091      	lsls	r1, r2
 80014fc:	000a      	movs	r2, r1
 80014fe:	43d2      	mvns	r2, r2
 8001500:	401a      	ands	r2, r3
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	2104      	movs	r1, #4
 8001506:	400b      	ands	r3, r1
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	4099      	lsls	r1, r3
 800150c:	000b      	movs	r3, r1
 800150e:	431a      	orrs	r2, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001514:	46c0      	nop			; (mov r8, r8)
 8001516:	46bd      	mov	sp, r7
 8001518:	b004      	add	sp, #16
 800151a:	bd80      	pop	{r7, pc}

0800151c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	2104      	movs	r1, #4
 800152e:	400a      	ands	r2, r1
 8001530:	2107      	movs	r1, #7
 8001532:	4091      	lsls	r1, r2
 8001534:	000a      	movs	r2, r1
 8001536:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	2104      	movs	r1, #4
 800153c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800153e:	40da      	lsrs	r2, r3
 8001540:	0013      	movs	r3, r2
}
 8001542:	0018      	movs	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	b002      	add	sp, #8
 8001548:	bd80      	pop	{r7, pc}

0800154a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800154a:	b580      	push	{r7, lr}
 800154c:	b082      	sub	sp, #8
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	68da      	ldr	r2, [r3, #12]
 8001556:	23c0      	movs	r3, #192	; 0xc0
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	4013      	ands	r3, r2
 800155c:	d101      	bne.n	8001562 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800155e:	2301      	movs	r3, #1
 8001560:	e000      	b.n	8001564 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001562:	2300      	movs	r3, #0
}
 8001564:	0018      	movs	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	b002      	add	sp, #8
 800156a:	bd80      	pop	{r7, pc}

0800156c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800157c:	68ba      	ldr	r2, [r7, #8]
 800157e:	211f      	movs	r1, #31
 8001580:	400a      	ands	r2, r1
 8001582:	210f      	movs	r1, #15
 8001584:	4091      	lsls	r1, r2
 8001586:	000a      	movs	r2, r1
 8001588:	43d2      	mvns	r2, r2
 800158a:	401a      	ands	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	0e9b      	lsrs	r3, r3, #26
 8001590:	210f      	movs	r1, #15
 8001592:	4019      	ands	r1, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	201f      	movs	r0, #31
 8001598:	4003      	ands	r3, r0
 800159a:	4099      	lsls	r1, r3
 800159c:	000b      	movs	r3, r1
 800159e:	431a      	orrs	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015a4:	46c0      	nop			; (mov r8, r8)
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b004      	add	sp, #16
 80015aa:	bd80      	pop	{r7, pc}

080015ac <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	035b      	lsls	r3, r3, #13
 80015be:	0b5b      	lsrs	r3, r3, #13
 80015c0:	431a      	orrs	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b002      	add	sp, #8
 80015cc:	bd80      	pop	{r7, pc}

080015ce <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	0352      	lsls	r2, r2, #13
 80015e0:	0b52      	lsrs	r2, r2, #13
 80015e2:	43d2      	mvns	r2, r2
 80015e4:	401a      	ands	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015ea:	46c0      	nop			; (mov r8, r8)
 80015ec:	46bd      	mov	sp, r7
 80015ee:	b002      	add	sp, #8
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	695b      	ldr	r3, [r3, #20]
 8001604:	68ba      	ldr	r2, [r7, #8]
 8001606:	0212      	lsls	r2, r2, #8
 8001608:	43d2      	mvns	r2, r2
 800160a:	401a      	ands	r2, r3
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	021b      	lsls	r3, r3, #8
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	400b      	ands	r3, r1
 8001614:	4904      	ldr	r1, [pc, #16]	; (8001628 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001616:	400b      	ands	r3, r1
 8001618:	431a      	orrs	r2, r3
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800161e:	46c0      	nop			; (mov r8, r8)
 8001620:	46bd      	mov	sp, r7
 8001622:	b004      	add	sp, #16
 8001624:	bd80      	pop	{r7, pc}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	07ffff00 	.word	0x07ffff00

0800162c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	4a05      	ldr	r2, [pc, #20]	; (8001650 <LL_ADC_EnableInternalRegulator+0x24>)
 800163a:	4013      	ands	r3, r2
 800163c:	2280      	movs	r2, #128	; 0x80
 800163e:	0552      	lsls	r2, r2, #21
 8001640:	431a      	orrs	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	46bd      	mov	sp, r7
 800164a:	b002      	add	sp, #8
 800164c:	bd80      	pop	{r7, pc}
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	6fffffe8 	.word	0x6fffffe8

08001654 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689a      	ldr	r2, [r3, #8]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	055b      	lsls	r3, r3, #21
 8001664:	401a      	ands	r2, r3
 8001666:	2380      	movs	r3, #128	; 0x80
 8001668:	055b      	lsls	r3, r3, #21
 800166a:	429a      	cmp	r2, r3
 800166c:	d101      	bne.n	8001672 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800166e:	2301      	movs	r3, #1
 8001670:	e000      	b.n	8001674 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001672:	2300      	movs	r3, #0
}
 8001674:	0018      	movs	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	b002      	add	sp, #8
 800167a:	bd80      	pop	{r7, pc}

0800167c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	4a04      	ldr	r2, [pc, #16]	; (800169c <LL_ADC_Enable+0x20>)
 800168a:	4013      	ands	r3, r2
 800168c:	2201      	movs	r2, #1
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001694:	46c0      	nop			; (mov r8, r8)
 8001696:	46bd      	mov	sp, r7
 8001698:	b002      	add	sp, #8
 800169a:	bd80      	pop	{r7, pc}
 800169c:	7fffffe8 	.word	0x7fffffe8

080016a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4013      	ands	r3, r2
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d101      	bne.n	80016b8 <LL_ADC_IsEnabled+0x18>
 80016b4:	2301      	movs	r3, #1
 80016b6:	e000      	b.n	80016ba <LL_ADC_IsEnabled+0x1a>
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b002      	add	sp, #8
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	4a04      	ldr	r2, [pc, #16]	; (80016e4 <LL_ADC_REG_StartConversion+0x20>)
 80016d2:	4013      	ands	r3, r2
 80016d4:	2204      	movs	r2, #4
 80016d6:	431a      	orrs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80016dc:	46c0      	nop			; (mov r8, r8)
 80016de:	46bd      	mov	sp, r7
 80016e0:	b002      	add	sp, #8
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	7fffffe8 	.word	0x7fffffe8

080016e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	2204      	movs	r2, #4
 80016f6:	4013      	ands	r3, r2
 80016f8:	2b04      	cmp	r3, #4
 80016fa:	d101      	bne.n	8001700 <LL_ADC_REG_IsConversionOngoing+0x18>
 80016fc:	2301      	movs	r3, #1
 80016fe:	e000      	b.n	8001702 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001700:	2300      	movs	r3, #0
}
 8001702:	0018      	movs	r0, r3
 8001704:	46bd      	mov	sp, r7
 8001706:	b002      	add	sp, #8
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b088      	sub	sp, #32
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001714:	231f      	movs	r3, #31
 8001716:	18fb      	adds	r3, r7, r3
 8001718:	2200      	movs	r2, #0
 800171a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800171c:	2300      	movs	r3, #0
 800171e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e17f      	b.n	8001a32 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10a      	bne.n	8001750 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	0018      	movs	r0, r3
 800173e:	f7ff fbeb 	bl	8000f18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2254      	movs	r2, #84	; 0x54
 800174c:	2100      	movs	r1, #0
 800174e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	0018      	movs	r0, r3
 8001756:	f7ff ff7d 	bl	8001654 <LL_ADC_IsInternalRegulatorEnabled>
 800175a:	1e03      	subs	r3, r0, #0
 800175c:	d115      	bne.n	800178a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	0018      	movs	r0, r3
 8001764:	f7ff ff62 	bl	800162c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001768:	4bb4      	ldr	r3, [pc, #720]	; (8001a3c <HAL_ADC_Init+0x330>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	49b4      	ldr	r1, [pc, #720]	; (8001a40 <HAL_ADC_Init+0x334>)
 800176e:	0018      	movs	r0, r3
 8001770:	f7fe fcda 	bl	8000128 <__udivsi3>
 8001774:	0003      	movs	r3, r0
 8001776:	3301      	adds	r3, #1
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800177c:	e002      	b.n	8001784 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	3b01      	subs	r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f9      	bne.n	800177e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	0018      	movs	r0, r3
 8001790:	f7ff ff60 	bl	8001654 <LL_ADC_IsInternalRegulatorEnabled>
 8001794:	1e03      	subs	r3, r0, #0
 8001796:	d10f      	bne.n	80017b8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179c:	2210      	movs	r2, #16
 800179e:	431a      	orrs	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017a8:	2201      	movs	r2, #1
 80017aa:	431a      	orrs	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80017b0:	231f      	movs	r3, #31
 80017b2:	18fb      	adds	r3, r7, r3
 80017b4:	2201      	movs	r2, #1
 80017b6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	0018      	movs	r0, r3
 80017be:	f7ff ff93 	bl	80016e8 <LL_ADC_REG_IsConversionOngoing>
 80017c2:	0003      	movs	r3, r0
 80017c4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ca:	2210      	movs	r2, #16
 80017cc:	4013      	ands	r3, r2
 80017ce:	d000      	beq.n	80017d2 <HAL_ADC_Init+0xc6>
 80017d0:	e122      	b.n	8001a18 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d000      	beq.n	80017da <HAL_ADC_Init+0xce>
 80017d8:	e11e      	b.n	8001a18 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017de:	4a99      	ldr	r2, [pc, #612]	; (8001a44 <HAL_ADC_Init+0x338>)
 80017e0:	4013      	ands	r3, r2
 80017e2:	2202      	movs	r2, #2
 80017e4:	431a      	orrs	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	0018      	movs	r0, r3
 80017f0:	f7ff ff56 	bl	80016a0 <LL_ADC_IsEnabled>
 80017f4:	1e03      	subs	r3, r0, #0
 80017f6:	d000      	beq.n	80017fa <HAL_ADC_Init+0xee>
 80017f8:	e0ad      	b.n	8001956 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	7e1b      	ldrb	r3, [r3, #24]
 8001802:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001804:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	7e5b      	ldrb	r3, [r3, #25]
 800180a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800180c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	7e9b      	ldrb	r3, [r3, #26]
 8001812:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001814:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	2b00      	cmp	r3, #0
 800181c:	d002      	beq.n	8001824 <HAL_ADC_Init+0x118>
 800181e:	2380      	movs	r3, #128	; 0x80
 8001820:	015b      	lsls	r3, r3, #5
 8001822:	e000      	b.n	8001826 <HAL_ADC_Init+0x11a>
 8001824:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001826:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800182c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	691b      	ldr	r3, [r3, #16]
 8001832:	2b00      	cmp	r3, #0
 8001834:	da04      	bge.n	8001840 <HAL_ADC_Init+0x134>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	085b      	lsrs	r3, r3, #1
 800183e:	e001      	b.n	8001844 <HAL_ADC_Init+0x138>
 8001840:	2380      	movs	r3, #128	; 0x80
 8001842:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001844:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	212c      	movs	r1, #44	; 0x2c
 800184a:	5c5b      	ldrb	r3, [r3, r1]
 800184c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800184e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4313      	orrs	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2220      	movs	r2, #32
 800185a:	5c9b      	ldrb	r3, [r3, r2]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d115      	bne.n	800188c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	7e9b      	ldrb	r3, [r3, #26]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d105      	bne.n	8001874 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	2280      	movs	r2, #128	; 0x80
 800186c:	0252      	lsls	r2, r2, #9
 800186e:	4313      	orrs	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
 8001872:	e00b      	b.n	800188c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001878:	2220      	movs	r2, #32
 800187a:	431a      	orrs	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001884:	2201      	movs	r2, #1
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001890:	2b00      	cmp	r3, #0
 8001892:	d00a      	beq.n	80018aa <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001898:	23e0      	movs	r3, #224	; 0xe0
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018a2:	4313      	orrs	r3, r2
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	4a65      	ldr	r2, [pc, #404]	; (8001a48 <HAL_ADC_Init+0x33c>)
 80018b2:	4013      	ands	r3, r2
 80018b4:	0019      	movs	r1, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	430a      	orrs	r2, r1
 80018be:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	0f9b      	lsrs	r3, r3, #30
 80018c6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80018cc:	4313      	orrs	r3, r2
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	223c      	movs	r2, #60	; 0x3c
 80018d8:	5c9b      	ldrb	r3, [r3, r2]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d111      	bne.n	8001902 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	0f9b      	lsrs	r3, r3, #30
 80018e4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80018ea:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 80018f0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80018f6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	2201      	movs	r2, #1
 80018fe:	4313      	orrs	r3, r2
 8001900:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	691b      	ldr	r3, [r3, #16]
 8001908:	4a50      	ldr	r2, [pc, #320]	; (8001a4c <HAL_ADC_Init+0x340>)
 800190a:	4013      	ands	r3, r2
 800190c:	0019      	movs	r1, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	430a      	orrs	r2, r1
 8001916:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	23c0      	movs	r3, #192	; 0xc0
 800191e:	061b      	lsls	r3, r3, #24
 8001920:	429a      	cmp	r2, r3
 8001922:	d018      	beq.n	8001956 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001928:	2380      	movs	r3, #128	; 0x80
 800192a:	05db      	lsls	r3, r3, #23
 800192c:	429a      	cmp	r2, r3
 800192e:	d012      	beq.n	8001956 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	061b      	lsls	r3, r3, #24
 8001938:	429a      	cmp	r2, r3
 800193a:	d00c      	beq.n	8001956 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800193c:	4b44      	ldr	r3, [pc, #272]	; (8001a50 <HAL_ADC_Init+0x344>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a44      	ldr	r2, [pc, #272]	; (8001a54 <HAL_ADC_Init+0x348>)
 8001942:	4013      	ands	r3, r2
 8001944:	0019      	movs	r1, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	23f0      	movs	r3, #240	; 0xf0
 800194c:	039b      	lsls	r3, r3, #14
 800194e:	401a      	ands	r2, r3
 8001950:	4b3f      	ldr	r3, [pc, #252]	; (8001a50 <HAL_ADC_Init+0x344>)
 8001952:	430a      	orrs	r2, r1
 8001954:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6818      	ldr	r0, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800195e:	001a      	movs	r2, r3
 8001960:	2100      	movs	r1, #0
 8001962:	f7ff fdbe 	bl	80014e2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6818      	ldr	r0, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800196e:	493a      	ldr	r1, [pc, #232]	; (8001a58 <HAL_ADC_Init+0x34c>)
 8001970:	001a      	movs	r2, r3
 8001972:	f7ff fdb6 	bl	80014e2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d109      	bne.n	8001992 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2110      	movs	r1, #16
 800198a:	4249      	negs	r1, r1
 800198c:	430a      	orrs	r2, r1
 800198e:	629a      	str	r2, [r3, #40]	; 0x28
 8001990:	e018      	b.n	80019c4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	691a      	ldr	r2, [r3, #16]
 8001996:	2380      	movs	r3, #128	; 0x80
 8001998:	039b      	lsls	r3, r3, #14
 800199a:	429a      	cmp	r2, r3
 800199c:	d112      	bne.n	80019c4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	221c      	movs	r2, #28
 80019ae:	4013      	ands	r3, r2
 80019b0:	2210      	movs	r2, #16
 80019b2:	4252      	negs	r2, r2
 80019b4:	409a      	lsls	r2, r3
 80019b6:	0011      	movs	r1, r2
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2100      	movs	r1, #0
 80019ca:	0018      	movs	r0, r3
 80019cc:	f7ff fda6 	bl	800151c <LL_ADC_GetSamplingTimeCommonChannels>
 80019d0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d10b      	bne.n	80019f2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e4:	2203      	movs	r2, #3
 80019e6:	4393      	bics	r3, r2
 80019e8:	2201      	movs	r2, #1
 80019ea:	431a      	orrs	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80019f0:	e01c      	b.n	8001a2c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f6:	2212      	movs	r2, #18
 80019f8:	4393      	bics	r3, r2
 80019fa:	2210      	movs	r2, #16
 80019fc:	431a      	orrs	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a06:	2201      	movs	r2, #1
 8001a08:	431a      	orrs	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001a0e:	231f      	movs	r3, #31
 8001a10:	18fb      	adds	r3, r7, r3
 8001a12:	2201      	movs	r2, #1
 8001a14:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a16:	e009      	b.n	8001a2c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1c:	2210      	movs	r2, #16
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001a24:	231f      	movs	r3, #31
 8001a26:	18fb      	adds	r3, r7, r3
 8001a28:	2201      	movs	r2, #1
 8001a2a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001a2c:	231f      	movs	r3, #31
 8001a2e:	18fb      	adds	r3, r7, r3
 8001a30:	781b      	ldrb	r3, [r3, #0]
}
 8001a32:	0018      	movs	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b008      	add	sp, #32
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	00030d40 	.word	0x00030d40
 8001a44:	fffffefd 	.word	0xfffffefd
 8001a48:	ffde0201 	.word	0xffde0201
 8001a4c:	1ffffc02 	.word	0x1ffffc02
 8001a50:	40012708 	.word	0x40012708
 8001a54:	ffc3ffff 	.word	0xffc3ffff
 8001a58:	07ffff04 	.word	0x07ffff04

08001a5c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	2b08      	cmp	r3, #8
 8001a6c:	d102      	bne.n	8001a74 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	e00f      	b.n	8001a94 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d007      	beq.n	8001a90 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a84:	2220      	movs	r2, #32
 8001a86:	431a      	orrs	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e072      	b.n	8001b76 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001a90:	2304      	movs	r3, #4
 8001a92:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a94:	f7ff fcc0 	bl	8001418 <HAL_GetTick>
 8001a98:	0003      	movs	r3, r0
 8001a9a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001a9c:	e01f      	b.n	8001ade <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	d01c      	beq.n	8001ade <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001aa4:	f7ff fcb8 	bl	8001418 <HAL_GetTick>
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d302      	bcc.n	8001aba <HAL_ADC_PollForConversion+0x5e>
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d111      	bne.n	8001ade <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	d10b      	bne.n	8001ade <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aca:	2204      	movs	r2, #4
 8001acc:	431a      	orrs	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2254      	movs	r2, #84	; 0x54
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e04b      	b.n	8001b76 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d0d9      	beq.n	8001a9e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aee:	2280      	movs	r2, #128	; 0x80
 8001af0:	0092      	lsls	r2, r2, #2
 8001af2:	431a      	orrs	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff fd24 	bl	800154a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001b02:	1e03      	subs	r3, r0, #0
 8001b04:	d02e      	beq.n	8001b64 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	7e9b      	ldrb	r3, [r3, #26]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d12a      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2208      	movs	r2, #8
 8001b16:	4013      	ands	r3, r2
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d123      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	0018      	movs	r0, r3
 8001b22:	f7ff fde1 	bl	80016e8 <LL_ADC_REG_IsConversionOngoing>
 8001b26:	1e03      	subs	r3, r0, #0
 8001b28:	d110      	bne.n	8001b4c <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	685a      	ldr	r2, [r3, #4]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	210c      	movs	r1, #12
 8001b36:	438a      	bics	r2, r1
 8001b38:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b3e:	4a10      	ldr	r2, [pc, #64]	; (8001b80 <HAL_ADC_PollForConversion+0x124>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	2201      	movs	r2, #1
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	659a      	str	r2, [r3, #88]	; 0x58
 8001b4a:	e00b      	b.n	8001b64 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b50:	2220      	movs	r2, #32
 8001b52:	431a      	orrs	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	7e1b      	ldrb	r3, [r3, #24]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d103      	bne.n	8001b74 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	220c      	movs	r2, #12
 8001b72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	0018      	movs	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	b004      	add	sp, #16
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	fffffefe 	.word	0xfffffefe

08001b84 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001b84:	b5b0      	push	{r4, r5, r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	0018      	movs	r0, r3
 8001b92:	f7ff fda9 	bl	80016e8 <LL_ADC_REG_IsConversionOngoing>
 8001b96:	1e03      	subs	r3, r0, #0
 8001b98:	d15f      	bne.n	8001c5a <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2254      	movs	r2, #84	; 0x54
 8001b9e:	5c9b      	ldrb	r3, [r3, r2]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d101      	bne.n	8001ba8 <HAL_ADC_Start_IT+0x24>
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	e05f      	b.n	8001c68 <HAL_ADC_Start_IT+0xe4>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2254      	movs	r2, #84	; 0x54
 8001bac:	2101      	movs	r1, #1
 8001bae:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001bb0:	250f      	movs	r5, #15
 8001bb2:	197c      	adds	r4, r7, r5
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	f000 fa40 	bl	800203c <ADC_Enable>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001bc0:	197b      	adds	r3, r7, r5
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d143      	bne.n	8001c50 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bcc:	4a28      	ldr	r2, [pc, #160]	; (8001c70 <HAL_ADC_Start_IT+0xec>)
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2280      	movs	r2, #128	; 0x80
 8001bd2:	0052      	lsls	r2, r2, #1
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	221c      	movs	r2, #28
 8001be6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2254      	movs	r2, #84	; 0x54
 8001bec:	2100      	movs	r1, #0
 8001bee:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	211c      	movs	r1, #28
 8001bfc:	438a      	bics	r2, r1
 8001bfe:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d108      	bne.n	8001c1a <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2108      	movs	r1, #8
 8001c14:	430a      	orrs	r2, r1
 8001c16:	605a      	str	r2, [r3, #4]
          break;
 8001c18:	e008      	b.n	8001c2c <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	685a      	ldr	r2, [r3, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2104      	movs	r1, #4
 8001c26:	430a      	orrs	r2, r1
 8001c28:	605a      	str	r2, [r3, #4]
          break;
 8001c2a:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d107      	bne.n	8001c44 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2110      	movs	r1, #16
 8001c40:	430a      	orrs	r2, r1
 8001c42:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	0018      	movs	r0, r3
 8001c4a:	f7ff fd3b 	bl	80016c4 <LL_ADC_REG_StartConversion>
 8001c4e:	e008      	b.n	8001c62 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2254      	movs	r2, #84	; 0x54
 8001c54:	2100      	movs	r1, #0
 8001c56:	5499      	strb	r1, [r3, r2]
 8001c58:	e003      	b.n	8001c62 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c5a:	230f      	movs	r3, #15
 8001c5c:	18fb      	adds	r3, r7, r3
 8001c5e:	2202      	movs	r2, #2
 8001c60:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001c62:	230f      	movs	r3, #15
 8001c64:	18fb      	adds	r3, r7, r3
 8001c66:	781b      	ldrb	r3, [r3, #0]
}
 8001c68:	0018      	movs	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	b004      	add	sp, #16
 8001c6e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c70:	fffff0fe 	.word	0xfffff0fe

08001c74 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001c82:	0018      	movs	r0, r3
 8001c84:	46bd      	mov	sp, r7
 8001c86:	b002      	add	sp, #8
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c96:	2317      	movs	r3, #23
 8001c98:	18fb      	adds	r3, r7, r3
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2254      	movs	r2, #84	; 0x54
 8001ca6:	5c9b      	ldrb	r3, [r3, r2]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d101      	bne.n	8001cb0 <HAL_ADC_ConfigChannel+0x24>
 8001cac:	2302      	movs	r3, #2
 8001cae:	e1c0      	b.n	8002032 <HAL_ADC_ConfigChannel+0x3a6>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2254      	movs	r2, #84	; 0x54
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f7ff fd13 	bl	80016e8 <LL_ADC_REG_IsConversionOngoing>
 8001cc2:	1e03      	subs	r3, r0, #0
 8001cc4:	d000      	beq.n	8001cc8 <HAL_ADC_ConfigChannel+0x3c>
 8001cc6:	e1a3      	b.n	8002010 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d100      	bne.n	8001cd2 <HAL_ADC_ConfigChannel+0x46>
 8001cd0:	e143      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	691a      	ldr	r2, [r3, #16]
 8001cd6:	2380      	movs	r3, #128	; 0x80
 8001cd8:	061b      	lsls	r3, r3, #24
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d004      	beq.n	8001ce8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ce2:	4ac1      	ldr	r2, [pc, #772]	; (8001fe8 <HAL_ADC_ConfigChannel+0x35c>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d108      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	0010      	movs	r0, r2
 8001cf4:	f7ff fc5a 	bl	80015ac <LL_ADC_REG_SetSequencerChAdd>
 8001cf8:	e0c9      	b.n	8001e8e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	211f      	movs	r1, #31
 8001d04:	400b      	ands	r3, r1
 8001d06:	210f      	movs	r1, #15
 8001d08:	4099      	lsls	r1, r3
 8001d0a:	000b      	movs	r3, r1
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	4013      	ands	r3, r2
 8001d10:	0019      	movs	r1, r3
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	035b      	lsls	r3, r3, #13
 8001d18:	0b5b      	lsrs	r3, r3, #13
 8001d1a:	d105      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x9c>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	0e9b      	lsrs	r3, r3, #26
 8001d22:	221f      	movs	r2, #31
 8001d24:	4013      	ands	r3, r2
 8001d26:	e098      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d000      	beq.n	8001d34 <HAL_ADC_ConfigChannel+0xa8>
 8001d32:	e091      	b.n	8001e58 <HAL_ADC_ConfigChannel+0x1cc>
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2202      	movs	r2, #2
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	d000      	beq.n	8001d40 <HAL_ADC_ConfigChannel+0xb4>
 8001d3e:	e089      	b.n	8001e54 <HAL_ADC_ConfigChannel+0x1c8>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2204      	movs	r2, #4
 8001d46:	4013      	ands	r3, r2
 8001d48:	d000      	beq.n	8001d4c <HAL_ADC_ConfigChannel+0xc0>
 8001d4a:	e081      	b.n	8001e50 <HAL_ADC_ConfigChannel+0x1c4>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2208      	movs	r2, #8
 8001d52:	4013      	ands	r3, r2
 8001d54:	d000      	beq.n	8001d58 <HAL_ADC_ConfigChannel+0xcc>
 8001d56:	e079      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x1c0>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d000      	beq.n	8001d64 <HAL_ADC_ConfigChannel+0xd8>
 8001d62:	e071      	b.n	8001e48 <HAL_ADC_ConfigChannel+0x1bc>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2220      	movs	r2, #32
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d000      	beq.n	8001d70 <HAL_ADC_ConfigChannel+0xe4>
 8001d6e:	e069      	b.n	8001e44 <HAL_ADC_ConfigChannel+0x1b8>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2240      	movs	r2, #64	; 0x40
 8001d76:	4013      	ands	r3, r2
 8001d78:	d000      	beq.n	8001d7c <HAL_ADC_ConfigChannel+0xf0>
 8001d7a:	e061      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x1b4>
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2280      	movs	r2, #128	; 0x80
 8001d82:	4013      	ands	r3, r2
 8001d84:	d000      	beq.n	8001d88 <HAL_ADC_ConfigChannel+0xfc>
 8001d86:	e059      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x1b0>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	2380      	movs	r3, #128	; 0x80
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4013      	ands	r3, r2
 8001d92:	d151      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x1ac>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	2380      	movs	r3, #128	; 0x80
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d149      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x1a8>
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	2380      	movs	r3, #128	; 0x80
 8001da6:	00db      	lsls	r3, r3, #3
 8001da8:	4013      	ands	r3, r2
 8001daa:	d141      	bne.n	8001e30 <HAL_ADC_ConfigChannel+0x1a4>
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2380      	movs	r3, #128	; 0x80
 8001db2:	011b      	lsls	r3, r3, #4
 8001db4:	4013      	ands	r3, r2
 8001db6:	d139      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x1a0>
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	2380      	movs	r3, #128	; 0x80
 8001dbe:	015b      	lsls	r3, r3, #5
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d131      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x19c>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	019b      	lsls	r3, r3, #6
 8001dcc:	4013      	ands	r3, r2
 8001dce:	d129      	bne.n	8001e24 <HAL_ADC_ConfigChannel+0x198>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	01db      	lsls	r3, r3, #7
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d121      	bne.n	8001e20 <HAL_ADC_ConfigChannel+0x194>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	4013      	ands	r3, r2
 8001de6:	d119      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x190>
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	025b      	lsls	r3, r3, #9
 8001df0:	4013      	ands	r3, r2
 8001df2:	d111      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x18c>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	2380      	movs	r3, #128	; 0x80
 8001dfa:	029b      	lsls	r3, r3, #10
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d109      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x188>
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	02db      	lsls	r3, r3, #11
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d001      	beq.n	8001e10 <HAL_ADC_ConfigChannel+0x184>
 8001e0c:	2312      	movs	r3, #18
 8001e0e:	e024      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e10:	2300      	movs	r3, #0
 8001e12:	e022      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e14:	2311      	movs	r3, #17
 8001e16:	e020      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e18:	2310      	movs	r3, #16
 8001e1a:	e01e      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e1c:	230f      	movs	r3, #15
 8001e1e:	e01c      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e20:	230e      	movs	r3, #14
 8001e22:	e01a      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e24:	230d      	movs	r3, #13
 8001e26:	e018      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e28:	230c      	movs	r3, #12
 8001e2a:	e016      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e2c:	230b      	movs	r3, #11
 8001e2e:	e014      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e30:	230a      	movs	r3, #10
 8001e32:	e012      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e34:	2309      	movs	r3, #9
 8001e36:	e010      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e38:	2308      	movs	r3, #8
 8001e3a:	e00e      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e3c:	2307      	movs	r3, #7
 8001e3e:	e00c      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e40:	2306      	movs	r3, #6
 8001e42:	e00a      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e44:	2305      	movs	r3, #5
 8001e46:	e008      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e48:	2304      	movs	r3, #4
 8001e4a:	e006      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e004      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e002      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	6852      	ldr	r2, [r2, #4]
 8001e5e:	201f      	movs	r0, #31
 8001e60:	4002      	ands	r2, r0
 8001e62:	4093      	lsls	r3, r2
 8001e64:	000a      	movs	r2, r1
 8001e66:	431a      	orrs	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	1c5a      	adds	r2, r3, #1
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69db      	ldr	r3, [r3, #28]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d808      	bhi.n	8001e8e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6818      	ldr	r0, [r3, #0]
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	6859      	ldr	r1, [r3, #4]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	001a      	movs	r2, r3
 8001e8a:	f7ff fb6f 	bl	800156c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	6819      	ldr	r1, [r3, #0]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	001a      	movs	r2, r3
 8001e9c:	f7ff fbaa 	bl	80015f4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	db00      	blt.n	8001eaa <HAL_ADC_ConfigChannel+0x21e>
 8001ea8:	e0bc      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001eaa:	4b50      	ldr	r3, [pc, #320]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001eac:	0018      	movs	r0, r3
 8001eae:	f7ff fb0b 	bl	80014c8 <LL_ADC_GetCommonPathInternalCh>
 8001eb2:	0003      	movs	r3, r0
 8001eb4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a4d      	ldr	r2, [pc, #308]	; (8001ff0 <HAL_ADC_ConfigChannel+0x364>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d122      	bne.n	8001f06 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	2380      	movs	r3, #128	; 0x80
 8001ec4:	041b      	lsls	r3, r3, #16
 8001ec6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ec8:	d11d      	bne.n	8001f06 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	2280      	movs	r2, #128	; 0x80
 8001ece:	0412      	lsls	r2, r2, #16
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	4a46      	ldr	r2, [pc, #280]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	0010      	movs	r0, r2
 8001ed8:	f7ff fae2 	bl	80014a0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001edc:	4b45      	ldr	r3, [pc, #276]	; (8001ff4 <HAL_ADC_ConfigChannel+0x368>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4945      	ldr	r1, [pc, #276]	; (8001ff8 <HAL_ADC_ConfigChannel+0x36c>)
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f7fe f920 	bl	8000128 <__udivsi3>
 8001ee8:	0003      	movs	r3, r0
 8001eea:	1c5a      	adds	r2, r3, #1
 8001eec:	0013      	movs	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	189b      	adds	r3, r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ef6:	e002      	b.n	8001efe <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f9      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f04:	e08e      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a3c      	ldr	r2, [pc, #240]	; (8001ffc <HAL_ADC_ConfigChannel+0x370>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d10e      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	2380      	movs	r3, #128	; 0x80
 8001f14:	045b      	lsls	r3, r3, #17
 8001f16:	4013      	ands	r3, r2
 8001f18:	d109      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	2280      	movs	r2, #128	; 0x80
 8001f1e:	0452      	lsls	r2, r2, #17
 8001f20:	4313      	orrs	r3, r2
 8001f22:	4a32      	ldr	r2, [pc, #200]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001f24:	0019      	movs	r1, r3
 8001f26:	0010      	movs	r0, r2
 8001f28:	f7ff faba 	bl	80014a0 <LL_ADC_SetCommonPathInternalCh>
 8001f2c:	e07a      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a33      	ldr	r2, [pc, #204]	; (8002000 <HAL_ADC_ConfigChannel+0x374>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d000      	beq.n	8001f3a <HAL_ADC_ConfigChannel+0x2ae>
 8001f38:	e074      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	03db      	lsls	r3, r3, #15
 8001f40:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001f42:	d000      	beq.n	8001f46 <HAL_ADC_ConfigChannel+0x2ba>
 8001f44:	e06e      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	2280      	movs	r2, #128	; 0x80
 8001f4a:	03d2      	lsls	r2, r2, #15
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	4a27      	ldr	r2, [pc, #156]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001f50:	0019      	movs	r1, r3
 8001f52:	0010      	movs	r0, r2
 8001f54:	f7ff faa4 	bl	80014a0 <LL_ADC_SetCommonPathInternalCh>
 8001f58:	e064      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	691a      	ldr	r2, [r3, #16]
 8001f5e:	2380      	movs	r3, #128	; 0x80
 8001f60:	061b      	lsls	r3, r3, #24
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d004      	beq.n	8001f70 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f6a:	4a1f      	ldr	r2, [pc, #124]	; (8001fe8 <HAL_ADC_ConfigChannel+0x35c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d107      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	0019      	movs	r1, r3
 8001f7a:	0010      	movs	r0, r2
 8001f7c:	f7ff fb27 	bl	80015ce <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	da4d      	bge.n	8002024 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f88:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f7ff fa9c 	bl	80014c8 <LL_ADC_GetCommonPathInternalCh>
 8001f90:	0003      	movs	r3, r0
 8001f92:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a15      	ldr	r2, [pc, #84]	; (8001ff0 <HAL_ADC_ConfigChannel+0x364>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d108      	bne.n	8001fb0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4a18      	ldr	r2, [pc, #96]	; (8002004 <HAL_ADC_ConfigChannel+0x378>)
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	4a11      	ldr	r2, [pc, #68]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001fa6:	0019      	movs	r1, r3
 8001fa8:	0010      	movs	r0, r2
 8001faa:	f7ff fa79 	bl	80014a0 <LL_ADC_SetCommonPathInternalCh>
 8001fae:	e039      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a11      	ldr	r2, [pc, #68]	; (8001ffc <HAL_ADC_ConfigChannel+0x370>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d108      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4a12      	ldr	r2, [pc, #72]	; (8002008 <HAL_ADC_ConfigChannel+0x37c>)
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001fc2:	0019      	movs	r1, r3
 8001fc4:	0010      	movs	r0, r2
 8001fc6:	f7ff fa6b 	bl	80014a0 <LL_ADC_SetCommonPathInternalCh>
 8001fca:	e02b      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <HAL_ADC_ConfigChannel+0x374>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d126      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	4a0c      	ldr	r2, [pc, #48]	; (800200c <HAL_ADC_ConfigChannel+0x380>)
 8001fda:	4013      	ands	r3, r2
 8001fdc:	4a03      	ldr	r2, [pc, #12]	; (8001fec <HAL_ADC_ConfigChannel+0x360>)
 8001fde:	0019      	movs	r1, r3
 8001fe0:	0010      	movs	r0, r2
 8001fe2:	f7ff fa5d 	bl	80014a0 <LL_ADC_SetCommonPathInternalCh>
 8001fe6:	e01d      	b.n	8002024 <HAL_ADC_ConfigChannel+0x398>
 8001fe8:	80000004 	.word	0x80000004
 8001fec:	40012708 	.word	0x40012708
 8001ff0:	b0001000 	.word	0xb0001000
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	00030d40 	.word	0x00030d40
 8001ffc:	b8004000 	.word	0xb8004000
 8002000:	b4002000 	.word	0xb4002000
 8002004:	ff7fffff 	.word	0xff7fffff
 8002008:	feffffff 	.word	0xfeffffff
 800200c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002014:	2220      	movs	r2, #32
 8002016:	431a      	orrs	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800201c:	2317      	movs	r3, #23
 800201e:	18fb      	adds	r3, r7, r3
 8002020:	2201      	movs	r2, #1
 8002022:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2254      	movs	r2, #84	; 0x54
 8002028:	2100      	movs	r1, #0
 800202a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800202c:	2317      	movs	r3, #23
 800202e:	18fb      	adds	r3, r7, r3
 8002030:	781b      	ldrb	r3, [r3, #0]
}
 8002032:	0018      	movs	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	b006      	add	sp, #24
 8002038:	bd80      	pop	{r7, pc}
 800203a:	46c0      	nop			; (mov r8, r8)

0800203c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002044:	2300      	movs	r3, #0
 8002046:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	0018      	movs	r0, r3
 800204e:	f7ff fb27 	bl	80016a0 <LL_ADC_IsEnabled>
 8002052:	1e03      	subs	r3, r0, #0
 8002054:	d000      	beq.n	8002058 <ADC_Enable+0x1c>
 8002056:	e069      	b.n	800212c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	4a36      	ldr	r2, [pc, #216]	; (8002138 <ADC_Enable+0xfc>)
 8002060:	4013      	ands	r3, r2
 8002062:	d00d      	beq.n	8002080 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002068:	2210      	movs	r2, #16
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002074:	2201      	movs	r2, #1
 8002076:	431a      	orrs	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e056      	b.n	800212e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	0018      	movs	r0, r3
 8002086:	f7ff faf9 	bl	800167c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800208a:	4b2c      	ldr	r3, [pc, #176]	; (800213c <ADC_Enable+0x100>)
 800208c:	0018      	movs	r0, r3
 800208e:	f7ff fa1b 	bl	80014c8 <LL_ADC_GetCommonPathInternalCh>
 8002092:	0002      	movs	r2, r0
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	041b      	lsls	r3, r3, #16
 8002098:	4013      	ands	r3, r2
 800209a:	d00f      	beq.n	80020bc <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800209c:	4b28      	ldr	r3, [pc, #160]	; (8002140 <ADC_Enable+0x104>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4928      	ldr	r1, [pc, #160]	; (8002144 <ADC_Enable+0x108>)
 80020a2:	0018      	movs	r0, r3
 80020a4:	f7fe f840 	bl	8000128 <__udivsi3>
 80020a8:	0003      	movs	r3, r0
 80020aa:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80020ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020ae:	e002      	b.n	80020b6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1f9      	bne.n	80020b0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	7e5b      	ldrb	r3, [r3, #25]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d033      	beq.n	800212c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80020c4:	f7ff f9a8 	bl	8001418 <HAL_GetTick>
 80020c8:	0003      	movs	r3, r0
 80020ca:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020cc:	e027      	b.n	800211e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	0018      	movs	r0, r3
 80020d4:	f7ff fae4 	bl	80016a0 <LL_ADC_IsEnabled>
 80020d8:	1e03      	subs	r3, r0, #0
 80020da:	d104      	bne.n	80020e6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	0018      	movs	r0, r3
 80020e2:	f7ff facb 	bl	800167c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020e6:	f7ff f997 	bl	8001418 <HAL_GetTick>
 80020ea:	0002      	movs	r2, r0
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d914      	bls.n	800211e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2201      	movs	r2, #1
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d00d      	beq.n	800211e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002106:	2210      	movs	r2, #16
 8002108:	431a      	orrs	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002112:	2201      	movs	r2, #1
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e007      	b.n	800212e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2201      	movs	r2, #1
 8002126:	4013      	ands	r3, r2
 8002128:	2b01      	cmp	r3, #1
 800212a:	d1d0      	bne.n	80020ce <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	0018      	movs	r0, r3
 8002130:	46bd      	mov	sp, r7
 8002132:	b004      	add	sp, #16
 8002134:	bd80      	pop	{r7, pc}
 8002136:	46c0      	nop			; (mov r8, r8)
 8002138:	80000017 	.word	0x80000017
 800213c:	40012708 	.word	0x40012708
 8002140:	20000000 	.word	0x20000000
 8002144:	00030d40 	.word	0x00030d40

08002148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	0002      	movs	r2, r0
 8002150:	1dfb      	adds	r3, r7, #7
 8002152:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002154:	1dfb      	adds	r3, r7, #7
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b7f      	cmp	r3, #127	; 0x7f
 800215a:	d809      	bhi.n	8002170 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800215c:	1dfb      	adds	r3, r7, #7
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	001a      	movs	r2, r3
 8002162:	231f      	movs	r3, #31
 8002164:	401a      	ands	r2, r3
 8002166:	4b04      	ldr	r3, [pc, #16]	; (8002178 <__NVIC_EnableIRQ+0x30>)
 8002168:	2101      	movs	r1, #1
 800216a:	4091      	lsls	r1, r2
 800216c:	000a      	movs	r2, r1
 800216e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002170:	46c0      	nop			; (mov r8, r8)
 8002172:	46bd      	mov	sp, r7
 8002174:	b002      	add	sp, #8
 8002176:	bd80      	pop	{r7, pc}
 8002178:	e000e100 	.word	0xe000e100

0800217c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	0002      	movs	r2, r0
 8002184:	6039      	str	r1, [r7, #0]
 8002186:	1dfb      	adds	r3, r7, #7
 8002188:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800218a:	1dfb      	adds	r3, r7, #7
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b7f      	cmp	r3, #127	; 0x7f
 8002190:	d828      	bhi.n	80021e4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002192:	4a2f      	ldr	r2, [pc, #188]	; (8002250 <__NVIC_SetPriority+0xd4>)
 8002194:	1dfb      	adds	r3, r7, #7
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b25b      	sxtb	r3, r3
 800219a:	089b      	lsrs	r3, r3, #2
 800219c:	33c0      	adds	r3, #192	; 0xc0
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	589b      	ldr	r3, [r3, r2]
 80021a2:	1dfa      	adds	r2, r7, #7
 80021a4:	7812      	ldrb	r2, [r2, #0]
 80021a6:	0011      	movs	r1, r2
 80021a8:	2203      	movs	r2, #3
 80021aa:	400a      	ands	r2, r1
 80021ac:	00d2      	lsls	r2, r2, #3
 80021ae:	21ff      	movs	r1, #255	; 0xff
 80021b0:	4091      	lsls	r1, r2
 80021b2:	000a      	movs	r2, r1
 80021b4:	43d2      	mvns	r2, r2
 80021b6:	401a      	ands	r2, r3
 80021b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	019b      	lsls	r3, r3, #6
 80021be:	22ff      	movs	r2, #255	; 0xff
 80021c0:	401a      	ands	r2, r3
 80021c2:	1dfb      	adds	r3, r7, #7
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	0018      	movs	r0, r3
 80021c8:	2303      	movs	r3, #3
 80021ca:	4003      	ands	r3, r0
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021d0:	481f      	ldr	r0, [pc, #124]	; (8002250 <__NVIC_SetPriority+0xd4>)
 80021d2:	1dfb      	adds	r3, r7, #7
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	b25b      	sxtb	r3, r3
 80021d8:	089b      	lsrs	r3, r3, #2
 80021da:	430a      	orrs	r2, r1
 80021dc:	33c0      	adds	r3, #192	; 0xc0
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80021e2:	e031      	b.n	8002248 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021e4:	4a1b      	ldr	r2, [pc, #108]	; (8002254 <__NVIC_SetPriority+0xd8>)
 80021e6:	1dfb      	adds	r3, r7, #7
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	0019      	movs	r1, r3
 80021ec:	230f      	movs	r3, #15
 80021ee:	400b      	ands	r3, r1
 80021f0:	3b08      	subs	r3, #8
 80021f2:	089b      	lsrs	r3, r3, #2
 80021f4:	3306      	adds	r3, #6
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	18d3      	adds	r3, r2, r3
 80021fa:	3304      	adds	r3, #4
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	1dfa      	adds	r2, r7, #7
 8002200:	7812      	ldrb	r2, [r2, #0]
 8002202:	0011      	movs	r1, r2
 8002204:	2203      	movs	r2, #3
 8002206:	400a      	ands	r2, r1
 8002208:	00d2      	lsls	r2, r2, #3
 800220a:	21ff      	movs	r1, #255	; 0xff
 800220c:	4091      	lsls	r1, r2
 800220e:	000a      	movs	r2, r1
 8002210:	43d2      	mvns	r2, r2
 8002212:	401a      	ands	r2, r3
 8002214:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	019b      	lsls	r3, r3, #6
 800221a:	22ff      	movs	r2, #255	; 0xff
 800221c:	401a      	ands	r2, r3
 800221e:	1dfb      	adds	r3, r7, #7
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	0018      	movs	r0, r3
 8002224:	2303      	movs	r3, #3
 8002226:	4003      	ands	r3, r0
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800222c:	4809      	ldr	r0, [pc, #36]	; (8002254 <__NVIC_SetPriority+0xd8>)
 800222e:	1dfb      	adds	r3, r7, #7
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	001c      	movs	r4, r3
 8002234:	230f      	movs	r3, #15
 8002236:	4023      	ands	r3, r4
 8002238:	3b08      	subs	r3, #8
 800223a:	089b      	lsrs	r3, r3, #2
 800223c:	430a      	orrs	r2, r1
 800223e:	3306      	adds	r3, #6
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	18c3      	adds	r3, r0, r3
 8002244:	3304      	adds	r3, #4
 8002246:	601a      	str	r2, [r3, #0]
}
 8002248:	46c0      	nop			; (mov r8, r8)
 800224a:	46bd      	mov	sp, r7
 800224c:	b003      	add	sp, #12
 800224e:	bd90      	pop	{r4, r7, pc}
 8002250:	e000e100 	.word	0xe000e100
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	1e5a      	subs	r2, r3, #1
 8002264:	2380      	movs	r3, #128	; 0x80
 8002266:	045b      	lsls	r3, r3, #17
 8002268:	429a      	cmp	r2, r3
 800226a:	d301      	bcc.n	8002270 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800226c:	2301      	movs	r3, #1
 800226e:	e010      	b.n	8002292 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002270:	4b0a      	ldr	r3, [pc, #40]	; (800229c <SysTick_Config+0x44>)
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	3a01      	subs	r2, #1
 8002276:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002278:	2301      	movs	r3, #1
 800227a:	425b      	negs	r3, r3
 800227c:	2103      	movs	r1, #3
 800227e:	0018      	movs	r0, r3
 8002280:	f7ff ff7c 	bl	800217c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002284:	4b05      	ldr	r3, [pc, #20]	; (800229c <SysTick_Config+0x44>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800228a:	4b04      	ldr	r3, [pc, #16]	; (800229c <SysTick_Config+0x44>)
 800228c:	2207      	movs	r2, #7
 800228e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002290:	2300      	movs	r3, #0
}
 8002292:	0018      	movs	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	b002      	add	sp, #8
 8002298:	bd80      	pop	{r7, pc}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	e000e010 	.word	0xe000e010

080022a0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60b9      	str	r1, [r7, #8]
 80022a8:	607a      	str	r2, [r7, #4]
 80022aa:	210f      	movs	r1, #15
 80022ac:	187b      	adds	r3, r7, r1
 80022ae:	1c02      	adds	r2, r0, #0
 80022b0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	187b      	adds	r3, r7, r1
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	b25b      	sxtb	r3, r3
 80022ba:	0011      	movs	r1, r2
 80022bc:	0018      	movs	r0, r3
 80022be:	f7ff ff5d 	bl	800217c <__NVIC_SetPriority>
}
 80022c2:	46c0      	nop			; (mov r8, r8)
 80022c4:	46bd      	mov	sp, r7
 80022c6:	b004      	add	sp, #16
 80022c8:	bd80      	pop	{r7, pc}

080022ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b082      	sub	sp, #8
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	0002      	movs	r2, r0
 80022d2:	1dfb      	adds	r3, r7, #7
 80022d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d6:	1dfb      	adds	r3, r7, #7
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	b25b      	sxtb	r3, r3
 80022dc:	0018      	movs	r0, r3
 80022de:	f7ff ff33 	bl	8002148 <__NVIC_EnableIRQ>
}
 80022e2:	46c0      	nop			; (mov r8, r8)
 80022e4:	46bd      	mov	sp, r7
 80022e6:	b002      	add	sp, #8
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	0018      	movs	r0, r3
 80022f6:	f7ff ffaf 	bl	8002258 <SysTick_Config>
 80022fa:	0003      	movs	r3, r0
}
 80022fc:	0018      	movs	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	b002      	add	sp, #8
 8002302:	bd80      	pop	{r7, pc}

08002304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002312:	e147      	b.n	80025a4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2101      	movs	r1, #1
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	4091      	lsls	r1, r2
 800231e:	000a      	movs	r2, r1
 8002320:	4013      	ands	r3, r2
 8002322:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d100      	bne.n	800232c <HAL_GPIO_Init+0x28>
 800232a:	e138      	b.n	800259e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2203      	movs	r2, #3
 8002332:	4013      	ands	r3, r2
 8002334:	2b01      	cmp	r3, #1
 8002336:	d005      	beq.n	8002344 <HAL_GPIO_Init+0x40>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2203      	movs	r2, #3
 800233e:	4013      	ands	r3, r2
 8002340:	2b02      	cmp	r3, #2
 8002342:	d130      	bne.n	80023a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	2203      	movs	r2, #3
 8002350:	409a      	lsls	r2, r3
 8002352:	0013      	movs	r3, r2
 8002354:	43da      	mvns	r2, r3
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	4013      	ands	r3, r2
 800235a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	68da      	ldr	r2, [r3, #12]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	409a      	lsls	r2, r3
 8002366:	0013      	movs	r3, r2
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800237a:	2201      	movs	r2, #1
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	409a      	lsls	r2, r3
 8002380:	0013      	movs	r3, r2
 8002382:	43da      	mvns	r2, r3
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	4013      	ands	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	2201      	movs	r2, #1
 8002392:	401a      	ands	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	409a      	lsls	r2, r3
 8002398:	0013      	movs	r3, r2
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4313      	orrs	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	2203      	movs	r2, #3
 80023ac:	4013      	ands	r3, r2
 80023ae:	2b03      	cmp	r3, #3
 80023b0:	d017      	beq.n	80023e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	2203      	movs	r2, #3
 80023be:	409a      	lsls	r2, r3
 80023c0:	0013      	movs	r3, r2
 80023c2:	43da      	mvns	r2, r3
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	409a      	lsls	r2, r3
 80023d4:	0013      	movs	r3, r2
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	4313      	orrs	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2203      	movs	r2, #3
 80023e8:	4013      	ands	r3, r2
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d123      	bne.n	8002436 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	08da      	lsrs	r2, r3, #3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3208      	adds	r2, #8
 80023f6:	0092      	lsls	r2, r2, #2
 80023f8:	58d3      	ldr	r3, [r2, r3]
 80023fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	2207      	movs	r2, #7
 8002400:	4013      	ands	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	220f      	movs	r2, #15
 8002406:	409a      	lsls	r2, r3
 8002408:	0013      	movs	r3, r2
 800240a:	43da      	mvns	r2, r3
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	4013      	ands	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	691a      	ldr	r2, [r3, #16]
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2107      	movs	r1, #7
 800241a:	400b      	ands	r3, r1
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	409a      	lsls	r2, r3
 8002420:	0013      	movs	r3, r2
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4313      	orrs	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	08da      	lsrs	r2, r3, #3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3208      	adds	r2, #8
 8002430:	0092      	lsls	r2, r2, #2
 8002432:	6939      	ldr	r1, [r7, #16]
 8002434:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	2203      	movs	r2, #3
 8002442:	409a      	lsls	r2, r3
 8002444:	0013      	movs	r3, r2
 8002446:	43da      	mvns	r2, r3
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	4013      	ands	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2203      	movs	r2, #3
 8002454:	401a      	ands	r2, r3
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	409a      	lsls	r2, r3
 800245c:	0013      	movs	r3, r2
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	4313      	orrs	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	23c0      	movs	r3, #192	; 0xc0
 8002470:	029b      	lsls	r3, r3, #10
 8002472:	4013      	ands	r3, r2
 8002474:	d100      	bne.n	8002478 <HAL_GPIO_Init+0x174>
 8002476:	e092      	b.n	800259e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002478:	4a50      	ldr	r2, [pc, #320]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	3318      	adds	r3, #24
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	589b      	ldr	r3, [r3, r2]
 8002484:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2203      	movs	r2, #3
 800248a:	4013      	ands	r3, r2
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	220f      	movs	r2, #15
 8002490:	409a      	lsls	r2, r3
 8002492:	0013      	movs	r3, r2
 8002494:	43da      	mvns	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	23a0      	movs	r3, #160	; 0xa0
 80024a0:	05db      	lsls	r3, r3, #23
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d013      	beq.n	80024ce <HAL_GPIO_Init+0x1ca>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a45      	ldr	r2, [pc, #276]	; (80025c0 <HAL_GPIO_Init+0x2bc>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d00d      	beq.n	80024ca <HAL_GPIO_Init+0x1c6>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a44      	ldr	r2, [pc, #272]	; (80025c4 <HAL_GPIO_Init+0x2c0>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d007      	beq.n	80024c6 <HAL_GPIO_Init+0x1c2>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a43      	ldr	r2, [pc, #268]	; (80025c8 <HAL_GPIO_Init+0x2c4>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d101      	bne.n	80024c2 <HAL_GPIO_Init+0x1be>
 80024be:	2303      	movs	r3, #3
 80024c0:	e006      	b.n	80024d0 <HAL_GPIO_Init+0x1cc>
 80024c2:	2305      	movs	r3, #5
 80024c4:	e004      	b.n	80024d0 <HAL_GPIO_Init+0x1cc>
 80024c6:	2302      	movs	r3, #2
 80024c8:	e002      	b.n	80024d0 <HAL_GPIO_Init+0x1cc>
 80024ca:	2301      	movs	r3, #1
 80024cc:	e000      	b.n	80024d0 <HAL_GPIO_Init+0x1cc>
 80024ce:	2300      	movs	r3, #0
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	2103      	movs	r1, #3
 80024d4:	400a      	ands	r2, r1
 80024d6:	00d2      	lsls	r2, r2, #3
 80024d8:	4093      	lsls	r3, r2
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80024e0:	4936      	ldr	r1, [pc, #216]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	089b      	lsrs	r3, r3, #2
 80024e6:	3318      	adds	r3, #24
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024ee:	4b33      	ldr	r3, [pc, #204]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	43da      	mvns	r2, r3
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	2380      	movs	r3, #128	; 0x80
 8002504:	035b      	lsls	r3, r3, #13
 8002506:	4013      	ands	r3, r2
 8002508:	d003      	beq.n	8002512 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002512:	4b2a      	ldr	r3, [pc, #168]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002518:	4b28      	ldr	r3, [pc, #160]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	43da      	mvns	r2, r3
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4013      	ands	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	2380      	movs	r3, #128	; 0x80
 800252e:	039b      	lsls	r3, r3, #14
 8002530:	4013      	ands	r3, r2
 8002532:	d003      	beq.n	800253c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800253c:	4b1f      	ldr	r3, [pc, #124]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002542:	4a1e      	ldr	r2, [pc, #120]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 8002544:	2384      	movs	r3, #132	; 0x84
 8002546:	58d3      	ldr	r3, [r2, r3]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	43da      	mvns	r2, r3
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	4013      	ands	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	029b      	lsls	r3, r3, #10
 800255c:	4013      	ands	r3, r2
 800255e:	d003      	beq.n	8002568 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002568:	4914      	ldr	r1, [pc, #80]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 800256a:	2284      	movs	r2, #132	; 0x84
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002570:	4a12      	ldr	r2, [pc, #72]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 8002572:	2380      	movs	r3, #128	; 0x80
 8002574:	58d3      	ldr	r3, [r2, r3]
 8002576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	43da      	mvns	r2, r3
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4013      	ands	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	2380      	movs	r3, #128	; 0x80
 8002588:	025b      	lsls	r3, r3, #9
 800258a:	4013      	ands	r3, r2
 800258c:	d003      	beq.n	8002596 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4313      	orrs	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002596:	4909      	ldr	r1, [pc, #36]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 8002598:	2280      	movs	r2, #128	; 0x80
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	3301      	adds	r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	40da      	lsrs	r2, r3
 80025ac:	1e13      	subs	r3, r2, #0
 80025ae:	d000      	beq.n	80025b2 <HAL_GPIO_Init+0x2ae>
 80025b0:	e6b0      	b.n	8002314 <HAL_GPIO_Init+0x10>
  }
}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	46c0      	nop			; (mov r8, r8)
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b006      	add	sp, #24
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40021800 	.word	0x40021800
 80025c0:	50000400 	.word	0x50000400
 80025c4:	50000800 	.word	0x50000800
 80025c8:	50000c00 	.word	0x50000c00

080025cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	0008      	movs	r0, r1
 80025d6:	0011      	movs	r1, r2
 80025d8:	1cbb      	adds	r3, r7, #2
 80025da:	1c02      	adds	r2, r0, #0
 80025dc:	801a      	strh	r2, [r3, #0]
 80025de:	1c7b      	adds	r3, r7, #1
 80025e0:	1c0a      	adds	r2, r1, #0
 80025e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025e4:	1c7b      	adds	r3, r7, #1
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d004      	beq.n	80025f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ec:	1cbb      	adds	r3, r7, #2
 80025ee:	881a      	ldrh	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025f4:	e003      	b.n	80025fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025f6:	1cbb      	adds	r3, r7, #2
 80025f8:	881a      	ldrh	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025fe:	46c0      	nop			; (mov r8, r8)
 8002600:	46bd      	mov	sp, r7
 8002602:	b002      	add	sp, #8
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b084      	sub	sp, #16
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	000a      	movs	r2, r1
 8002610:	1cbb      	adds	r3, r7, #2
 8002612:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800261a:	1cbb      	adds	r3, r7, #2
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	4013      	ands	r3, r2
 8002622:	041a      	lsls	r2, r3, #16
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	43db      	mvns	r3, r3
 8002628:	1cb9      	adds	r1, r7, #2
 800262a:	8809      	ldrh	r1, [r1, #0]
 800262c:	400b      	ands	r3, r1
 800262e:	431a      	orrs	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	619a      	str	r2, [r3, #24]
}
 8002634:	46c0      	nop			; (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	b004      	add	sp, #16
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e08f      	b.n	800276e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2241      	movs	r2, #65	; 0x41
 8002652:	5c9b      	ldrb	r3, [r3, r2]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d107      	bne.n	800266a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2240      	movs	r2, #64	; 0x40
 800265e:	2100      	movs	r1, #0
 8002660:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	0018      	movs	r0, r3
 8002666:	f7fe fc9b 	bl	8000fa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2241      	movs	r2, #65	; 0x41
 800266e:	2124      	movs	r1, #36	; 0x24
 8002670:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2101      	movs	r1, #1
 800267e:	438a      	bics	r2, r1
 8002680:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	493b      	ldr	r1, [pc, #236]	; (8002778 <HAL_I2C_Init+0x13c>)
 800268c:	400a      	ands	r2, r1
 800268e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689a      	ldr	r2, [r3, #8]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4938      	ldr	r1, [pc, #224]	; (800277c <HAL_I2C_Init+0x140>)
 800269c:	400a      	ands	r2, r1
 800269e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d108      	bne.n	80026ba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	689a      	ldr	r2, [r3, #8]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2180      	movs	r1, #128	; 0x80
 80026b2:	0209      	lsls	r1, r1, #8
 80026b4:	430a      	orrs	r2, r1
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	e007      	b.n	80026ca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2184      	movs	r1, #132	; 0x84
 80026c4:	0209      	lsls	r1, r1, #8
 80026c6:	430a      	orrs	r2, r1
 80026c8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d109      	bne.n	80026e6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2180      	movs	r1, #128	; 0x80
 80026de:	0109      	lsls	r1, r1, #4
 80026e0:	430a      	orrs	r2, r1
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	e007      	b.n	80026f6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4923      	ldr	r1, [pc, #140]	; (8002780 <HAL_I2C_Init+0x144>)
 80026f2:	400a      	ands	r2, r1
 80026f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4920      	ldr	r1, [pc, #128]	; (8002784 <HAL_I2C_Init+0x148>)
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	491a      	ldr	r1, [pc, #104]	; (800277c <HAL_I2C_Init+0x140>)
 8002712:	400a      	ands	r2, r1
 8002714:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691a      	ldr	r2, [r3, #16]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	431a      	orrs	r2, r3
 8002720:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	430a      	orrs	r2, r1
 800272e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	69d9      	ldr	r1, [r3, #28]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a1a      	ldr	r2, [r3, #32]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2101      	movs	r1, #1
 800274c:	430a      	orrs	r2, r1
 800274e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2241      	movs	r2, #65	; 0x41
 800275a:	2120      	movs	r1, #32
 800275c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2242      	movs	r2, #66	; 0x42
 8002768:	2100      	movs	r1, #0
 800276a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	0018      	movs	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	b002      	add	sp, #8
 8002774:	bd80      	pop	{r7, pc}
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	f0ffffff 	.word	0xf0ffffff
 800277c:	ffff7fff 	.word	0xffff7fff
 8002780:	fffff7ff 	.word	0xfffff7ff
 8002784:	02008000 	.word	0x02008000

08002788 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002788:	b590      	push	{r4, r7, lr}
 800278a:	b089      	sub	sp, #36	; 0x24
 800278c:	af02      	add	r7, sp, #8
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	0008      	movs	r0, r1
 8002792:	607a      	str	r2, [r7, #4]
 8002794:	0019      	movs	r1, r3
 8002796:	230a      	movs	r3, #10
 8002798:	18fb      	adds	r3, r7, r3
 800279a:	1c02      	adds	r2, r0, #0
 800279c:	801a      	strh	r2, [r3, #0]
 800279e:	2308      	movs	r3, #8
 80027a0:	18fb      	adds	r3, r7, r3
 80027a2:	1c0a      	adds	r2, r1, #0
 80027a4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2241      	movs	r2, #65	; 0x41
 80027aa:	5c9b      	ldrb	r3, [r3, r2]
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b20      	cmp	r3, #32
 80027b0:	d000      	beq.n	80027b4 <HAL_I2C_Master_Transmit+0x2c>
 80027b2:	e10a      	b.n	80029ca <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2240      	movs	r2, #64	; 0x40
 80027b8:	5c9b      	ldrb	r3, [r3, r2]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d101      	bne.n	80027c2 <HAL_I2C_Master_Transmit+0x3a>
 80027be:	2302      	movs	r3, #2
 80027c0:	e104      	b.n	80029cc <HAL_I2C_Master_Transmit+0x244>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2240      	movs	r2, #64	; 0x40
 80027c6:	2101      	movs	r1, #1
 80027c8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027ca:	f7fe fe25 	bl	8001418 <HAL_GetTick>
 80027ce:	0003      	movs	r3, r0
 80027d0:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027d2:	2380      	movs	r3, #128	; 0x80
 80027d4:	0219      	lsls	r1, r3, #8
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	2319      	movs	r3, #25
 80027de:	2201      	movs	r2, #1
 80027e0:	f000 fa1a 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 80027e4:	1e03      	subs	r3, r0, #0
 80027e6:	d001      	beq.n	80027ec <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e0ef      	b.n	80029cc <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2241      	movs	r2, #65	; 0x41
 80027f0:	2121      	movs	r1, #33	; 0x21
 80027f2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2242      	movs	r2, #66	; 0x42
 80027f8:	2110      	movs	r1, #16
 80027fa:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2208      	movs	r2, #8
 800280c:	18ba      	adds	r2, r7, r2
 800280e:	8812      	ldrh	r2, [r2, #0]
 8002810:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800281c:	b29b      	uxth	r3, r3
 800281e:	2bff      	cmp	r3, #255	; 0xff
 8002820:	d906      	bls.n	8002830 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	22ff      	movs	r2, #255	; 0xff
 8002826:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002828:	2380      	movs	r3, #128	; 0x80
 800282a:	045b      	lsls	r3, r3, #17
 800282c:	617b      	str	r3, [r7, #20]
 800282e:	e007      	b.n	8002840 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002834:	b29a      	uxth	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	049b      	lsls	r3, r3, #18
 800283e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002844:	2b00      	cmp	r3, #0
 8002846:	d027      	beq.n	8002898 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	781a      	ldrb	r2, [r3, #0]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002862:	b29b      	uxth	r3, r3
 8002864:	3b01      	subs	r3, #1
 8002866:	b29a      	uxth	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002870:	3b01      	subs	r3, #1
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287c:	b2db      	uxtb	r3, r3
 800287e:	3301      	adds	r3, #1
 8002880:	b2da      	uxtb	r2, r3
 8002882:	697c      	ldr	r4, [r7, #20]
 8002884:	230a      	movs	r3, #10
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	8819      	ldrh	r1, [r3, #0]
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	4b51      	ldr	r3, [pc, #324]	; (80029d4 <HAL_I2C_Master_Transmit+0x24c>)
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	0023      	movs	r3, r4
 8002892:	f000 fba3 	bl	8002fdc <I2C_TransferConfig>
 8002896:	e06f      	b.n	8002978 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800289c:	b2da      	uxtb	r2, r3
 800289e:	697c      	ldr	r4, [r7, #20]
 80028a0:	230a      	movs	r3, #10
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	8819      	ldrh	r1, [r3, #0]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	4b4a      	ldr	r3, [pc, #296]	; (80029d4 <HAL_I2C_Master_Transmit+0x24c>)
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	0023      	movs	r3, r4
 80028ae:	f000 fb95 	bl	8002fdc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80028b2:	e061      	b.n	8002978 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	0018      	movs	r0, r3
 80028bc:	f000 fa04 	bl	8002cc8 <I2C_WaitOnTXISFlagUntilTimeout>
 80028c0:	1e03      	subs	r3, r0, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e081      	b.n	80029cc <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d03a      	beq.n	8002978 <HAL_I2C_Master_Transmit+0x1f0>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002906:	2b00      	cmp	r3, #0
 8002908:	d136      	bne.n	8002978 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800290a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	0013      	movs	r3, r2
 8002914:	2200      	movs	r2, #0
 8002916:	2180      	movs	r1, #128	; 0x80
 8002918:	f000 f97e 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 800291c:	1e03      	subs	r3, r0, #0
 800291e:	d001      	beq.n	8002924 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e053      	b.n	80029cc <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002928:	b29b      	uxth	r3, r3
 800292a:	2bff      	cmp	r3, #255	; 0xff
 800292c:	d911      	bls.n	8002952 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	22ff      	movs	r2, #255	; 0xff
 8002932:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002938:	b2da      	uxtb	r2, r3
 800293a:	2380      	movs	r3, #128	; 0x80
 800293c:	045c      	lsls	r4, r3, #17
 800293e:	230a      	movs	r3, #10
 8002940:	18fb      	adds	r3, r7, r3
 8002942:	8819      	ldrh	r1, [r3, #0]
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	2300      	movs	r3, #0
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	0023      	movs	r3, r4
 800294c:	f000 fb46 	bl	8002fdc <I2C_TransferConfig>
 8002950:	e012      	b.n	8002978 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002956:	b29a      	uxth	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002960:	b2da      	uxtb	r2, r3
 8002962:	2380      	movs	r3, #128	; 0x80
 8002964:	049c      	lsls	r4, r3, #18
 8002966:	230a      	movs	r3, #10
 8002968:	18fb      	adds	r3, r7, r3
 800296a:	8819      	ldrh	r1, [r3, #0]
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	2300      	movs	r3, #0
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	0023      	movs	r3, r4
 8002974:	f000 fb32 	bl	8002fdc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800297c:	b29b      	uxth	r3, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d198      	bne.n	80028b4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	0018      	movs	r0, r3
 800298a:	f000 f9e3 	bl	8002d54 <I2C_WaitOnSTOPFlagUntilTimeout>
 800298e:	1e03      	subs	r3, r0, #0
 8002990:	d001      	beq.n	8002996 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e01a      	b.n	80029cc <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2220      	movs	r2, #32
 800299c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	490b      	ldr	r1, [pc, #44]	; (80029d8 <HAL_I2C_Master_Transmit+0x250>)
 80029aa:	400a      	ands	r2, r1
 80029ac:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2241      	movs	r2, #65	; 0x41
 80029b2:	2120      	movs	r1, #32
 80029b4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2242      	movs	r2, #66	; 0x42
 80029ba:	2100      	movs	r1, #0
 80029bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2240      	movs	r2, #64	; 0x40
 80029c2:	2100      	movs	r1, #0
 80029c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80029c6:	2300      	movs	r3, #0
 80029c8:	e000      	b.n	80029cc <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80029ca:	2302      	movs	r3, #2
  }
}
 80029cc:	0018      	movs	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	b007      	add	sp, #28
 80029d2:	bd90      	pop	{r4, r7, pc}
 80029d4:	80002000 	.word	0x80002000
 80029d8:	fe00e800 	.word	0xfe00e800

080029dc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08a      	sub	sp, #40	; 0x28
 80029e0:	af02      	add	r7, sp, #8
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	607a      	str	r2, [r7, #4]
 80029e6:	603b      	str	r3, [r7, #0]
 80029e8:	230a      	movs	r3, #10
 80029ea:	18fb      	adds	r3, r7, r3
 80029ec:	1c0a      	adds	r2, r1, #0
 80029ee:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2241      	movs	r2, #65	; 0x41
 80029f8:	5c9b      	ldrb	r3, [r3, r2]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b20      	cmp	r3, #32
 80029fe:	d000      	beq.n	8002a02 <HAL_I2C_IsDeviceReady+0x26>
 8002a00:	e0df      	b.n	8002bc2 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	699a      	ldr	r2, [r3, #24]
 8002a08:	2380      	movs	r3, #128	; 0x80
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	401a      	ands	r2, r3
 8002a0e:	2380      	movs	r3, #128	; 0x80
 8002a10:	021b      	lsls	r3, r3, #8
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d101      	bne.n	8002a1a <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8002a16:	2302      	movs	r3, #2
 8002a18:	e0d4      	b.n	8002bc4 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2240      	movs	r2, #64	; 0x40
 8002a1e:	5c9b      	ldrb	r3, [r3, r2]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d101      	bne.n	8002a28 <HAL_I2C_IsDeviceReady+0x4c>
 8002a24:	2302      	movs	r3, #2
 8002a26:	e0cd      	b.n	8002bc4 <HAL_I2C_IsDeviceReady+0x1e8>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2240      	movs	r2, #64	; 0x40
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2241      	movs	r2, #65	; 0x41
 8002a34:	2124      	movs	r1, #36	; 0x24
 8002a36:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d107      	bne.n	8002a56 <HAL_I2C_IsDeviceReady+0x7a>
 8002a46:	230a      	movs	r3, #10
 8002a48:	18fb      	adds	r3, r7, r3
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	059b      	lsls	r3, r3, #22
 8002a4e:	0d9b      	lsrs	r3, r3, #22
 8002a50:	4a5e      	ldr	r2, [pc, #376]	; (8002bcc <HAL_I2C_IsDeviceReady+0x1f0>)
 8002a52:	431a      	orrs	r2, r3
 8002a54:	e006      	b.n	8002a64 <HAL_I2C_IsDeviceReady+0x88>
 8002a56:	230a      	movs	r3, #10
 8002a58:	18fb      	adds	r3, r7, r3
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	059b      	lsls	r3, r3, #22
 8002a5e:	0d9b      	lsrs	r3, r3, #22
 8002a60:	4a5b      	ldr	r2, [pc, #364]	; (8002bd0 <HAL_I2C_IsDeviceReady+0x1f4>)
 8002a62:	431a      	orrs	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002a6a:	f7fe fcd5 	bl	8001418 <HAL_GetTick>
 8002a6e:	0003      	movs	r3, r0
 8002a70:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	3b20      	subs	r3, #32
 8002a7e:	425a      	negs	r2, r3
 8002a80:	4153      	adcs	r3, r2
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	231f      	movs	r3, #31
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	2210      	movs	r2, #16
 8002a92:	4013      	ands	r3, r2
 8002a94:	3b10      	subs	r3, #16
 8002a96:	425a      	negs	r2, r3
 8002a98:	4153      	adcs	r3, r2
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	231e      	movs	r3, #30
 8002a9e:	18fb      	adds	r3, r7, r3
 8002aa0:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002aa2:	e035      	b.n	8002b10 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	d01a      	beq.n	8002ae0 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002aaa:	f7fe fcb5 	bl	8001418 <HAL_GetTick>
 8002aae:	0002      	movs	r2, r0
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d302      	bcc.n	8002ac0 <HAL_I2C_IsDeviceReady+0xe4>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10f      	bne.n	8002ae0 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2241      	movs	r2, #65	; 0x41
 8002ac4:	2120      	movs	r1, #32
 8002ac6:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002acc:	2220      	movs	r2, #32
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2240      	movs	r2, #64	; 0x40
 8002ad8:	2100      	movs	r1, #0
 8002ada:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e071      	b.n	8002bc4 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	4013      	ands	r3, r2
 8002aea:	3b20      	subs	r3, #32
 8002aec:	425a      	negs	r2, r3
 8002aee:	4153      	adcs	r3, r2
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	231f      	movs	r3, #31
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	2210      	movs	r2, #16
 8002b00:	4013      	ands	r3, r2
 8002b02:	3b10      	subs	r3, #16
 8002b04:	425a      	negs	r2, r3
 8002b06:	4153      	adcs	r3, r2
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	231e      	movs	r3, #30
 8002b0c:	18fb      	adds	r3, r7, r3
 8002b0e:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002b10:	231f      	movs	r3, #31
 8002b12:	18fb      	adds	r3, r7, r3
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d104      	bne.n	8002b24 <HAL_I2C_IsDeviceReady+0x148>
 8002b1a:	231e      	movs	r3, #30
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d0bf      	beq.n	8002aa4 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	2210      	movs	r2, #16
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	2b10      	cmp	r3, #16
 8002b30:	d01a      	beq.n	8002b68 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	0013      	movs	r3, r2
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2120      	movs	r1, #32
 8002b40:	f000 f86a 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 8002b44:	1e03      	subs	r3, r0, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e03b      	b.n	8002bc4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2220      	movs	r2, #32
 8002b52:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2241      	movs	r2, #65	; 0x41
 8002b58:	2120      	movs	r1, #32
 8002b5a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2240      	movs	r2, #64	; 0x40
 8002b60:	2100      	movs	r1, #0
 8002b62:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002b64:	2300      	movs	r3, #0
 8002b66:	e02d      	b.n	8002bc4 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	0013      	movs	r3, r2
 8002b72:	2200      	movs	r2, #0
 8002b74:	2120      	movs	r1, #32
 8002b76:	f000 f84f 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 8002b7a:	1e03      	subs	r3, r0, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e020      	b.n	8002bc4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2210      	movs	r2, #16
 8002b88:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	3301      	adds	r3, #1
 8002b96:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d900      	bls.n	8002ba2 <HAL_I2C_IsDeviceReady+0x1c6>
 8002ba0:	e74d      	b.n	8002a3e <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2241      	movs	r2, #65	; 0x41
 8002ba6:	2120      	movs	r1, #32
 8002ba8:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bae:	2220      	movs	r2, #32
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2240      	movs	r2, #64	; 0x40
 8002bba:	2100      	movs	r1, #0
 8002bbc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e000      	b.n	8002bc4 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8002bc2:	2302      	movs	r3, #2
  }
}
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	b008      	add	sp, #32
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	02002000 	.word	0x02002000
 8002bd0:	02002800 	.word	0x02002800

08002bd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	2202      	movs	r2, #2
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d103      	bne.n	8002bf2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d007      	beq.n	8002c10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699a      	ldr	r2, [r3, #24]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	619a      	str	r2, [r3, #24]
  }
}
 8002c10:	46c0      	nop			; (mov r8, r8)
 8002c12:	46bd      	mov	sp, r7
 8002c14:	b002      	add	sp, #8
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	1dfb      	adds	r3, r7, #7
 8002c26:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c28:	e03a      	b.n	8002ca0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	6839      	ldr	r1, [r7, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	0018      	movs	r0, r3
 8002c32:	f000 f8d3 	bl	8002ddc <I2C_IsErrorOccurred>
 8002c36:	1e03      	subs	r3, r0, #0
 8002c38:	d001      	beq.n	8002c3e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e040      	b.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	3301      	adds	r3, #1
 8002c42:	d02d      	beq.n	8002ca0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c44:	f7fe fbe8 	bl	8001418 <HAL_GetTick>
 8002c48:	0002      	movs	r2, r0
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d302      	bcc.n	8002c5a <I2C_WaitOnFlagUntilTimeout+0x42>
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d122      	bne.n	8002ca0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	68ba      	ldr	r2, [r7, #8]
 8002c62:	4013      	ands	r3, r2
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	425a      	negs	r2, r3
 8002c6a:	4153      	adcs	r3, r2
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	001a      	movs	r2, r3
 8002c70:	1dfb      	adds	r3, r7, #7
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d113      	bne.n	8002ca0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7c:	2220      	movs	r2, #32
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2241      	movs	r2, #65	; 0x41
 8002c88:	2120      	movs	r1, #32
 8002c8a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2242      	movs	r2, #66	; 0x42
 8002c90:	2100      	movs	r1, #0
 8002c92:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2240      	movs	r2, #64	; 0x40
 8002c98:	2100      	movs	r1, #0
 8002c9a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e00f      	b.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	425a      	negs	r2, r3
 8002cb0:	4153      	adcs	r3, r2
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	001a      	movs	r2, r3
 8002cb6:	1dfb      	adds	r3, r7, #7
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d0b5      	beq.n	8002c2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b004      	add	sp, #16
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cd4:	e032      	b.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f000 f87d 	bl	8002ddc <I2C_IsErrorOccurred>
 8002ce2:	1e03      	subs	r3, r0, #0
 8002ce4:	d001      	beq.n	8002cea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e030      	b.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	3301      	adds	r3, #1
 8002cee:	d025      	beq.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf0:	f7fe fb92 	bl	8001418 <HAL_GetTick>
 8002cf4:	0002      	movs	r2, r0
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	68ba      	ldr	r2, [r7, #8]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d302      	bcc.n	8002d06 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d11a      	bne.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d013      	beq.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d18:	2220      	movs	r2, #32
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2241      	movs	r2, #65	; 0x41
 8002d24:	2120      	movs	r1, #32
 8002d26:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2242      	movs	r2, #66	; 0x42
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2240      	movs	r2, #64	; 0x40
 8002d34:	2100      	movs	r1, #0
 8002d36:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e007      	b.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2202      	movs	r2, #2
 8002d44:	4013      	ands	r3, r2
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d1c5      	bne.n	8002cd6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b004      	add	sp, #16
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d60:	e02f      	b.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	68b9      	ldr	r1, [r7, #8]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f000 f837 	bl	8002ddc <I2C_IsErrorOccurred>
 8002d6e:	1e03      	subs	r3, r0, #0
 8002d70:	d001      	beq.n	8002d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e02d      	b.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d76:	f7fe fb4f 	bl	8001418 <HAL_GetTick>
 8002d7a:	0002      	movs	r2, r0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d302      	bcc.n	8002d8c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d11a      	bne.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	2220      	movs	r2, #32
 8002d94:	4013      	ands	r3, r2
 8002d96:	2b20      	cmp	r3, #32
 8002d98:	d013      	beq.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9e:	2220      	movs	r2, #32
 8002da0:	431a      	orrs	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2241      	movs	r2, #65	; 0x41
 8002daa:	2120      	movs	r1, #32
 8002dac:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2242      	movs	r2, #66	; 0x42
 8002db2:	2100      	movs	r1, #0
 8002db4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2240      	movs	r2, #64	; 0x40
 8002dba:	2100      	movs	r1, #0
 8002dbc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e007      	b.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	4013      	ands	r3, r2
 8002dcc:	2b20      	cmp	r3, #32
 8002dce:	d1c8      	bne.n	8002d62 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b004      	add	sp, #16
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ddc:	b590      	push	{r4, r7, lr}
 8002dde:	b08b      	sub	sp, #44	; 0x2c
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de8:	2327      	movs	r3, #39	; 0x27
 8002dea:	18fb      	adds	r3, r7, r3
 8002dec:	2200      	movs	r2, #0
 8002dee:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	2210      	movs	r2, #16
 8002e04:	4013      	ands	r3, r2
 8002e06:	d100      	bne.n	8002e0a <I2C_IsErrorOccurred+0x2e>
 8002e08:	e082      	b.n	8002f10 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2210      	movs	r2, #16
 8002e10:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e12:	e060      	b.n	8002ed6 <I2C_IsErrorOccurred+0xfa>
 8002e14:	2427      	movs	r4, #39	; 0x27
 8002e16:	193b      	adds	r3, r7, r4
 8002e18:	193a      	adds	r2, r7, r4
 8002e1a:	7812      	ldrb	r2, [r2, #0]
 8002e1c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	3301      	adds	r3, #1
 8002e22:	d058      	beq.n	8002ed6 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e24:	f7fe faf8 	bl	8001418 <HAL_GetTick>
 8002e28:	0002      	movs	r2, r0
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d306      	bcc.n	8002e42 <I2C_IsErrorOccurred+0x66>
 8002e34:	193b      	adds	r3, r7, r4
 8002e36:	193a      	adds	r2, r7, r4
 8002e38:	7812      	ldrb	r2, [r2, #0]
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d149      	bne.n	8002ed6 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	2380      	movs	r3, #128	; 0x80
 8002e4a:	01db      	lsls	r3, r3, #7
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e50:	2013      	movs	r0, #19
 8002e52:	183b      	adds	r3, r7, r0
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	2142      	movs	r1, #66	; 0x42
 8002e58:	5c52      	ldrb	r2, [r2, r1]
 8002e5a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699a      	ldr	r2, [r3, #24]
 8002e62:	2380      	movs	r3, #128	; 0x80
 8002e64:	021b      	lsls	r3, r3, #8
 8002e66:	401a      	ands	r2, r3
 8002e68:	2380      	movs	r3, #128	; 0x80
 8002e6a:	021b      	lsls	r3, r3, #8
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d126      	bne.n	8002ebe <I2C_IsErrorOccurred+0xe2>
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	2380      	movs	r3, #128	; 0x80
 8002e74:	01db      	lsls	r3, r3, #7
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d021      	beq.n	8002ebe <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8002e7a:	183b      	adds	r3, r7, r0
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b20      	cmp	r3, #32
 8002e80:	d01d      	beq.n	8002ebe <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2180      	movs	r1, #128	; 0x80
 8002e8e:	01c9      	lsls	r1, r1, #7
 8002e90:	430a      	orrs	r2, r1
 8002e92:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e94:	f7fe fac0 	bl	8001418 <HAL_GetTick>
 8002e98:	0003      	movs	r3, r0
 8002e9a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e9c:	e00f      	b.n	8002ebe <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e9e:	f7fe fabb 	bl	8001418 <HAL_GetTick>
 8002ea2:	0002      	movs	r2, r0
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b19      	cmp	r3, #25
 8002eaa:	d908      	bls.n	8002ebe <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002eb4:	2327      	movs	r3, #39	; 0x27
 8002eb6:	18fb      	adds	r3, r7, r3
 8002eb8:	2201      	movs	r2, #1
 8002eba:	701a      	strb	r2, [r3, #0]

              break;
 8002ebc:	e00b      	b.n	8002ed6 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	2220      	movs	r2, #32
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	2127      	movs	r1, #39	; 0x27
 8002eca:	187a      	adds	r2, r7, r1
 8002ecc:	1879      	adds	r1, r7, r1
 8002ece:	7809      	ldrb	r1, [r1, #0]
 8002ed0:	7011      	strb	r1, [r2, #0]
 8002ed2:	2b20      	cmp	r3, #32
 8002ed4:	d1e3      	bne.n	8002e9e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	2220      	movs	r2, #32
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b20      	cmp	r3, #32
 8002ee2:	d004      	beq.n	8002eee <I2C_IsErrorOccurred+0x112>
 8002ee4:	2327      	movs	r3, #39	; 0x27
 8002ee6:	18fb      	adds	r3, r7, r3
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d092      	beq.n	8002e14 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002eee:	2327      	movs	r3, #39	; 0x27
 8002ef0:	18fb      	adds	r3, r7, r3
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d103      	bne.n	8002f00 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2220      	movs	r2, #32
 8002efe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002f00:	6a3b      	ldr	r3, [r7, #32]
 8002f02:	2204      	movs	r2, #4
 8002f04:	4313      	orrs	r3, r2
 8002f06:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002f08:	2327      	movs	r3, #39	; 0x27
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	2380      	movs	r3, #128	; 0x80
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d00c      	beq.n	8002f3c <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	2201      	movs	r2, #1
 8002f26:	4313      	orrs	r3, r2
 8002f28:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2280      	movs	r2, #128	; 0x80
 8002f30:	0052      	lsls	r2, r2, #1
 8002f32:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f34:	2327      	movs	r3, #39	; 0x27
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	2201      	movs	r2, #1
 8002f3a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	2380      	movs	r3, #128	; 0x80
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	4013      	ands	r3, r2
 8002f44:	d00c      	beq.n	8002f60 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f46:	6a3b      	ldr	r3, [r7, #32]
 8002f48:	2208      	movs	r2, #8
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2280      	movs	r2, #128	; 0x80
 8002f54:	00d2      	lsls	r2, r2, #3
 8002f56:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f58:	2327      	movs	r3, #39	; 0x27
 8002f5a:	18fb      	adds	r3, r7, r3
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	2380      	movs	r3, #128	; 0x80
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4013      	ands	r3, r2
 8002f68:	d00c      	beq.n	8002f84 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2280      	movs	r2, #128	; 0x80
 8002f78:	0092      	lsls	r2, r2, #2
 8002f7a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f7c:	2327      	movs	r3, #39	; 0x27
 8002f7e:	18fb      	adds	r3, r7, r3
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002f84:	2327      	movs	r3, #39	; 0x27
 8002f86:	18fb      	adds	r3, r7, r3
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01d      	beq.n	8002fca <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	0018      	movs	r0, r3
 8002f92:	f7ff fe1f 	bl	8002bd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	490d      	ldr	r1, [pc, #52]	; (8002fd8 <I2C_IsErrorOccurred+0x1fc>)
 8002fa2:	400a      	ands	r2, r1
 8002fa4:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002faa:	6a3b      	ldr	r3, [r7, #32]
 8002fac:	431a      	orrs	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2241      	movs	r2, #65	; 0x41
 8002fb6:	2120      	movs	r1, #32
 8002fb8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2242      	movs	r2, #66	; 0x42
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2240      	movs	r2, #64	; 0x40
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002fca:	2327      	movs	r3, #39	; 0x27
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	781b      	ldrb	r3, [r3, #0]
}
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b00b      	add	sp, #44	; 0x2c
 8002fd6:	bd90      	pop	{r4, r7, pc}
 8002fd8:	fe00e800 	.word	0xfe00e800

08002fdc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002fdc:	b590      	push	{r4, r7, lr}
 8002fde:	b087      	sub	sp, #28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	0008      	movs	r0, r1
 8002fe6:	0011      	movs	r1, r2
 8002fe8:	607b      	str	r3, [r7, #4]
 8002fea:	240a      	movs	r4, #10
 8002fec:	193b      	adds	r3, r7, r4
 8002fee:	1c02      	adds	r2, r0, #0
 8002ff0:	801a      	strh	r2, [r3, #0]
 8002ff2:	2009      	movs	r0, #9
 8002ff4:	183b      	adds	r3, r7, r0
 8002ff6:	1c0a      	adds	r2, r1, #0
 8002ff8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ffa:	193b      	adds	r3, r7, r4
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	059b      	lsls	r3, r3, #22
 8003000:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003002:	183b      	adds	r3, r7, r0
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	0419      	lsls	r1, r3, #16
 8003008:	23ff      	movs	r3, #255	; 0xff
 800300a:	041b      	lsls	r3, r3, #16
 800300c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800300e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003016:	4313      	orrs	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	085b      	lsrs	r3, r3, #1
 800301c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003026:	0d51      	lsrs	r1, r2, #21
 8003028:	2280      	movs	r2, #128	; 0x80
 800302a:	00d2      	lsls	r2, r2, #3
 800302c:	400a      	ands	r2, r1
 800302e:	4907      	ldr	r1, [pc, #28]	; (800304c <I2C_TransferConfig+0x70>)
 8003030:	430a      	orrs	r2, r1
 8003032:	43d2      	mvns	r2, r2
 8003034:	401a      	ands	r2, r3
 8003036:	0011      	movs	r1, r2
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	430a      	orrs	r2, r1
 8003040:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003042:	46c0      	nop			; (mov r8, r8)
 8003044:	46bd      	mov	sp, r7
 8003046:	b007      	add	sp, #28
 8003048:	bd90      	pop	{r4, r7, pc}
 800304a:	46c0      	nop			; (mov r8, r8)
 800304c:	03ff63ff 	.word	0x03ff63ff

08003050 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2241      	movs	r2, #65	; 0x41
 800305e:	5c9b      	ldrb	r3, [r3, r2]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b20      	cmp	r3, #32
 8003064:	d138      	bne.n	80030d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2240      	movs	r2, #64	; 0x40
 800306a:	5c9b      	ldrb	r3, [r3, r2]
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003070:	2302      	movs	r3, #2
 8003072:	e032      	b.n	80030da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2240      	movs	r2, #64	; 0x40
 8003078:	2101      	movs	r1, #1
 800307a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2241      	movs	r2, #65	; 0x41
 8003080:	2124      	movs	r1, #36	; 0x24
 8003082:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2101      	movs	r1, #1
 8003090:	438a      	bics	r2, r1
 8003092:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4911      	ldr	r1, [pc, #68]	; (80030e4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80030a0:	400a      	ands	r2, r1
 80030a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6819      	ldr	r1, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	683a      	ldr	r2, [r7, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2101      	movs	r1, #1
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2241      	movs	r2, #65	; 0x41
 80030c8:	2120      	movs	r1, #32
 80030ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2240      	movs	r2, #64	; 0x40
 80030d0:	2100      	movs	r1, #0
 80030d2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80030d4:	2300      	movs	r3, #0
 80030d6:	e000      	b.n	80030da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030d8:	2302      	movs	r3, #2
  }
}
 80030da:	0018      	movs	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	b002      	add	sp, #8
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	ffffefff 	.word	0xffffefff

080030e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2241      	movs	r2, #65	; 0x41
 80030f6:	5c9b      	ldrb	r3, [r3, r2]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b20      	cmp	r3, #32
 80030fc:	d139      	bne.n	8003172 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2240      	movs	r2, #64	; 0x40
 8003102:	5c9b      	ldrb	r3, [r3, r2]
 8003104:	2b01      	cmp	r3, #1
 8003106:	d101      	bne.n	800310c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003108:	2302      	movs	r3, #2
 800310a:	e033      	b.n	8003174 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2240      	movs	r2, #64	; 0x40
 8003110:	2101      	movs	r1, #1
 8003112:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2241      	movs	r2, #65	; 0x41
 8003118:	2124      	movs	r1, #36	; 0x24
 800311a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2101      	movs	r1, #1
 8003128:	438a      	bics	r2, r1
 800312a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4a11      	ldr	r2, [pc, #68]	; (800317c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003138:	4013      	ands	r3, r2
 800313a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	021b      	lsls	r3, r3, #8
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	4313      	orrs	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2101      	movs	r1, #1
 800315a:	430a      	orrs	r2, r1
 800315c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2241      	movs	r2, #65	; 0x41
 8003162:	2120      	movs	r1, #32
 8003164:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2240      	movs	r2, #64	; 0x40
 800316a:	2100      	movs	r1, #0
 800316c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800316e:	2300      	movs	r3, #0
 8003170:	e000      	b.n	8003174 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003172:	2302      	movs	r3, #2
  }
}
 8003174:	0018      	movs	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	b004      	add	sp, #16
 800317a:	bd80      	pop	{r7, pc}
 800317c:	fffff0ff 	.word	0xfffff0ff

08003180 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003188:	4b19      	ldr	r3, [pc, #100]	; (80031f0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a19      	ldr	r2, [pc, #100]	; (80031f4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800318e:	4013      	ands	r3, r2
 8003190:	0019      	movs	r1, r3
 8003192:	4b17      	ldr	r3, [pc, #92]	; (80031f0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	430a      	orrs	r2, r1
 8003198:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	2380      	movs	r3, #128	; 0x80
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d11f      	bne.n	80031e4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80031a4:	4b14      	ldr	r3, [pc, #80]	; (80031f8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	0013      	movs	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	189b      	adds	r3, r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4912      	ldr	r1, [pc, #72]	; (80031fc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80031b2:	0018      	movs	r0, r3
 80031b4:	f7fc ffb8 	bl	8000128 <__udivsi3>
 80031b8:	0003      	movs	r3, r0
 80031ba:	3301      	adds	r3, #1
 80031bc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031be:	e008      	b.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	3b01      	subs	r3, #1
 80031ca:	60fb      	str	r3, [r7, #12]
 80031cc:	e001      	b.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e009      	b.n	80031e6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031d2:	4b07      	ldr	r3, [pc, #28]	; (80031f0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80031d4:	695a      	ldr	r2, [r3, #20]
 80031d6:	2380      	movs	r3, #128	; 0x80
 80031d8:	00db      	lsls	r3, r3, #3
 80031da:	401a      	ands	r2, r3
 80031dc:	2380      	movs	r3, #128	; 0x80
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d0ed      	beq.n	80031c0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	0018      	movs	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	b004      	add	sp, #16
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	40007000 	.word	0x40007000
 80031f4:	fffff9ff 	.word	0xfffff9ff
 80031f8:	20000000 	.word	0x20000000
 80031fc:	000f4240 	.word	0x000f4240

08003200 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003204:	4b03      	ldr	r3, [pc, #12]	; (8003214 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	23e0      	movs	r3, #224	; 0xe0
 800320a:	01db      	lsls	r3, r3, #7
 800320c:	4013      	ands	r3, r2
}
 800320e:	0018      	movs	r0, r3
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40021000 	.word	0x40021000

08003218 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e2fe      	b.n	8003828 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2201      	movs	r2, #1
 8003230:	4013      	ands	r3, r2
 8003232:	d100      	bne.n	8003236 <HAL_RCC_OscConfig+0x1e>
 8003234:	e07c      	b.n	8003330 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003236:	4bc3      	ldr	r3, [pc, #780]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	2238      	movs	r2, #56	; 0x38
 800323c:	4013      	ands	r3, r2
 800323e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003240:	4bc0      	ldr	r3, [pc, #768]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	2203      	movs	r2, #3
 8003246:	4013      	ands	r3, r2
 8003248:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	2b10      	cmp	r3, #16
 800324e:	d102      	bne.n	8003256 <HAL_RCC_OscConfig+0x3e>
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	2b03      	cmp	r3, #3
 8003254:	d002      	beq.n	800325c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	2b08      	cmp	r3, #8
 800325a:	d10b      	bne.n	8003274 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800325c:	4bb9      	ldr	r3, [pc, #740]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	2380      	movs	r3, #128	; 0x80
 8003262:	029b      	lsls	r3, r3, #10
 8003264:	4013      	ands	r3, r2
 8003266:	d062      	beq.n	800332e <HAL_RCC_OscConfig+0x116>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d15e      	bne.n	800332e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e2d9      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	2380      	movs	r3, #128	; 0x80
 800327a:	025b      	lsls	r3, r3, #9
 800327c:	429a      	cmp	r2, r3
 800327e:	d107      	bne.n	8003290 <HAL_RCC_OscConfig+0x78>
 8003280:	4bb0      	ldr	r3, [pc, #704]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	4baf      	ldr	r3, [pc, #700]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003286:	2180      	movs	r1, #128	; 0x80
 8003288:	0249      	lsls	r1, r1, #9
 800328a:	430a      	orrs	r2, r1
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	e020      	b.n	80032d2 <HAL_RCC_OscConfig+0xba>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	23a0      	movs	r3, #160	; 0xa0
 8003296:	02db      	lsls	r3, r3, #11
 8003298:	429a      	cmp	r2, r3
 800329a:	d10e      	bne.n	80032ba <HAL_RCC_OscConfig+0xa2>
 800329c:	4ba9      	ldr	r3, [pc, #676]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	4ba8      	ldr	r3, [pc, #672]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032a2:	2180      	movs	r1, #128	; 0x80
 80032a4:	02c9      	lsls	r1, r1, #11
 80032a6:	430a      	orrs	r2, r1
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	4ba6      	ldr	r3, [pc, #664]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	4ba5      	ldr	r3, [pc, #660]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032b0:	2180      	movs	r1, #128	; 0x80
 80032b2:	0249      	lsls	r1, r1, #9
 80032b4:	430a      	orrs	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	e00b      	b.n	80032d2 <HAL_RCC_OscConfig+0xba>
 80032ba:	4ba2      	ldr	r3, [pc, #648]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	4ba1      	ldr	r3, [pc, #644]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032c0:	49a1      	ldr	r1, [pc, #644]	; (8003548 <HAL_RCC_OscConfig+0x330>)
 80032c2:	400a      	ands	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	4b9f      	ldr	r3, [pc, #636]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	4b9e      	ldr	r3, [pc, #632]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032cc:	499f      	ldr	r1, [pc, #636]	; (800354c <HAL_RCC_OscConfig+0x334>)
 80032ce:	400a      	ands	r2, r1
 80032d0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d014      	beq.n	8003304 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032da:	f7fe f89d 	bl	8001418 <HAL_GetTick>
 80032de:	0003      	movs	r3, r0
 80032e0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e4:	f7fe f898 	bl	8001418 <HAL_GetTick>
 80032e8:	0002      	movs	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	; 0x64
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e298      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032f6:	4b93      	ldr	r3, [pc, #588]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	2380      	movs	r3, #128	; 0x80
 80032fc:	029b      	lsls	r3, r3, #10
 80032fe:	4013      	ands	r3, r2
 8003300:	d0f0      	beq.n	80032e4 <HAL_RCC_OscConfig+0xcc>
 8003302:	e015      	b.n	8003330 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003304:	f7fe f888 	bl	8001418 <HAL_GetTick>
 8003308:	0003      	movs	r3, r0
 800330a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800330e:	f7fe f883 	bl	8001418 <HAL_GetTick>
 8003312:	0002      	movs	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b64      	cmp	r3, #100	; 0x64
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e283      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003320:	4b88      	ldr	r3, [pc, #544]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	2380      	movs	r3, #128	; 0x80
 8003326:	029b      	lsls	r3, r3, #10
 8003328:	4013      	ands	r3, r2
 800332a:	d1f0      	bne.n	800330e <HAL_RCC_OscConfig+0xf6>
 800332c:	e000      	b.n	8003330 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800332e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2202      	movs	r2, #2
 8003336:	4013      	ands	r3, r2
 8003338:	d100      	bne.n	800333c <HAL_RCC_OscConfig+0x124>
 800333a:	e099      	b.n	8003470 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800333c:	4b81      	ldr	r3, [pc, #516]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	2238      	movs	r2, #56	; 0x38
 8003342:	4013      	ands	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003346:	4b7f      	ldr	r3, [pc, #508]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	2203      	movs	r2, #3
 800334c:	4013      	ands	r3, r2
 800334e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2b10      	cmp	r3, #16
 8003354:	d102      	bne.n	800335c <HAL_RCC_OscConfig+0x144>
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2b02      	cmp	r3, #2
 800335a:	d002      	beq.n	8003362 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d135      	bne.n	80033ce <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003362:	4b78      	ldr	r3, [pc, #480]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	2380      	movs	r3, #128	; 0x80
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	4013      	ands	r3, r2
 800336c:	d005      	beq.n	800337a <HAL_RCC_OscConfig+0x162>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e256      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800337a:	4b72      	ldr	r3, [pc, #456]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	4a74      	ldr	r2, [pc, #464]	; (8003550 <HAL_RCC_OscConfig+0x338>)
 8003380:	4013      	ands	r3, r2
 8003382:	0019      	movs	r1, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	021a      	lsls	r2, r3, #8
 800338a:	4b6e      	ldr	r3, [pc, #440]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800338c:	430a      	orrs	r2, r1
 800338e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d112      	bne.n	80033bc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003396:	4b6b      	ldr	r3, [pc, #428]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a6e      	ldr	r2, [pc, #440]	; (8003554 <HAL_RCC_OscConfig+0x33c>)
 800339c:	4013      	ands	r3, r2
 800339e:	0019      	movs	r1, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	4b67      	ldr	r3, [pc, #412]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80033a6:	430a      	orrs	r2, r1
 80033a8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80033aa:	4b66      	ldr	r3, [pc, #408]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	0adb      	lsrs	r3, r3, #11
 80033b0:	2207      	movs	r2, #7
 80033b2:	4013      	ands	r3, r2
 80033b4:	4a68      	ldr	r2, [pc, #416]	; (8003558 <HAL_RCC_OscConfig+0x340>)
 80033b6:	40da      	lsrs	r2, r3
 80033b8:	4b68      	ldr	r3, [pc, #416]	; (800355c <HAL_RCC_OscConfig+0x344>)
 80033ba:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033bc:	4b68      	ldr	r3, [pc, #416]	; (8003560 <HAL_RCC_OscConfig+0x348>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7fd ffcd 	bl	8001360 <HAL_InitTick>
 80033c6:	1e03      	subs	r3, r0, #0
 80033c8:	d051      	beq.n	800346e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e22c      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d030      	beq.n	8003438 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80033d6:	4b5b      	ldr	r3, [pc, #364]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a5e      	ldr	r2, [pc, #376]	; (8003554 <HAL_RCC_OscConfig+0x33c>)
 80033dc:	4013      	ands	r3, r2
 80033de:	0019      	movs	r1, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	691a      	ldr	r2, [r3, #16]
 80033e4:	4b57      	ldr	r3, [pc, #348]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80033e6:	430a      	orrs	r2, r1
 80033e8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80033ea:	4b56      	ldr	r3, [pc, #344]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	4b55      	ldr	r3, [pc, #340]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80033f0:	2180      	movs	r1, #128	; 0x80
 80033f2:	0049      	lsls	r1, r1, #1
 80033f4:	430a      	orrs	r2, r1
 80033f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f8:	f7fe f80e 	bl	8001418 <HAL_GetTick>
 80033fc:	0003      	movs	r3, r0
 80033fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003400:	e008      	b.n	8003414 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003402:	f7fe f809 	bl	8001418 <HAL_GetTick>
 8003406:	0002      	movs	r2, r0
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e209      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003414:	4b4b      	ldr	r3, [pc, #300]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	2380      	movs	r3, #128	; 0x80
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	4013      	ands	r3, r2
 800341e:	d0f0      	beq.n	8003402 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003420:	4b48      	ldr	r3, [pc, #288]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	4a4a      	ldr	r2, [pc, #296]	; (8003550 <HAL_RCC_OscConfig+0x338>)
 8003426:	4013      	ands	r3, r2
 8003428:	0019      	movs	r1, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	021a      	lsls	r2, r3, #8
 8003430:	4b44      	ldr	r3, [pc, #272]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003432:	430a      	orrs	r2, r1
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	e01b      	b.n	8003470 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003438:	4b42      	ldr	r3, [pc, #264]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	4b41      	ldr	r3, [pc, #260]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800343e:	4949      	ldr	r1, [pc, #292]	; (8003564 <HAL_RCC_OscConfig+0x34c>)
 8003440:	400a      	ands	r2, r1
 8003442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003444:	f7fd ffe8 	bl	8001418 <HAL_GetTick>
 8003448:	0003      	movs	r3, r0
 800344a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800344e:	f7fd ffe3 	bl	8001418 <HAL_GetTick>
 8003452:	0002      	movs	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e1e3      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003460:	4b38      	ldr	r3, [pc, #224]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	2380      	movs	r3, #128	; 0x80
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	4013      	ands	r3, r2
 800346a:	d1f0      	bne.n	800344e <HAL_RCC_OscConfig+0x236>
 800346c:	e000      	b.n	8003470 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800346e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2208      	movs	r2, #8
 8003476:	4013      	ands	r3, r2
 8003478:	d047      	beq.n	800350a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800347a:	4b32      	ldr	r3, [pc, #200]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2238      	movs	r2, #56	; 0x38
 8003480:	4013      	ands	r3, r2
 8003482:	2b18      	cmp	r3, #24
 8003484:	d10a      	bne.n	800349c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003486:	4b2f      	ldr	r3, [pc, #188]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800348a:	2202      	movs	r2, #2
 800348c:	4013      	ands	r3, r2
 800348e:	d03c      	beq.n	800350a <HAL_RCC_OscConfig+0x2f2>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d138      	bne.n	800350a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e1c5      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d019      	beq.n	80034d8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80034a4:	4b27      	ldr	r3, [pc, #156]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80034a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034a8:	4b26      	ldr	r3, [pc, #152]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80034aa:	2101      	movs	r1, #1
 80034ac:	430a      	orrs	r2, r1
 80034ae:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b0:	f7fd ffb2 	bl	8001418 <HAL_GetTick>
 80034b4:	0003      	movs	r3, r0
 80034b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034b8:	e008      	b.n	80034cc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ba:	f7fd ffad 	bl	8001418 <HAL_GetTick>
 80034be:	0002      	movs	r2, r0
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e1ad      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034cc:	4b1d      	ldr	r3, [pc, #116]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80034ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034d0:	2202      	movs	r2, #2
 80034d2:	4013      	ands	r3, r2
 80034d4:	d0f1      	beq.n	80034ba <HAL_RCC_OscConfig+0x2a2>
 80034d6:	e018      	b.n	800350a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80034d8:	4b1a      	ldr	r3, [pc, #104]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80034da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034dc:	4b19      	ldr	r3, [pc, #100]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 80034de:	2101      	movs	r1, #1
 80034e0:	438a      	bics	r2, r1
 80034e2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e4:	f7fd ff98 	bl	8001418 <HAL_GetTick>
 80034e8:	0003      	movs	r3, r0
 80034ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ee:	f7fd ff93 	bl	8001418 <HAL_GetTick>
 80034f2:	0002      	movs	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e193      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003500:	4b10      	ldr	r3, [pc, #64]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003502:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003504:	2202      	movs	r2, #2
 8003506:	4013      	ands	r3, r2
 8003508:	d1f1      	bne.n	80034ee <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2204      	movs	r2, #4
 8003510:	4013      	ands	r3, r2
 8003512:	d100      	bne.n	8003516 <HAL_RCC_OscConfig+0x2fe>
 8003514:	e0c6      	b.n	80036a4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003516:	231f      	movs	r3, #31
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	2200      	movs	r2, #0
 800351c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800351e:	4b09      	ldr	r3, [pc, #36]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	2238      	movs	r2, #56	; 0x38
 8003524:	4013      	ands	r3, r2
 8003526:	2b20      	cmp	r3, #32
 8003528:	d11e      	bne.n	8003568 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800352a:	4b06      	ldr	r3, [pc, #24]	; (8003544 <HAL_RCC_OscConfig+0x32c>)
 800352c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800352e:	2202      	movs	r2, #2
 8003530:	4013      	ands	r3, r2
 8003532:	d100      	bne.n	8003536 <HAL_RCC_OscConfig+0x31e>
 8003534:	e0b6      	b.n	80036a4 <HAL_RCC_OscConfig+0x48c>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d000      	beq.n	8003540 <HAL_RCC_OscConfig+0x328>
 800353e:	e0b1      	b.n	80036a4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e171      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
 8003544:	40021000 	.word	0x40021000
 8003548:	fffeffff 	.word	0xfffeffff
 800354c:	fffbffff 	.word	0xfffbffff
 8003550:	ffff80ff 	.word	0xffff80ff
 8003554:	ffffc7ff 	.word	0xffffc7ff
 8003558:	00f42400 	.word	0x00f42400
 800355c:	20000000 	.word	0x20000000
 8003560:	20000004 	.word	0x20000004
 8003564:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003568:	4bb1      	ldr	r3, [pc, #708]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800356a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800356c:	2380      	movs	r3, #128	; 0x80
 800356e:	055b      	lsls	r3, r3, #21
 8003570:	4013      	ands	r3, r2
 8003572:	d101      	bne.n	8003578 <HAL_RCC_OscConfig+0x360>
 8003574:	2301      	movs	r3, #1
 8003576:	e000      	b.n	800357a <HAL_RCC_OscConfig+0x362>
 8003578:	2300      	movs	r3, #0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d011      	beq.n	80035a2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800357e:	4bac      	ldr	r3, [pc, #688]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003580:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003582:	4bab      	ldr	r3, [pc, #684]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003584:	2180      	movs	r1, #128	; 0x80
 8003586:	0549      	lsls	r1, r1, #21
 8003588:	430a      	orrs	r2, r1
 800358a:	63da      	str	r2, [r3, #60]	; 0x3c
 800358c:	4ba8      	ldr	r3, [pc, #672]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800358e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003590:	2380      	movs	r3, #128	; 0x80
 8003592:	055b      	lsls	r3, r3, #21
 8003594:	4013      	ands	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800359a:	231f      	movs	r3, #31
 800359c:	18fb      	adds	r3, r7, r3
 800359e:	2201      	movs	r2, #1
 80035a0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035a2:	4ba4      	ldr	r3, [pc, #656]	; (8003834 <HAL_RCC_OscConfig+0x61c>)
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	4013      	ands	r3, r2
 80035ac:	d11a      	bne.n	80035e4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035ae:	4ba1      	ldr	r3, [pc, #644]	; (8003834 <HAL_RCC_OscConfig+0x61c>)
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	4ba0      	ldr	r3, [pc, #640]	; (8003834 <HAL_RCC_OscConfig+0x61c>)
 80035b4:	2180      	movs	r1, #128	; 0x80
 80035b6:	0049      	lsls	r1, r1, #1
 80035b8:	430a      	orrs	r2, r1
 80035ba:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80035bc:	f7fd ff2c 	bl	8001418 <HAL_GetTick>
 80035c0:	0003      	movs	r3, r0
 80035c2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035c6:	f7fd ff27 	bl	8001418 <HAL_GetTick>
 80035ca:	0002      	movs	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e127      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035d8:	4b96      	ldr	r3, [pc, #600]	; (8003834 <HAL_RCC_OscConfig+0x61c>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	2380      	movs	r3, #128	; 0x80
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	4013      	ands	r3, r2
 80035e2:	d0f0      	beq.n	80035c6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d106      	bne.n	80035fa <HAL_RCC_OscConfig+0x3e2>
 80035ec:	4b90      	ldr	r3, [pc, #576]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80035ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80035f0:	4b8f      	ldr	r3, [pc, #572]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80035f2:	2101      	movs	r1, #1
 80035f4:	430a      	orrs	r2, r1
 80035f6:	65da      	str	r2, [r3, #92]	; 0x5c
 80035f8:	e01c      	b.n	8003634 <HAL_RCC_OscConfig+0x41c>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	2b05      	cmp	r3, #5
 8003600:	d10c      	bne.n	800361c <HAL_RCC_OscConfig+0x404>
 8003602:	4b8b      	ldr	r3, [pc, #556]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003604:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003606:	4b8a      	ldr	r3, [pc, #552]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003608:	2104      	movs	r1, #4
 800360a:	430a      	orrs	r2, r1
 800360c:	65da      	str	r2, [r3, #92]	; 0x5c
 800360e:	4b88      	ldr	r3, [pc, #544]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003610:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003612:	4b87      	ldr	r3, [pc, #540]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003614:	2101      	movs	r1, #1
 8003616:	430a      	orrs	r2, r1
 8003618:	65da      	str	r2, [r3, #92]	; 0x5c
 800361a:	e00b      	b.n	8003634 <HAL_RCC_OscConfig+0x41c>
 800361c:	4b84      	ldr	r3, [pc, #528]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800361e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003620:	4b83      	ldr	r3, [pc, #524]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003622:	2101      	movs	r1, #1
 8003624:	438a      	bics	r2, r1
 8003626:	65da      	str	r2, [r3, #92]	; 0x5c
 8003628:	4b81      	ldr	r3, [pc, #516]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800362a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800362c:	4b80      	ldr	r3, [pc, #512]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800362e:	2104      	movs	r1, #4
 8003630:	438a      	bics	r2, r1
 8003632:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d014      	beq.n	8003666 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363c:	f7fd feec 	bl	8001418 <HAL_GetTick>
 8003640:	0003      	movs	r3, r0
 8003642:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003644:	e009      	b.n	800365a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003646:	f7fd fee7 	bl	8001418 <HAL_GetTick>
 800364a:	0002      	movs	r2, r0
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	4a79      	ldr	r2, [pc, #484]	; (8003838 <HAL_RCC_OscConfig+0x620>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e0e6      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800365a:	4b75      	ldr	r3, [pc, #468]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800365c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800365e:	2202      	movs	r2, #2
 8003660:	4013      	ands	r3, r2
 8003662:	d0f0      	beq.n	8003646 <HAL_RCC_OscConfig+0x42e>
 8003664:	e013      	b.n	800368e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003666:	f7fd fed7 	bl	8001418 <HAL_GetTick>
 800366a:	0003      	movs	r3, r0
 800366c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800366e:	e009      	b.n	8003684 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003670:	f7fd fed2 	bl	8001418 <HAL_GetTick>
 8003674:	0002      	movs	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	4a6f      	ldr	r2, [pc, #444]	; (8003838 <HAL_RCC_OscConfig+0x620>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e0d1      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003684:	4b6a      	ldr	r3, [pc, #424]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003688:	2202      	movs	r2, #2
 800368a:	4013      	ands	r3, r2
 800368c:	d1f0      	bne.n	8003670 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800368e:	231f      	movs	r3, #31
 8003690:	18fb      	adds	r3, r7, r3
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d105      	bne.n	80036a4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003698:	4b65      	ldr	r3, [pc, #404]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800369a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800369c:	4b64      	ldr	r3, [pc, #400]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800369e:	4967      	ldr	r1, [pc, #412]	; (800383c <HAL_RCC_OscConfig+0x624>)
 80036a0:	400a      	ands	r2, r1
 80036a2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d100      	bne.n	80036ae <HAL_RCC_OscConfig+0x496>
 80036ac:	e0bb      	b.n	8003826 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036ae:	4b60      	ldr	r3, [pc, #384]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2238      	movs	r2, #56	; 0x38
 80036b4:	4013      	ands	r3, r2
 80036b6:	2b10      	cmp	r3, #16
 80036b8:	d100      	bne.n	80036bc <HAL_RCC_OscConfig+0x4a4>
 80036ba:	e07b      	b.n	80037b4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d156      	bne.n	8003772 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036c4:	4b5a      	ldr	r3, [pc, #360]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	4b59      	ldr	r3, [pc, #356]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80036ca:	495d      	ldr	r1, [pc, #372]	; (8003840 <HAL_RCC_OscConfig+0x628>)
 80036cc:	400a      	ands	r2, r1
 80036ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d0:	f7fd fea2 	bl	8001418 <HAL_GetTick>
 80036d4:	0003      	movs	r3, r0
 80036d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036da:	f7fd fe9d 	bl	8001418 <HAL_GetTick>
 80036de:	0002      	movs	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e09d      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ec:	4b50      	ldr	r3, [pc, #320]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	2380      	movs	r3, #128	; 0x80
 80036f2:	049b      	lsls	r3, r3, #18
 80036f4:	4013      	ands	r3, r2
 80036f6:	d1f0      	bne.n	80036da <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036f8:	4b4d      	ldr	r3, [pc, #308]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	4a51      	ldr	r2, [pc, #324]	; (8003844 <HAL_RCC_OscConfig+0x62c>)
 80036fe:	4013      	ands	r3, r2
 8003700:	0019      	movs	r1, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1a      	ldr	r2, [r3, #32]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003710:	021b      	lsls	r3, r3, #8
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003724:	431a      	orrs	r2, r3
 8003726:	4b42      	ldr	r3, [pc, #264]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003728:	430a      	orrs	r2, r1
 800372a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800372c:	4b40      	ldr	r3, [pc, #256]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	4b3f      	ldr	r3, [pc, #252]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003732:	2180      	movs	r1, #128	; 0x80
 8003734:	0449      	lsls	r1, r1, #17
 8003736:	430a      	orrs	r2, r1
 8003738:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800373a:	4b3d      	ldr	r3, [pc, #244]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	4b3c      	ldr	r3, [pc, #240]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003740:	2180      	movs	r1, #128	; 0x80
 8003742:	0549      	lsls	r1, r1, #21
 8003744:	430a      	orrs	r2, r1
 8003746:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003748:	f7fd fe66 	bl	8001418 <HAL_GetTick>
 800374c:	0003      	movs	r3, r0
 800374e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003750:	e008      	b.n	8003764 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003752:	f7fd fe61 	bl	8001418 <HAL_GetTick>
 8003756:	0002      	movs	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d901      	bls.n	8003764 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e061      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003764:	4b32      	ldr	r3, [pc, #200]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	2380      	movs	r3, #128	; 0x80
 800376a:	049b      	lsls	r3, r3, #18
 800376c:	4013      	ands	r3, r2
 800376e:	d0f0      	beq.n	8003752 <HAL_RCC_OscConfig+0x53a>
 8003770:	e059      	b.n	8003826 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003772:	4b2f      	ldr	r3, [pc, #188]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	4b2e      	ldr	r3, [pc, #184]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 8003778:	4931      	ldr	r1, [pc, #196]	; (8003840 <HAL_RCC_OscConfig+0x628>)
 800377a:	400a      	ands	r2, r1
 800377c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377e:	f7fd fe4b 	bl	8001418 <HAL_GetTick>
 8003782:	0003      	movs	r3, r0
 8003784:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003788:	f7fd fe46 	bl	8001418 <HAL_GetTick>
 800378c:	0002      	movs	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e046      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800379a:	4b25      	ldr	r3, [pc, #148]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	2380      	movs	r3, #128	; 0x80
 80037a0:	049b      	lsls	r3, r3, #18
 80037a2:	4013      	ands	r3, r2
 80037a4:	d1f0      	bne.n	8003788 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80037a6:	4b22      	ldr	r3, [pc, #136]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80037a8:	68da      	ldr	r2, [r3, #12]
 80037aa:	4b21      	ldr	r3, [pc, #132]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80037ac:	4926      	ldr	r1, [pc, #152]	; (8003848 <HAL_RCC_OscConfig+0x630>)
 80037ae:	400a      	ands	r2, r1
 80037b0:	60da      	str	r2, [r3, #12]
 80037b2:	e038      	b.n	8003826 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e033      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80037c0:	4b1b      	ldr	r3, [pc, #108]	; (8003830 <HAL_RCC_OscConfig+0x618>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2203      	movs	r2, #3
 80037ca:	401a      	ands	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d126      	bne.n	8003822 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	2270      	movs	r2, #112	; 0x70
 80037d8:	401a      	ands	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037de:	429a      	cmp	r2, r3
 80037e0:	d11f      	bne.n	8003822 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	23fe      	movs	r3, #254	; 0xfe
 80037e6:	01db      	lsls	r3, r3, #7
 80037e8:	401a      	ands	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ee:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d116      	bne.n	8003822 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	23f8      	movs	r3, #248	; 0xf8
 80037f8:	039b      	lsls	r3, r3, #14
 80037fa:	401a      	ands	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003800:	429a      	cmp	r2, r3
 8003802:	d10e      	bne.n	8003822 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	23e0      	movs	r3, #224	; 0xe0
 8003808:	051b      	lsls	r3, r3, #20
 800380a:	401a      	ands	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003810:	429a      	cmp	r2, r3
 8003812:	d106      	bne.n	8003822 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	0f5b      	lsrs	r3, r3, #29
 8003818:	075a      	lsls	r2, r3, #29
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800381e:	429a      	cmp	r2, r3
 8003820:	d001      	beq.n	8003826 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e000      	b.n	8003828 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	0018      	movs	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	b008      	add	sp, #32
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40021000 	.word	0x40021000
 8003834:	40007000 	.word	0x40007000
 8003838:	00001388 	.word	0x00001388
 800383c:	efffffff 	.word	0xefffffff
 8003840:	feffffff 	.word	0xfeffffff
 8003844:	11c1808c 	.word	0x11c1808c
 8003848:	eefefffc 	.word	0xeefefffc

0800384c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d101      	bne.n	8003860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0e9      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003860:	4b76      	ldr	r3, [pc, #472]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2207      	movs	r2, #7
 8003866:	4013      	ands	r3, r2
 8003868:	683a      	ldr	r2, [r7, #0]
 800386a:	429a      	cmp	r2, r3
 800386c:	d91e      	bls.n	80038ac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800386e:	4b73      	ldr	r3, [pc, #460]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2207      	movs	r2, #7
 8003874:	4393      	bics	r3, r2
 8003876:	0019      	movs	r1, r3
 8003878:	4b70      	ldr	r3, [pc, #448]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003880:	f7fd fdca 	bl	8001418 <HAL_GetTick>
 8003884:	0003      	movs	r3, r0
 8003886:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003888:	e009      	b.n	800389e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800388a:	f7fd fdc5 	bl	8001418 <HAL_GetTick>
 800388e:	0002      	movs	r2, r0
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	4a6a      	ldr	r2, [pc, #424]	; (8003a40 <HAL_RCC_ClockConfig+0x1f4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d901      	bls.n	800389e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e0ca      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800389e:	4b67      	ldr	r3, [pc, #412]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2207      	movs	r2, #7
 80038a4:	4013      	ands	r3, r2
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d1ee      	bne.n	800388a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2202      	movs	r2, #2
 80038b2:	4013      	ands	r3, r2
 80038b4:	d015      	beq.n	80038e2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2204      	movs	r2, #4
 80038bc:	4013      	ands	r3, r2
 80038be:	d006      	beq.n	80038ce <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80038c0:	4b60      	ldr	r3, [pc, #384]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 80038c2:	689a      	ldr	r2, [r3, #8]
 80038c4:	4b5f      	ldr	r3, [pc, #380]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 80038c6:	21e0      	movs	r1, #224	; 0xe0
 80038c8:	01c9      	lsls	r1, r1, #7
 80038ca:	430a      	orrs	r2, r1
 80038cc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038ce:	4b5d      	ldr	r3, [pc, #372]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	4a5d      	ldr	r2, [pc, #372]	; (8003a48 <HAL_RCC_ClockConfig+0x1fc>)
 80038d4:	4013      	ands	r3, r2
 80038d6:	0019      	movs	r1, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	4b59      	ldr	r3, [pc, #356]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 80038de:	430a      	orrs	r2, r1
 80038e0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2201      	movs	r2, #1
 80038e8:	4013      	ands	r3, r2
 80038ea:	d057      	beq.n	800399c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d107      	bne.n	8003904 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038f4:	4b53      	ldr	r3, [pc, #332]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	2380      	movs	r3, #128	; 0x80
 80038fa:	029b      	lsls	r3, r3, #10
 80038fc:	4013      	ands	r3, r2
 80038fe:	d12b      	bne.n	8003958 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e097      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b02      	cmp	r3, #2
 800390a:	d107      	bne.n	800391c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800390c:	4b4d      	ldr	r3, [pc, #308]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	2380      	movs	r3, #128	; 0x80
 8003912:	049b      	lsls	r3, r3, #18
 8003914:	4013      	ands	r3, r2
 8003916:	d11f      	bne.n	8003958 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e08b      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d107      	bne.n	8003934 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003924:	4b47      	ldr	r3, [pc, #284]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	2380      	movs	r3, #128	; 0x80
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	4013      	ands	r3, r2
 800392e:	d113      	bne.n	8003958 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e07f      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	2b03      	cmp	r3, #3
 800393a:	d106      	bne.n	800394a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800393c:	4b41      	ldr	r3, [pc, #260]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 800393e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003940:	2202      	movs	r2, #2
 8003942:	4013      	ands	r3, r2
 8003944:	d108      	bne.n	8003958 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e074      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800394a:	4b3e      	ldr	r3, [pc, #248]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 800394c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800394e:	2202      	movs	r2, #2
 8003950:	4013      	ands	r3, r2
 8003952:	d101      	bne.n	8003958 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e06d      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003958:	4b3a      	ldr	r3, [pc, #232]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	2207      	movs	r2, #7
 800395e:	4393      	bics	r3, r2
 8003960:	0019      	movs	r1, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	4b37      	ldr	r3, [pc, #220]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 8003968:	430a      	orrs	r2, r1
 800396a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800396c:	f7fd fd54 	bl	8001418 <HAL_GetTick>
 8003970:	0003      	movs	r3, r0
 8003972:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003974:	e009      	b.n	800398a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003976:	f7fd fd4f 	bl	8001418 <HAL_GetTick>
 800397a:	0002      	movs	r2, r0
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	4a2f      	ldr	r2, [pc, #188]	; (8003a40 <HAL_RCC_ClockConfig+0x1f4>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d901      	bls.n	800398a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e054      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398a:	4b2e      	ldr	r3, [pc, #184]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	2238      	movs	r2, #56	; 0x38
 8003990:	401a      	ands	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	429a      	cmp	r2, r3
 800399a:	d1ec      	bne.n	8003976 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800399c:	4b27      	ldr	r3, [pc, #156]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2207      	movs	r2, #7
 80039a2:	4013      	ands	r3, r2
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d21e      	bcs.n	80039e8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039aa:	4b24      	ldr	r3, [pc, #144]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2207      	movs	r2, #7
 80039b0:	4393      	bics	r3, r2
 80039b2:	0019      	movs	r1, r3
 80039b4:	4b21      	ldr	r3, [pc, #132]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80039bc:	f7fd fd2c 	bl	8001418 <HAL_GetTick>
 80039c0:	0003      	movs	r3, r0
 80039c2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80039c4:	e009      	b.n	80039da <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c6:	f7fd fd27 	bl	8001418 <HAL_GetTick>
 80039ca:	0002      	movs	r2, r0
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	4a1b      	ldr	r2, [pc, #108]	; (8003a40 <HAL_RCC_ClockConfig+0x1f4>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e02c      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80039da:	4b18      	ldr	r3, [pc, #96]	; (8003a3c <HAL_RCC_ClockConfig+0x1f0>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2207      	movs	r2, #7
 80039e0:	4013      	ands	r3, r2
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d1ee      	bne.n	80039c6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2204      	movs	r2, #4
 80039ee:	4013      	ands	r3, r2
 80039f0:	d009      	beq.n	8003a06 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80039f2:	4b14      	ldr	r3, [pc, #80]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	4a15      	ldr	r2, [pc, #84]	; (8003a4c <HAL_RCC_ClockConfig+0x200>)
 80039f8:	4013      	ands	r3, r2
 80039fa:	0019      	movs	r1, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68da      	ldr	r2, [r3, #12]
 8003a00:	4b10      	ldr	r3, [pc, #64]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 8003a02:	430a      	orrs	r2, r1
 8003a04:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003a06:	f000 f829 	bl	8003a5c <HAL_RCC_GetSysClockFreq>
 8003a0a:	0001      	movs	r1, r0
 8003a0c:	4b0d      	ldr	r3, [pc, #52]	; (8003a44 <HAL_RCC_ClockConfig+0x1f8>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	0a1b      	lsrs	r3, r3, #8
 8003a12:	220f      	movs	r2, #15
 8003a14:	401a      	ands	r2, r3
 8003a16:	4b0e      	ldr	r3, [pc, #56]	; (8003a50 <HAL_RCC_ClockConfig+0x204>)
 8003a18:	0092      	lsls	r2, r2, #2
 8003a1a:	58d3      	ldr	r3, [r2, r3]
 8003a1c:	221f      	movs	r2, #31
 8003a1e:	4013      	ands	r3, r2
 8003a20:	000a      	movs	r2, r1
 8003a22:	40da      	lsrs	r2, r3
 8003a24:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <HAL_RCC_ClockConfig+0x208>)
 8003a26:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a28:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <HAL_RCC_ClockConfig+0x20c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f7fd fc97 	bl	8001360 <HAL_InitTick>
 8003a32:	0003      	movs	r3, r0
}
 8003a34:	0018      	movs	r0, r3
 8003a36:	46bd      	mov	sp, r7
 8003a38:	b004      	add	sp, #16
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40022000 	.word	0x40022000
 8003a40:	00001388 	.word	0x00001388
 8003a44:	40021000 	.word	0x40021000
 8003a48:	fffff0ff 	.word	0xfffff0ff
 8003a4c:	ffff8fff 	.word	0xffff8fff
 8003a50:	08006f7c 	.word	0x08006f7c
 8003a54:	20000000 	.word	0x20000000
 8003a58:	20000004 	.word	0x20000004

08003a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a62:	4b3c      	ldr	r3, [pc, #240]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	2238      	movs	r2, #56	; 0x38
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d10f      	bne.n	8003a8c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003a6c:	4b39      	ldr	r3, [pc, #228]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	0adb      	lsrs	r3, r3, #11
 8003a72:	2207      	movs	r2, #7
 8003a74:	4013      	ands	r3, r2
 8003a76:	2201      	movs	r2, #1
 8003a78:	409a      	lsls	r2, r3
 8003a7a:	0013      	movs	r3, r2
 8003a7c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003a7e:	6839      	ldr	r1, [r7, #0]
 8003a80:	4835      	ldr	r0, [pc, #212]	; (8003b58 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a82:	f7fc fb51 	bl	8000128 <__udivsi3>
 8003a86:	0003      	movs	r3, r0
 8003a88:	613b      	str	r3, [r7, #16]
 8003a8a:	e05d      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a8c:	4b31      	ldr	r3, [pc, #196]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2238      	movs	r2, #56	; 0x38
 8003a92:	4013      	ands	r3, r2
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d102      	bne.n	8003a9e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a98:	4b30      	ldr	r3, [pc, #192]	; (8003b5c <HAL_RCC_GetSysClockFreq+0x100>)
 8003a9a:	613b      	str	r3, [r7, #16]
 8003a9c:	e054      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a9e:	4b2d      	ldr	r3, [pc, #180]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	2238      	movs	r2, #56	; 0x38
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	2b10      	cmp	r3, #16
 8003aa8:	d138      	bne.n	8003b1c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003aaa:	4b2a      	ldr	r3, [pc, #168]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	2203      	movs	r2, #3
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ab4:	4b27      	ldr	r3, [pc, #156]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	091b      	lsrs	r3, r3, #4
 8003aba:	2207      	movs	r2, #7
 8003abc:	4013      	ands	r3, r2
 8003abe:	3301      	adds	r3, #1
 8003ac0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2b03      	cmp	r3, #3
 8003ac6:	d10d      	bne.n	8003ae4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ac8:	68b9      	ldr	r1, [r7, #8]
 8003aca:	4824      	ldr	r0, [pc, #144]	; (8003b5c <HAL_RCC_GetSysClockFreq+0x100>)
 8003acc:	f7fc fb2c 	bl	8000128 <__udivsi3>
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	0019      	movs	r1, r3
 8003ad4:	4b1f      	ldr	r3, [pc, #124]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	0a1b      	lsrs	r3, r3, #8
 8003ada:	227f      	movs	r2, #127	; 0x7f
 8003adc:	4013      	ands	r3, r2
 8003ade:	434b      	muls	r3, r1
 8003ae0:	617b      	str	r3, [r7, #20]
        break;
 8003ae2:	e00d      	b.n	8003b00 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ae4:	68b9      	ldr	r1, [r7, #8]
 8003ae6:	481c      	ldr	r0, [pc, #112]	; (8003b58 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003ae8:	f7fc fb1e 	bl	8000128 <__udivsi3>
 8003aec:	0003      	movs	r3, r0
 8003aee:	0019      	movs	r1, r3
 8003af0:	4b18      	ldr	r3, [pc, #96]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	0a1b      	lsrs	r3, r3, #8
 8003af6:	227f      	movs	r2, #127	; 0x7f
 8003af8:	4013      	ands	r3, r2
 8003afa:	434b      	muls	r3, r1
 8003afc:	617b      	str	r3, [r7, #20]
        break;
 8003afe:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003b00:	4b14      	ldr	r3, [pc, #80]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	0f5b      	lsrs	r3, r3, #29
 8003b06:	2207      	movs	r2, #7
 8003b08:	4013      	ands	r3, r2
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	6978      	ldr	r0, [r7, #20]
 8003b12:	f7fc fb09 	bl	8000128 <__udivsi3>
 8003b16:	0003      	movs	r3, r0
 8003b18:	613b      	str	r3, [r7, #16]
 8003b1a:	e015      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003b1c:	4b0d      	ldr	r3, [pc, #52]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2238      	movs	r2, #56	; 0x38
 8003b22:	4013      	ands	r3, r2
 8003b24:	2b20      	cmp	r3, #32
 8003b26:	d103      	bne.n	8003b30 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003b28:	2380      	movs	r3, #128	; 0x80
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	613b      	str	r3, [r7, #16]
 8003b2e:	e00b      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003b30:	4b08      	ldr	r3, [pc, #32]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	2238      	movs	r2, #56	; 0x38
 8003b36:	4013      	ands	r3, r2
 8003b38:	2b18      	cmp	r3, #24
 8003b3a:	d103      	bne.n	8003b44 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003b3c:	23fa      	movs	r3, #250	; 0xfa
 8003b3e:	01db      	lsls	r3, r3, #7
 8003b40:	613b      	str	r3, [r7, #16]
 8003b42:	e001      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003b48:	693b      	ldr	r3, [r7, #16]
}
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	b006      	add	sp, #24
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	46c0      	nop			; (mov r8, r8)
 8003b54:	40021000 	.word	0x40021000
 8003b58:	00f42400 	.word	0x00f42400
 8003b5c:	007a1200 	.word	0x007a1200

08003b60 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b64:	4b02      	ldr	r3, [pc, #8]	; (8003b70 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b66:	681b      	ldr	r3, [r3, #0]
}
 8003b68:	0018      	movs	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	20000000 	.word	0x20000000

08003b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b74:	b5b0      	push	{r4, r5, r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003b78:	f7ff fff2 	bl	8003b60 <HAL_RCC_GetHCLKFreq>
 8003b7c:	0004      	movs	r4, r0
 8003b7e:	f7ff fb3f 	bl	8003200 <LL_RCC_GetAPB1Prescaler>
 8003b82:	0003      	movs	r3, r0
 8003b84:	0b1a      	lsrs	r2, r3, #12
 8003b86:	4b05      	ldr	r3, [pc, #20]	; (8003b9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b88:	0092      	lsls	r2, r2, #2
 8003b8a:	58d3      	ldr	r3, [r2, r3]
 8003b8c:	221f      	movs	r2, #31
 8003b8e:	4013      	ands	r3, r2
 8003b90:	40dc      	lsrs	r4, r3
 8003b92:	0023      	movs	r3, r4
}
 8003b94:	0018      	movs	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bdb0      	pop	{r4, r5, r7, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	08006fbc 	.word	0x08006fbc

08003ba0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003ba8:	2313      	movs	r3, #19
 8003baa:	18fb      	adds	r3, r7, r3
 8003bac:	2200      	movs	r2, #0
 8003bae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bb0:	2312      	movs	r3, #18
 8003bb2:	18fb      	adds	r3, r7, r3
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	2380      	movs	r3, #128	; 0x80
 8003bbe:	029b      	lsls	r3, r3, #10
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d100      	bne.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003bc4:	e0a3      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bc6:	2011      	movs	r0, #17
 8003bc8:	183b      	adds	r3, r7, r0
 8003bca:	2200      	movs	r2, #0
 8003bcc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bce:	4bc3      	ldr	r3, [pc, #780]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bd2:	2380      	movs	r3, #128	; 0x80
 8003bd4:	055b      	lsls	r3, r3, #21
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	d110      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bda:	4bc0      	ldr	r3, [pc, #768]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bde:	4bbf      	ldr	r3, [pc, #764]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003be0:	2180      	movs	r1, #128	; 0x80
 8003be2:	0549      	lsls	r1, r1, #21
 8003be4:	430a      	orrs	r2, r1
 8003be6:	63da      	str	r2, [r3, #60]	; 0x3c
 8003be8:	4bbc      	ldr	r3, [pc, #752]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bec:	2380      	movs	r3, #128	; 0x80
 8003bee:	055b      	lsls	r3, r3, #21
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	60bb      	str	r3, [r7, #8]
 8003bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bf6:	183b      	adds	r3, r7, r0
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bfc:	4bb8      	ldr	r3, [pc, #736]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4bb7      	ldr	r3, [pc, #732]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003c02:	2180      	movs	r1, #128	; 0x80
 8003c04:	0049      	lsls	r1, r1, #1
 8003c06:	430a      	orrs	r2, r1
 8003c08:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c0a:	f7fd fc05 	bl	8001418 <HAL_GetTick>
 8003c0e:	0003      	movs	r3, r0
 8003c10:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c12:	e00b      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c14:	f7fd fc00 	bl	8001418 <HAL_GetTick>
 8003c18:	0002      	movs	r2, r0
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d904      	bls.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003c22:	2313      	movs	r3, #19
 8003c24:	18fb      	adds	r3, r7, r3
 8003c26:	2203      	movs	r2, #3
 8003c28:	701a      	strb	r2, [r3, #0]
        break;
 8003c2a:	e005      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c2c:	4bac      	ldr	r3, [pc, #688]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	4013      	ands	r3, r2
 8003c36:	d0ed      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003c38:	2313      	movs	r3, #19
 8003c3a:	18fb      	adds	r3, r7, r3
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d154      	bne.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c42:	4ba6      	ldr	r3, [pc, #664]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c46:	23c0      	movs	r3, #192	; 0xc0
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d019      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c58:	697a      	ldr	r2, [r7, #20]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d014      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c5e:	4b9f      	ldr	r3, [pc, #636]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c62:	4aa0      	ldr	r2, [pc, #640]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003c64:	4013      	ands	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c68:	4b9c      	ldr	r3, [pc, #624]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c6c:	4b9b      	ldr	r3, [pc, #620]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c6e:	2180      	movs	r1, #128	; 0x80
 8003c70:	0249      	lsls	r1, r1, #9
 8003c72:	430a      	orrs	r2, r1
 8003c74:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c76:	4b99      	ldr	r3, [pc, #612]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c78:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c7a:	4b98      	ldr	r3, [pc, #608]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c7c:	499a      	ldr	r1, [pc, #616]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8003c7e:	400a      	ands	r2, r1
 8003c80:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c82:	4b96      	ldr	r3, [pc, #600]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d016      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c90:	f7fd fbc2 	bl	8001418 <HAL_GetTick>
 8003c94:	0003      	movs	r3, r0
 8003c96:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c98:	e00c      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c9a:	f7fd fbbd 	bl	8001418 <HAL_GetTick>
 8003c9e:	0002      	movs	r2, r0
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	4a91      	ldr	r2, [pc, #580]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d904      	bls.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003caa:	2313      	movs	r3, #19
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2203      	movs	r2, #3
 8003cb0:	701a      	strb	r2, [r3, #0]
            break;
 8003cb2:	e004      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cb4:	4b89      	ldr	r3, [pc, #548]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb8:	2202      	movs	r2, #2
 8003cba:	4013      	ands	r3, r2
 8003cbc:	d0ed      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003cbe:	2313      	movs	r3, #19
 8003cc0:	18fb      	adds	r3, r7, r3
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10a      	bne.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cc8:	4b84      	ldr	r3, [pc, #528]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ccc:	4a85      	ldr	r2, [pc, #532]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003cce:	4013      	ands	r3, r2
 8003cd0:	0019      	movs	r1, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cd6:	4b81      	ldr	r3, [pc, #516]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	65da      	str	r2, [r3, #92]	; 0x5c
 8003cdc:	e00c      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cde:	2312      	movs	r3, #18
 8003ce0:	18fb      	adds	r3, r7, r3
 8003ce2:	2213      	movs	r2, #19
 8003ce4:	18ba      	adds	r2, r7, r2
 8003ce6:	7812      	ldrb	r2, [r2, #0]
 8003ce8:	701a      	strb	r2, [r3, #0]
 8003cea:	e005      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cec:	2312      	movs	r3, #18
 8003cee:	18fb      	adds	r3, r7, r3
 8003cf0:	2213      	movs	r2, #19
 8003cf2:	18ba      	adds	r2, r7, r2
 8003cf4:	7812      	ldrb	r2, [r2, #0]
 8003cf6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cf8:	2311      	movs	r3, #17
 8003cfa:	18fb      	adds	r3, r7, r3
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d105      	bne.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d02:	4b76      	ldr	r3, [pc, #472]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d06:	4b75      	ldr	r3, [pc, #468]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d08:	4979      	ldr	r1, [pc, #484]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8003d0a:	400a      	ands	r2, r1
 8003d0c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2201      	movs	r2, #1
 8003d14:	4013      	ands	r3, r2
 8003d16:	d009      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d18:	4b70      	ldr	r3, [pc, #448]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d1c:	2203      	movs	r2, #3
 8003d1e:	4393      	bics	r3, r2
 8003d20:	0019      	movs	r1, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	4b6d      	ldr	r3, [pc, #436]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2202      	movs	r2, #2
 8003d32:	4013      	ands	r3, r2
 8003d34:	d009      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d36:	4b69      	ldr	r3, [pc, #420]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3a:	220c      	movs	r2, #12
 8003d3c:	4393      	bics	r3, r2
 8003d3e:	0019      	movs	r1, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689a      	ldr	r2, [r3, #8]
 8003d44:	4b65      	ldr	r3, [pc, #404]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d46:	430a      	orrs	r2, r1
 8003d48:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2210      	movs	r2, #16
 8003d50:	4013      	ands	r3, r2
 8003d52:	d009      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d54:	4b61      	ldr	r3, [pc, #388]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d58:	4a66      	ldr	r2, [pc, #408]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	0019      	movs	r1, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	4b5e      	ldr	r3, [pc, #376]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d64:	430a      	orrs	r2, r1
 8003d66:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	2380      	movs	r3, #128	; 0x80
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4013      	ands	r3, r2
 8003d72:	d009      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d74:	4b59      	ldr	r3, [pc, #356]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d78:	4a5f      	ldr	r2, [pc, #380]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	0019      	movs	r1, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	699a      	ldr	r2, [r3, #24]
 8003d82:	4b56      	ldr	r3, [pc, #344]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d84:	430a      	orrs	r2, r1
 8003d86:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	2380      	movs	r3, #128	; 0x80
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	4013      	ands	r3, r2
 8003d92:	d009      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d94:	4b51      	ldr	r3, [pc, #324]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d98:	4a58      	ldr	r2, [pc, #352]	; (8003efc <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	0019      	movs	r1, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	4b4e      	ldr	r3, [pc, #312]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003da4:	430a      	orrs	r2, r1
 8003da6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2220      	movs	r2, #32
 8003dae:	4013      	ands	r3, r2
 8003db0:	d009      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003db2:	4b4a      	ldr	r3, [pc, #296]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db6:	4a52      	ldr	r2, [pc, #328]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8003db8:	4013      	ands	r3, r2
 8003dba:	0019      	movs	r1, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	4b46      	ldr	r3, [pc, #280]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	2380      	movs	r3, #128	; 0x80
 8003dcc:	01db      	lsls	r3, r3, #7
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d015      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dd2:	4b42      	ldr	r3, [pc, #264]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	0899      	lsrs	r1, r3, #2
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1a      	ldr	r2, [r3, #32]
 8003dde:	4b3f      	ldr	r3, [pc, #252]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003de0:	430a      	orrs	r2, r1
 8003de2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1a      	ldr	r2, [r3, #32]
 8003de8:	2380      	movs	r3, #128	; 0x80
 8003dea:	05db      	lsls	r3, r3, #23
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d106      	bne.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003df0:	4b3a      	ldr	r3, [pc, #232]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003df2:	68da      	ldr	r2, [r3, #12]
 8003df4:	4b39      	ldr	r3, [pc, #228]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003df6:	2180      	movs	r1, #128	; 0x80
 8003df8:	0249      	lsls	r1, r1, #9
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	2380      	movs	r3, #128	; 0x80
 8003e04:	031b      	lsls	r3, r3, #12
 8003e06:	4013      	ands	r3, r2
 8003e08:	d009      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e0a:	4b34      	ldr	r3, [pc, #208]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e0e:	2240      	movs	r2, #64	; 0x40
 8003e10:	4393      	bics	r3, r2
 8003e12:	0019      	movs	r1, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e18:	4b30      	ldr	r3, [pc, #192]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	2380      	movs	r3, #128	; 0x80
 8003e24:	039b      	lsls	r3, r3, #14
 8003e26:	4013      	ands	r3, r2
 8003e28:	d016      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003e2a:	4b2c      	ldr	r3, [pc, #176]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2e:	4a35      	ldr	r2, [pc, #212]	; (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	0019      	movs	r1, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e38:	4b28      	ldr	r3, [pc, #160]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e42:	2380      	movs	r3, #128	; 0x80
 8003e44:	03db      	lsls	r3, r3, #15
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d106      	bne.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003e4a:	4b24      	ldr	r3, [pc, #144]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e4c:	68da      	ldr	r2, [r3, #12]
 8003e4e:	4b23      	ldr	r3, [pc, #140]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e50:	2180      	movs	r1, #128	; 0x80
 8003e52:	0449      	lsls	r1, r1, #17
 8003e54:	430a      	orrs	r2, r1
 8003e56:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	2380      	movs	r3, #128	; 0x80
 8003e5e:	03db      	lsls	r3, r3, #15
 8003e60:	4013      	ands	r3, r2
 8003e62:	d016      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003e64:	4b1d      	ldr	r3, [pc, #116]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e68:	4a27      	ldr	r2, [pc, #156]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	0019      	movs	r1, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e72:	4b1a      	ldr	r3, [pc, #104]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e74:	430a      	orrs	r2, r1
 8003e76:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e7c:	2380      	movs	r3, #128	; 0x80
 8003e7e:	045b      	lsls	r3, r3, #17
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d106      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003e84:	4b15      	ldr	r3, [pc, #84]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	4b14      	ldr	r3, [pc, #80]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e8a:	2180      	movs	r1, #128	; 0x80
 8003e8c:	0449      	lsls	r1, r1, #17
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	2380      	movs	r3, #128	; 0x80
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	d016      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003e9e:	4b0f      	ldr	r3, [pc, #60]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ea2:	4a1a      	ldr	r2, [pc, #104]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	0019      	movs	r1, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	695a      	ldr	r2, [r3, #20]
 8003eac:	4b0b      	ldr	r3, [pc, #44]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695a      	ldr	r2, [r3, #20]
 8003eb6:	2380      	movs	r3, #128	; 0x80
 8003eb8:	01db      	lsls	r3, r3, #7
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d106      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003ebe:	4b07      	ldr	r3, [pc, #28]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ec0:	68da      	ldr	r2, [r3, #12]
 8003ec2:	4b06      	ldr	r3, [pc, #24]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ec4:	2180      	movs	r1, #128	; 0x80
 8003ec6:	0249      	lsls	r1, r1, #9
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003ecc:	2312      	movs	r3, #18
 8003ece:	18fb      	adds	r3, r7, r3
 8003ed0:	781b      	ldrb	r3, [r3, #0]
}
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	b006      	add	sp, #24
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	40007000 	.word	0x40007000
 8003ee4:	fffffcff 	.word	0xfffffcff
 8003ee8:	fffeffff 	.word	0xfffeffff
 8003eec:	00001388 	.word	0x00001388
 8003ef0:	efffffff 	.word	0xefffffff
 8003ef4:	fffff3ff 	.word	0xfffff3ff
 8003ef8:	fff3ffff 	.word	0xfff3ffff
 8003efc:	ffcfffff 	.word	0xffcfffff
 8003f00:	ffffcfff 	.word	0xffffcfff
 8003f04:	ffbfffff 	.word	0xffbfffff
 8003f08:	feffffff 	.word	0xfeffffff
 8003f0c:	ffff3fff 	.word	0xffff3fff

08003f10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e04a      	b.n	8003fb8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	223d      	movs	r2, #61	; 0x3d
 8003f26:	5c9b      	ldrb	r3, [r3, r2]
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d107      	bne.n	8003f3e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	223c      	movs	r2, #60	; 0x3c
 8003f32:	2100      	movs	r1, #0
 8003f34:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f7fd f893 	bl	8001064 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	223d      	movs	r2, #61	; 0x3d
 8003f42:	2102      	movs	r1, #2
 8003f44:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	0019      	movs	r1, r3
 8003f50:	0010      	movs	r0, r2
 8003f52:	f000 fcd9 	bl	8004908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2248      	movs	r2, #72	; 0x48
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	223e      	movs	r2, #62	; 0x3e
 8003f62:	2101      	movs	r1, #1
 8003f64:	5499      	strb	r1, [r3, r2]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	223f      	movs	r2, #63	; 0x3f
 8003f6a:	2101      	movs	r1, #1
 8003f6c:	5499      	strb	r1, [r3, r2]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2240      	movs	r2, #64	; 0x40
 8003f72:	2101      	movs	r1, #1
 8003f74:	5499      	strb	r1, [r3, r2]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2241      	movs	r2, #65	; 0x41
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	5499      	strb	r1, [r3, r2]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2242      	movs	r2, #66	; 0x42
 8003f82:	2101      	movs	r1, #1
 8003f84:	5499      	strb	r1, [r3, r2]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2243      	movs	r2, #67	; 0x43
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2244      	movs	r2, #68	; 0x44
 8003f92:	2101      	movs	r1, #1
 8003f94:	5499      	strb	r1, [r3, r2]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2245      	movs	r2, #69	; 0x45
 8003f9a:	2101      	movs	r1, #1
 8003f9c:	5499      	strb	r1, [r3, r2]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2246      	movs	r2, #70	; 0x46
 8003fa2:	2101      	movs	r1, #1
 8003fa4:	5499      	strb	r1, [r3, r2]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2247      	movs	r2, #71	; 0x47
 8003faa:	2101      	movs	r1, #1
 8003fac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	223d      	movs	r2, #61	; 0x3d
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	0018      	movs	r0, r3
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	b002      	add	sp, #8
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	223d      	movs	r2, #61	; 0x3d
 8003fcc:	5c9b      	ldrb	r3, [r3, r2]
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d001      	beq.n	8003fd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e042      	b.n	800405e <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	223d      	movs	r2, #61	; 0x3d
 8003fdc:	2102      	movs	r1, #2
 8003fde:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68da      	ldr	r2, [r3, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2101      	movs	r1, #1
 8003fec:	430a      	orrs	r2, r1
 8003fee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a1c      	ldr	r2, [pc, #112]	; (8004068 <HAL_TIM_Base_Start_IT+0xa8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d00f      	beq.n	800401a <HAL_TIM_Base_Start_IT+0x5a>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	2380      	movs	r3, #128	; 0x80
 8004000:	05db      	lsls	r3, r3, #23
 8004002:	429a      	cmp	r2, r3
 8004004:	d009      	beq.n	800401a <HAL_TIM_Base_Start_IT+0x5a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a18      	ldr	r2, [pc, #96]	; (800406c <HAL_TIM_Base_Start_IT+0xac>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d004      	beq.n	800401a <HAL_TIM_Base_Start_IT+0x5a>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a16      	ldr	r2, [pc, #88]	; (8004070 <HAL_TIM_Base_Start_IT+0xb0>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d116      	bne.n	8004048 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	4a14      	ldr	r2, [pc, #80]	; (8004074 <HAL_TIM_Base_Start_IT+0xb4>)
 8004022:	4013      	ands	r3, r2
 8004024:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2b06      	cmp	r3, #6
 800402a:	d016      	beq.n	800405a <HAL_TIM_Base_Start_IT+0x9a>
 800402c:	68fa      	ldr	r2, [r7, #12]
 800402e:	2380      	movs	r3, #128	; 0x80
 8004030:	025b      	lsls	r3, r3, #9
 8004032:	429a      	cmp	r2, r3
 8004034:	d011      	beq.n	800405a <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2101      	movs	r1, #1
 8004042:	430a      	orrs	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004046:	e008      	b.n	800405a <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2101      	movs	r1, #1
 8004054:	430a      	orrs	r2, r1
 8004056:	601a      	str	r2, [r3, #0]
 8004058:	e000      	b.n	800405c <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800405a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	0018      	movs	r0, r3
 8004060:	46bd      	mov	sp, r7
 8004062:	b004      	add	sp, #16
 8004064:	bd80      	pop	{r7, pc}
 8004066:	46c0      	nop			; (mov r8, r8)
 8004068:	40012c00 	.word	0x40012c00
 800406c:	40000400 	.word	0x40000400
 8004070:	40014000 	.word	0x40014000
 8004074:	00010007 	.word	0x00010007

08004078 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e04a      	b.n	8004120 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	223d      	movs	r2, #61	; 0x3d
 800408e:	5c9b      	ldrb	r3, [r3, r2]
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d107      	bne.n	80040a6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	223c      	movs	r2, #60	; 0x3c
 800409a:	2100      	movs	r1, #0
 800409c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	0018      	movs	r0, r3
 80040a2:	f000 f841 	bl	8004128 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	223d      	movs	r2, #61	; 0x3d
 80040aa:	2102      	movs	r1, #2
 80040ac:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3304      	adds	r3, #4
 80040b6:	0019      	movs	r1, r3
 80040b8:	0010      	movs	r0, r2
 80040ba:	f000 fc25 	bl	8004908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2248      	movs	r2, #72	; 0x48
 80040c2:	2101      	movs	r1, #1
 80040c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	223e      	movs	r2, #62	; 0x3e
 80040ca:	2101      	movs	r1, #1
 80040cc:	5499      	strb	r1, [r3, r2]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	223f      	movs	r2, #63	; 0x3f
 80040d2:	2101      	movs	r1, #1
 80040d4:	5499      	strb	r1, [r3, r2]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2240      	movs	r2, #64	; 0x40
 80040da:	2101      	movs	r1, #1
 80040dc:	5499      	strb	r1, [r3, r2]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2241      	movs	r2, #65	; 0x41
 80040e2:	2101      	movs	r1, #1
 80040e4:	5499      	strb	r1, [r3, r2]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2242      	movs	r2, #66	; 0x42
 80040ea:	2101      	movs	r1, #1
 80040ec:	5499      	strb	r1, [r3, r2]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2243      	movs	r2, #67	; 0x43
 80040f2:	2101      	movs	r1, #1
 80040f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2244      	movs	r2, #68	; 0x44
 80040fa:	2101      	movs	r1, #1
 80040fc:	5499      	strb	r1, [r3, r2]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2245      	movs	r2, #69	; 0x45
 8004102:	2101      	movs	r1, #1
 8004104:	5499      	strb	r1, [r3, r2]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2246      	movs	r2, #70	; 0x46
 800410a:	2101      	movs	r1, #1
 800410c:	5499      	strb	r1, [r3, r2]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2247      	movs	r2, #71	; 0x47
 8004112:	2101      	movs	r1, #1
 8004114:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	223d      	movs	r2, #61	; 0x3d
 800411a:	2101      	movs	r1, #1
 800411c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	0018      	movs	r0, r3
 8004122:	46bd      	mov	sp, r7
 8004124:	b002      	add	sp, #8
 8004126:	bd80      	pop	{r7, pc}

08004128 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004130:	46c0      	nop			; (mov r8, r8)
 8004132:	46bd      	mov	sp, r7
 8004134:	b002      	add	sp, #8
 8004136:	bd80      	pop	{r7, pc}

08004138 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d108      	bne.n	800415a <HAL_TIM_PWM_Start+0x22>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	223e      	movs	r2, #62	; 0x3e
 800414c:	5c9b      	ldrb	r3, [r3, r2]
 800414e:	b2db      	uxtb	r3, r3
 8004150:	3b01      	subs	r3, #1
 8004152:	1e5a      	subs	r2, r3, #1
 8004154:	4193      	sbcs	r3, r2
 8004156:	b2db      	uxtb	r3, r3
 8004158:	e037      	b.n	80041ca <HAL_TIM_PWM_Start+0x92>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2b04      	cmp	r3, #4
 800415e:	d108      	bne.n	8004172 <HAL_TIM_PWM_Start+0x3a>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	223f      	movs	r2, #63	; 0x3f
 8004164:	5c9b      	ldrb	r3, [r3, r2]
 8004166:	b2db      	uxtb	r3, r3
 8004168:	3b01      	subs	r3, #1
 800416a:	1e5a      	subs	r2, r3, #1
 800416c:	4193      	sbcs	r3, r2
 800416e:	b2db      	uxtb	r3, r3
 8004170:	e02b      	b.n	80041ca <HAL_TIM_PWM_Start+0x92>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b08      	cmp	r3, #8
 8004176:	d108      	bne.n	800418a <HAL_TIM_PWM_Start+0x52>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2240      	movs	r2, #64	; 0x40
 800417c:	5c9b      	ldrb	r3, [r3, r2]
 800417e:	b2db      	uxtb	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	1e5a      	subs	r2, r3, #1
 8004184:	4193      	sbcs	r3, r2
 8004186:	b2db      	uxtb	r3, r3
 8004188:	e01f      	b.n	80041ca <HAL_TIM_PWM_Start+0x92>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b0c      	cmp	r3, #12
 800418e:	d108      	bne.n	80041a2 <HAL_TIM_PWM_Start+0x6a>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2241      	movs	r2, #65	; 0x41
 8004194:	5c9b      	ldrb	r3, [r3, r2]
 8004196:	b2db      	uxtb	r3, r3
 8004198:	3b01      	subs	r3, #1
 800419a:	1e5a      	subs	r2, r3, #1
 800419c:	4193      	sbcs	r3, r2
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	e013      	b.n	80041ca <HAL_TIM_PWM_Start+0x92>
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	2b10      	cmp	r3, #16
 80041a6:	d108      	bne.n	80041ba <HAL_TIM_PWM_Start+0x82>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2242      	movs	r2, #66	; 0x42
 80041ac:	5c9b      	ldrb	r3, [r3, r2]
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	3b01      	subs	r3, #1
 80041b2:	1e5a      	subs	r2, r3, #1
 80041b4:	4193      	sbcs	r3, r2
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	e007      	b.n	80041ca <HAL_TIM_PWM_Start+0x92>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2243      	movs	r2, #67	; 0x43
 80041be:	5c9b      	ldrb	r3, [r3, r2]
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	3b01      	subs	r3, #1
 80041c4:	1e5a      	subs	r2, r3, #1
 80041c6:	4193      	sbcs	r3, r2
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e08b      	b.n	80042ea <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d104      	bne.n	80041e2 <HAL_TIM_PWM_Start+0xaa>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	223e      	movs	r2, #62	; 0x3e
 80041dc:	2102      	movs	r1, #2
 80041de:	5499      	strb	r1, [r3, r2]
 80041e0:	e023      	b.n	800422a <HAL_TIM_PWM_Start+0xf2>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d104      	bne.n	80041f2 <HAL_TIM_PWM_Start+0xba>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	223f      	movs	r2, #63	; 0x3f
 80041ec:	2102      	movs	r1, #2
 80041ee:	5499      	strb	r1, [r3, r2]
 80041f0:	e01b      	b.n	800422a <HAL_TIM_PWM_Start+0xf2>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d104      	bne.n	8004202 <HAL_TIM_PWM_Start+0xca>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2240      	movs	r2, #64	; 0x40
 80041fc:	2102      	movs	r1, #2
 80041fe:	5499      	strb	r1, [r3, r2]
 8004200:	e013      	b.n	800422a <HAL_TIM_PWM_Start+0xf2>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b0c      	cmp	r3, #12
 8004206:	d104      	bne.n	8004212 <HAL_TIM_PWM_Start+0xda>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2241      	movs	r2, #65	; 0x41
 800420c:	2102      	movs	r1, #2
 800420e:	5499      	strb	r1, [r3, r2]
 8004210:	e00b      	b.n	800422a <HAL_TIM_PWM_Start+0xf2>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b10      	cmp	r3, #16
 8004216:	d104      	bne.n	8004222 <HAL_TIM_PWM_Start+0xea>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2242      	movs	r2, #66	; 0x42
 800421c:	2102      	movs	r1, #2
 800421e:	5499      	strb	r1, [r3, r2]
 8004220:	e003      	b.n	800422a <HAL_TIM_PWM_Start+0xf2>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2243      	movs	r2, #67	; 0x43
 8004226:	2102      	movs	r1, #2
 8004228:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6839      	ldr	r1, [r7, #0]
 8004230:	2201      	movs	r2, #1
 8004232:	0018      	movs	r0, r3
 8004234:	f000 ff56 	bl	80050e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a2d      	ldr	r2, [pc, #180]	; (80042f4 <HAL_TIM_PWM_Start+0x1bc>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d00e      	beq.n	8004260 <HAL_TIM_PWM_Start+0x128>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a2c      	ldr	r2, [pc, #176]	; (80042f8 <HAL_TIM_PWM_Start+0x1c0>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d009      	beq.n	8004260 <HAL_TIM_PWM_Start+0x128>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a2a      	ldr	r2, [pc, #168]	; (80042fc <HAL_TIM_PWM_Start+0x1c4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d004      	beq.n	8004260 <HAL_TIM_PWM_Start+0x128>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a29      	ldr	r2, [pc, #164]	; (8004300 <HAL_TIM_PWM_Start+0x1c8>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d101      	bne.n	8004264 <HAL_TIM_PWM_Start+0x12c>
 8004260:	2301      	movs	r3, #1
 8004262:	e000      	b.n	8004266 <HAL_TIM_PWM_Start+0x12e>
 8004264:	2300      	movs	r3, #0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d008      	beq.n	800427c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2180      	movs	r1, #128	; 0x80
 8004276:	0209      	lsls	r1, r1, #8
 8004278:	430a      	orrs	r2, r1
 800427a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a1c      	ldr	r2, [pc, #112]	; (80042f4 <HAL_TIM_PWM_Start+0x1bc>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d00f      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x16e>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	2380      	movs	r3, #128	; 0x80
 800428c:	05db      	lsls	r3, r3, #23
 800428e:	429a      	cmp	r2, r3
 8004290:	d009      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x16e>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a1b      	ldr	r2, [pc, #108]	; (8004304 <HAL_TIM_PWM_Start+0x1cc>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d004      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x16e>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a15      	ldr	r2, [pc, #84]	; (80042f8 <HAL_TIM_PWM_Start+0x1c0>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d116      	bne.n	80042d4 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	4a16      	ldr	r2, [pc, #88]	; (8004308 <HAL_TIM_PWM_Start+0x1d0>)
 80042ae:	4013      	ands	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2b06      	cmp	r3, #6
 80042b6:	d016      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x1ae>
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	2380      	movs	r3, #128	; 0x80
 80042bc:	025b      	lsls	r3, r3, #9
 80042be:	429a      	cmp	r2, r3
 80042c0:	d011      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2101      	movs	r1, #1
 80042ce:	430a      	orrs	r2, r1
 80042d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d2:	e008      	b.n	80042e6 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2101      	movs	r1, #1
 80042e0:	430a      	orrs	r2, r1
 80042e2:	601a      	str	r2, [r3, #0]
 80042e4:	e000      	b.n	80042e8 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e6:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	0018      	movs	r0, r3
 80042ec:	46bd      	mov	sp, r7
 80042ee:	b004      	add	sp, #16
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	46c0      	nop			; (mov r8, r8)
 80042f4:	40012c00 	.word	0x40012c00
 80042f8:	40014000 	.word	0x40014000
 80042fc:	40014400 	.word	0x40014400
 8004300:	40014800 	.word	0x40014800
 8004304:	40000400 	.word	0x40000400
 8004308:	00010007 	.word	0x00010007

0800430c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2202      	movs	r2, #2
 8004328:	4013      	ands	r3, r2
 800432a:	d021      	beq.n	8004370 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2202      	movs	r2, #2
 8004330:	4013      	ands	r3, r2
 8004332:	d01d      	beq.n	8004370 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2203      	movs	r2, #3
 800433a:	4252      	negs	r2, r2
 800433c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	2203      	movs	r2, #3
 800434c:	4013      	ands	r3, r2
 800434e:	d004      	beq.n	800435a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	0018      	movs	r0, r3
 8004354:	f000 fac0 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 8004358:	e007      	b.n	800436a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	0018      	movs	r0, r3
 800435e:	f000 fab3 	bl	80048c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	0018      	movs	r0, r3
 8004366:	f000 fabf 	bl	80048e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2204      	movs	r2, #4
 8004374:	4013      	ands	r3, r2
 8004376:	d022      	beq.n	80043be <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2204      	movs	r2, #4
 800437c:	4013      	ands	r3, r2
 800437e:	d01e      	beq.n	80043be <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2205      	movs	r2, #5
 8004386:	4252      	negs	r2, r2
 8004388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2202      	movs	r2, #2
 800438e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699a      	ldr	r2, [r3, #24]
 8004396:	23c0      	movs	r3, #192	; 0xc0
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	4013      	ands	r3, r2
 800439c:	d004      	beq.n	80043a8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	0018      	movs	r0, r3
 80043a2:	f000 fa99 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 80043a6:	e007      	b.n	80043b8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	0018      	movs	r0, r3
 80043ac:	f000 fa8c 	bl	80048c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	0018      	movs	r0, r3
 80043b4:	f000 fa98 	bl	80048e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2208      	movs	r2, #8
 80043c2:	4013      	ands	r3, r2
 80043c4:	d021      	beq.n	800440a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2208      	movs	r2, #8
 80043ca:	4013      	ands	r3, r2
 80043cc:	d01d      	beq.n	800440a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2209      	movs	r2, #9
 80043d4:	4252      	negs	r2, r2
 80043d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2204      	movs	r2, #4
 80043dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	2203      	movs	r2, #3
 80043e6:	4013      	ands	r3, r2
 80043e8:	d004      	beq.n	80043f4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	0018      	movs	r0, r3
 80043ee:	f000 fa73 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 80043f2:	e007      	b.n	8004404 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	0018      	movs	r0, r3
 80043f8:	f000 fa66 	bl	80048c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	0018      	movs	r0, r3
 8004400:	f000 fa72 	bl	80048e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	2210      	movs	r2, #16
 800440e:	4013      	ands	r3, r2
 8004410:	d022      	beq.n	8004458 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2210      	movs	r2, #16
 8004416:	4013      	ands	r3, r2
 8004418:	d01e      	beq.n	8004458 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2211      	movs	r2, #17
 8004420:	4252      	negs	r2, r2
 8004422:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2208      	movs	r2, #8
 8004428:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	69da      	ldr	r2, [r3, #28]
 8004430:	23c0      	movs	r3, #192	; 0xc0
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4013      	ands	r3, r2
 8004436:	d004      	beq.n	8004442 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	0018      	movs	r0, r3
 800443c:	f000 fa4c 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 8004440:	e007      	b.n	8004452 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	0018      	movs	r0, r3
 8004446:	f000 fa3f 	bl	80048c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	0018      	movs	r0, r3
 800444e:	f000 fa4b 	bl	80048e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2201      	movs	r2, #1
 800445c:	4013      	ands	r3, r2
 800445e:	d00c      	beq.n	800447a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2201      	movs	r2, #1
 8004464:	4013      	ands	r3, r2
 8004466:	d008      	beq.n	800447a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2202      	movs	r2, #2
 800446e:	4252      	negs	r2, r2
 8004470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	0018      	movs	r0, r3
 8004476:	f7fc fd0b 	bl	8000e90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	2280      	movs	r2, #128	; 0x80
 800447e:	4013      	ands	r3, r2
 8004480:	d104      	bne.n	800448c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	2380      	movs	r3, #128	; 0x80
 8004486:	019b      	lsls	r3, r3, #6
 8004488:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800448a:	d00b      	beq.n	80044a4 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2280      	movs	r2, #128	; 0x80
 8004490:	4013      	ands	r3, r2
 8004492:	d007      	beq.n	80044a4 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a1e      	ldr	r2, [pc, #120]	; (8004514 <HAL_TIM_IRQHandler+0x208>)
 800449a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	0018      	movs	r0, r3
 80044a0:	f000 feba 	bl	8005218 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	2380      	movs	r3, #128	; 0x80
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	4013      	ands	r3, r2
 80044ac:	d00b      	beq.n	80044c6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2280      	movs	r2, #128	; 0x80
 80044b2:	4013      	ands	r3, r2
 80044b4:	d007      	beq.n	80044c6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a17      	ldr	r2, [pc, #92]	; (8004518 <HAL_TIM_IRQHandler+0x20c>)
 80044bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	0018      	movs	r0, r3
 80044c2:	f000 feb1 	bl	8005228 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	2240      	movs	r2, #64	; 0x40
 80044ca:	4013      	ands	r3, r2
 80044cc:	d00c      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2240      	movs	r2, #64	; 0x40
 80044d2:	4013      	ands	r3, r2
 80044d4:	d008      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2241      	movs	r2, #65	; 0x41
 80044dc:	4252      	negs	r2, r2
 80044de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	0018      	movs	r0, r3
 80044e4:	f000 fa08 	bl	80048f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2220      	movs	r2, #32
 80044ec:	4013      	ands	r3, r2
 80044ee:	d00c      	beq.n	800450a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2220      	movs	r2, #32
 80044f4:	4013      	ands	r3, r2
 80044f6:	d008      	beq.n	800450a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2221      	movs	r2, #33	; 0x21
 80044fe:	4252      	negs	r2, r2
 8004500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	0018      	movs	r0, r3
 8004506:	f000 fe7f 	bl	8005208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800450a:	46c0      	nop			; (mov r8, r8)
 800450c:	46bd      	mov	sp, r7
 800450e:	b004      	add	sp, #16
 8004510:	bd80      	pop	{r7, pc}
 8004512:	46c0      	nop			; (mov r8, r8)
 8004514:	ffffdf7f 	.word	0xffffdf7f
 8004518:	fffffeff 	.word	0xfffffeff

0800451c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004528:	2317      	movs	r3, #23
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	223c      	movs	r2, #60	; 0x3c
 8004534:	5c9b      	ldrb	r3, [r3, r2]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d101      	bne.n	800453e <HAL_TIM_PWM_ConfigChannel+0x22>
 800453a:	2302      	movs	r3, #2
 800453c:	e0e5      	b.n	800470a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	223c      	movs	r2, #60	; 0x3c
 8004542:	2101      	movs	r1, #1
 8004544:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b14      	cmp	r3, #20
 800454a:	d900      	bls.n	800454e <HAL_TIM_PWM_ConfigChannel+0x32>
 800454c:	e0d1      	b.n	80046f2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	009a      	lsls	r2, r3, #2
 8004552:	4b70      	ldr	r3, [pc, #448]	; (8004714 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004554:	18d3      	adds	r3, r2, r3
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	0011      	movs	r1, r2
 8004562:	0018      	movs	r0, r3
 8004564:	f000 fa5e 	bl	8004a24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	699a      	ldr	r2, [r3, #24]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2108      	movs	r1, #8
 8004574:	430a      	orrs	r2, r1
 8004576:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	699a      	ldr	r2, [r3, #24]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2104      	movs	r1, #4
 8004584:	438a      	bics	r2, r1
 8004586:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6999      	ldr	r1, [r3, #24]
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	619a      	str	r2, [r3, #24]
      break;
 800459a:	e0af      	b.n	80046fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68ba      	ldr	r2, [r7, #8]
 80045a2:	0011      	movs	r1, r2
 80045a4:	0018      	movs	r0, r3
 80045a6:	f000 fac7 	bl	8004b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	699a      	ldr	r2, [r3, #24]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2180      	movs	r1, #128	; 0x80
 80045b6:	0109      	lsls	r1, r1, #4
 80045b8:	430a      	orrs	r2, r1
 80045ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	699a      	ldr	r2, [r3, #24]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4954      	ldr	r1, [pc, #336]	; (8004718 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80045c8:	400a      	ands	r2, r1
 80045ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6999      	ldr	r1, [r3, #24]
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	021a      	lsls	r2, r3, #8
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	619a      	str	r2, [r3, #24]
      break;
 80045e0:	e08c      	b.n	80046fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68ba      	ldr	r2, [r7, #8]
 80045e8:	0011      	movs	r1, r2
 80045ea:	0018      	movs	r0, r3
 80045ec:	f000 fb28 	bl	8004c40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	69da      	ldr	r2, [r3, #28]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2108      	movs	r1, #8
 80045fc:	430a      	orrs	r2, r1
 80045fe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	69da      	ldr	r2, [r3, #28]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2104      	movs	r1, #4
 800460c:	438a      	bics	r2, r1
 800460e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	69d9      	ldr	r1, [r3, #28]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	691a      	ldr	r2, [r3, #16]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	61da      	str	r2, [r3, #28]
      break;
 8004622:	e06b      	b.n	80046fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	0011      	movs	r1, r2
 800462c:	0018      	movs	r0, r3
 800462e:	f000 fb8f 	bl	8004d50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69da      	ldr	r2, [r3, #28]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2180      	movs	r1, #128	; 0x80
 800463e:	0109      	lsls	r1, r1, #4
 8004640:	430a      	orrs	r2, r1
 8004642:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	69da      	ldr	r2, [r3, #28]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4932      	ldr	r1, [pc, #200]	; (8004718 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004650:	400a      	ands	r2, r1
 8004652:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	69d9      	ldr	r1, [r3, #28]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	021a      	lsls	r2, r3, #8
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	430a      	orrs	r2, r1
 8004666:	61da      	str	r2, [r3, #28]
      break;
 8004668:	e048      	b.n	80046fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	0011      	movs	r1, r2
 8004672:	0018      	movs	r0, r3
 8004674:	f000 fbd6 	bl	8004e24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2108      	movs	r1, #8
 8004684:	430a      	orrs	r2, r1
 8004686:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2104      	movs	r1, #4
 8004694:	438a      	bics	r2, r1
 8004696:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	691a      	ldr	r2, [r3, #16]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80046aa:	e027      	b.n	80046fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	0011      	movs	r1, r2
 80046b4:	0018      	movs	r0, r3
 80046b6:	f000 fc15 	bl	8004ee4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2180      	movs	r1, #128	; 0x80
 80046c6:	0109      	lsls	r1, r1, #4
 80046c8:	430a      	orrs	r2, r1
 80046ca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4910      	ldr	r1, [pc, #64]	; (8004718 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80046d8:	400a      	ands	r2, r1
 80046da:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	021a      	lsls	r2, r3, #8
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80046f0:	e004      	b.n	80046fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80046f2:	2317      	movs	r3, #23
 80046f4:	18fb      	adds	r3, r7, r3
 80046f6:	2201      	movs	r2, #1
 80046f8:	701a      	strb	r2, [r3, #0]
      break;
 80046fa:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	223c      	movs	r2, #60	; 0x3c
 8004700:	2100      	movs	r1, #0
 8004702:	5499      	strb	r1, [r3, r2]

  return status;
 8004704:	2317      	movs	r3, #23
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	781b      	ldrb	r3, [r3, #0]
}
 800470a:	0018      	movs	r0, r3
 800470c:	46bd      	mov	sp, r7
 800470e:	b006      	add	sp, #24
 8004710:	bd80      	pop	{r7, pc}
 8004712:	46c0      	nop			; (mov r8, r8)
 8004714:	08006fdc 	.word	0x08006fdc
 8004718:	fffffbff 	.word	0xfffffbff

0800471c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004726:	230f      	movs	r3, #15
 8004728:	18fb      	adds	r3, r7, r3
 800472a:	2200      	movs	r2, #0
 800472c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	223c      	movs	r2, #60	; 0x3c
 8004732:	5c9b      	ldrb	r3, [r3, r2]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_TIM_ConfigClockSource+0x20>
 8004738:	2302      	movs	r3, #2
 800473a:	e0bc      	b.n	80048b6 <HAL_TIM_ConfigClockSource+0x19a>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	223c      	movs	r2, #60	; 0x3c
 8004740:	2101      	movs	r1, #1
 8004742:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	223d      	movs	r2, #61	; 0x3d
 8004748:	2102      	movs	r1, #2
 800474a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	4a5a      	ldr	r2, [pc, #360]	; (80048c0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004758:	4013      	ands	r3, r2
 800475a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	4a59      	ldr	r2, [pc, #356]	; (80048c4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004760:	4013      	ands	r3, r2
 8004762:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2280      	movs	r2, #128	; 0x80
 8004772:	0192      	lsls	r2, r2, #6
 8004774:	4293      	cmp	r3, r2
 8004776:	d040      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0xde>
 8004778:	2280      	movs	r2, #128	; 0x80
 800477a:	0192      	lsls	r2, r2, #6
 800477c:	4293      	cmp	r3, r2
 800477e:	d900      	bls.n	8004782 <HAL_TIM_ConfigClockSource+0x66>
 8004780:	e088      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 8004782:	2280      	movs	r2, #128	; 0x80
 8004784:	0152      	lsls	r2, r2, #5
 8004786:	4293      	cmp	r3, r2
 8004788:	d100      	bne.n	800478c <HAL_TIM_ConfigClockSource+0x70>
 800478a:	e088      	b.n	800489e <HAL_TIM_ConfigClockSource+0x182>
 800478c:	2280      	movs	r2, #128	; 0x80
 800478e:	0152      	lsls	r2, r2, #5
 8004790:	4293      	cmp	r3, r2
 8004792:	d900      	bls.n	8004796 <HAL_TIM_ConfigClockSource+0x7a>
 8004794:	e07e      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 8004796:	2b70      	cmp	r3, #112	; 0x70
 8004798:	d018      	beq.n	80047cc <HAL_TIM_ConfigClockSource+0xb0>
 800479a:	d900      	bls.n	800479e <HAL_TIM_ConfigClockSource+0x82>
 800479c:	e07a      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 800479e:	2b60      	cmp	r3, #96	; 0x60
 80047a0:	d04f      	beq.n	8004842 <HAL_TIM_ConfigClockSource+0x126>
 80047a2:	d900      	bls.n	80047a6 <HAL_TIM_ConfigClockSource+0x8a>
 80047a4:	e076      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 80047a6:	2b50      	cmp	r3, #80	; 0x50
 80047a8:	d03b      	beq.n	8004822 <HAL_TIM_ConfigClockSource+0x106>
 80047aa:	d900      	bls.n	80047ae <HAL_TIM_ConfigClockSource+0x92>
 80047ac:	e072      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 80047ae:	2b40      	cmp	r3, #64	; 0x40
 80047b0:	d057      	beq.n	8004862 <HAL_TIM_ConfigClockSource+0x146>
 80047b2:	d900      	bls.n	80047b6 <HAL_TIM_ConfigClockSource+0x9a>
 80047b4:	e06e      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 80047b6:	2b30      	cmp	r3, #48	; 0x30
 80047b8:	d063      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x166>
 80047ba:	d86b      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 80047bc:	2b20      	cmp	r3, #32
 80047be:	d060      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x166>
 80047c0:	d868      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d05d      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x166>
 80047c6:	2b10      	cmp	r3, #16
 80047c8:	d05b      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x166>
 80047ca:	e063      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047dc:	f000 fc62 	bl	80050a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2277      	movs	r2, #119	; 0x77
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	609a      	str	r2, [r3, #8]
      break;
 80047f8:	e052      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800480a:	f000 fc4b 	bl	80050a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	689a      	ldr	r2, [r3, #8]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2180      	movs	r1, #128	; 0x80
 800481a:	01c9      	lsls	r1, r1, #7
 800481c:	430a      	orrs	r2, r1
 800481e:	609a      	str	r2, [r3, #8]
      break;
 8004820:	e03e      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800482e:	001a      	movs	r2, r3
 8004830:	f000 fbbc 	bl	8004fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2150      	movs	r1, #80	; 0x50
 800483a:	0018      	movs	r0, r3
 800483c:	f000 fc16 	bl	800506c <TIM_ITRx_SetConfig>
      break;
 8004840:	e02e      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800484e:	001a      	movs	r2, r3
 8004850:	f000 fbda 	bl	8005008 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2160      	movs	r1, #96	; 0x60
 800485a:	0018      	movs	r0, r3
 800485c:	f000 fc06 	bl	800506c <TIM_ITRx_SetConfig>
      break;
 8004860:	e01e      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800486e:	001a      	movs	r2, r3
 8004870:	f000 fb9c 	bl	8004fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2140      	movs	r1, #64	; 0x40
 800487a:	0018      	movs	r0, r3
 800487c:	f000 fbf6 	bl	800506c <TIM_ITRx_SetConfig>
      break;
 8004880:	e00e      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	0019      	movs	r1, r3
 800488c:	0010      	movs	r0, r2
 800488e:	f000 fbed 	bl	800506c <TIM_ITRx_SetConfig>
      break;
 8004892:	e005      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004894:	230f      	movs	r3, #15
 8004896:	18fb      	adds	r3, r7, r3
 8004898:	2201      	movs	r2, #1
 800489a:	701a      	strb	r2, [r3, #0]
      break;
 800489c:	e000      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800489e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	223d      	movs	r2, #61	; 0x3d
 80048a4:	2101      	movs	r1, #1
 80048a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	223c      	movs	r2, #60	; 0x3c
 80048ac:	2100      	movs	r1, #0
 80048ae:	5499      	strb	r1, [r3, r2]

  return status;
 80048b0:	230f      	movs	r3, #15
 80048b2:	18fb      	adds	r3, r7, r3
 80048b4:	781b      	ldrb	r3, [r3, #0]
}
 80048b6:	0018      	movs	r0, r3
 80048b8:	46bd      	mov	sp, r7
 80048ba:	b004      	add	sp, #16
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	46c0      	nop			; (mov r8, r8)
 80048c0:	ffceff88 	.word	0xffceff88
 80048c4:	ffff00ff 	.word	0xffff00ff

080048c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048d0:	46c0      	nop			; (mov r8, r8)
 80048d2:	46bd      	mov	sp, r7
 80048d4:	b002      	add	sp, #8
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048e0:	46c0      	nop			; (mov r8, r8)
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b002      	add	sp, #8
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048f0:	46c0      	nop			; (mov r8, r8)
 80048f2:	46bd      	mov	sp, r7
 80048f4:	b002      	add	sp, #8
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004900:	46c0      	nop			; (mov r8, r8)
 8004902:	46bd      	mov	sp, r7
 8004904:	b002      	add	sp, #8
 8004906:	bd80      	pop	{r7, pc}

08004908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a3b      	ldr	r2, [pc, #236]	; (8004a08 <TIM_Base_SetConfig+0x100>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d008      	beq.n	8004932 <TIM_Base_SetConfig+0x2a>
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	2380      	movs	r3, #128	; 0x80
 8004924:	05db      	lsls	r3, r3, #23
 8004926:	429a      	cmp	r2, r3
 8004928:	d003      	beq.n	8004932 <TIM_Base_SetConfig+0x2a>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a37      	ldr	r2, [pc, #220]	; (8004a0c <TIM_Base_SetConfig+0x104>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d108      	bne.n	8004944 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2270      	movs	r2, #112	; 0x70
 8004936:	4393      	bics	r3, r2
 8004938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	4313      	orrs	r3, r2
 8004942:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a30      	ldr	r2, [pc, #192]	; (8004a08 <TIM_Base_SetConfig+0x100>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d018      	beq.n	800497e <TIM_Base_SetConfig+0x76>
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	2380      	movs	r3, #128	; 0x80
 8004950:	05db      	lsls	r3, r3, #23
 8004952:	429a      	cmp	r2, r3
 8004954:	d013      	beq.n	800497e <TIM_Base_SetConfig+0x76>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2c      	ldr	r2, [pc, #176]	; (8004a0c <TIM_Base_SetConfig+0x104>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00f      	beq.n	800497e <TIM_Base_SetConfig+0x76>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a2b      	ldr	r2, [pc, #172]	; (8004a10 <TIM_Base_SetConfig+0x108>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d00b      	beq.n	800497e <TIM_Base_SetConfig+0x76>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2a      	ldr	r2, [pc, #168]	; (8004a14 <TIM_Base_SetConfig+0x10c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d007      	beq.n	800497e <TIM_Base_SetConfig+0x76>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a29      	ldr	r2, [pc, #164]	; (8004a18 <TIM_Base_SetConfig+0x110>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d003      	beq.n	800497e <TIM_Base_SetConfig+0x76>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a28      	ldr	r2, [pc, #160]	; (8004a1c <TIM_Base_SetConfig+0x114>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d108      	bne.n	8004990 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4a27      	ldr	r2, [pc, #156]	; (8004a20 <TIM_Base_SetConfig+0x118>)
 8004982:	4013      	ands	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	4313      	orrs	r3, r2
 800498e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2280      	movs	r2, #128	; 0x80
 8004994:	4393      	bics	r3, r2
 8004996:	001a      	movs	r2, r3
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	4313      	orrs	r3, r2
 800499e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a13      	ldr	r2, [pc, #76]	; (8004a08 <TIM_Base_SetConfig+0x100>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00b      	beq.n	80049d6 <TIM_Base_SetConfig+0xce>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a14      	ldr	r2, [pc, #80]	; (8004a14 <TIM_Base_SetConfig+0x10c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d007      	beq.n	80049d6 <TIM_Base_SetConfig+0xce>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a13      	ldr	r2, [pc, #76]	; (8004a18 <TIM_Base_SetConfig+0x110>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_Base_SetConfig+0xce>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a12      	ldr	r2, [pc, #72]	; (8004a1c <TIM_Base_SetConfig+0x114>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d103      	bne.n	80049de <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	691a      	ldr	r2, [r3, #16]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2201      	movs	r2, #1
 80049e2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	2201      	movs	r2, #1
 80049ea:	4013      	ands	r3, r2
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d106      	bne.n	80049fe <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	2201      	movs	r2, #1
 80049f6:	4393      	bics	r3, r2
 80049f8:	001a      	movs	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	611a      	str	r2, [r3, #16]
  }
}
 80049fe:	46c0      	nop			; (mov r8, r8)
 8004a00:	46bd      	mov	sp, r7
 8004a02:	b004      	add	sp, #16
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	40012c00 	.word	0x40012c00
 8004a0c:	40000400 	.word	0x40000400
 8004a10:	40002000 	.word	0x40002000
 8004a14:	40014000 	.word	0x40014000
 8004a18:	40014400 	.word	0x40014400
 8004a1c:	40014800 	.word	0x40014800
 8004a20:	fffffcff 	.word	0xfffffcff

08004a24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	4393      	bics	r3, r2
 8004a3c:	001a      	movs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	4a32      	ldr	r2, [pc, #200]	; (8004b1c <TIM_OC1_SetConfig+0xf8>)
 8004a52:	4013      	ands	r3, r2
 8004a54:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2203      	movs	r2, #3
 8004a5a:	4393      	bics	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	4393      	bics	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a28      	ldr	r2, [pc, #160]	; (8004b20 <TIM_OC1_SetConfig+0xfc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d00b      	beq.n	8004a9a <TIM_OC1_SetConfig+0x76>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a27      	ldr	r2, [pc, #156]	; (8004b24 <TIM_OC1_SetConfig+0x100>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d007      	beq.n	8004a9a <TIM_OC1_SetConfig+0x76>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a26      	ldr	r2, [pc, #152]	; (8004b28 <TIM_OC1_SetConfig+0x104>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d003      	beq.n	8004a9a <TIM_OC1_SetConfig+0x76>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a25      	ldr	r2, [pc, #148]	; (8004b2c <TIM_OC1_SetConfig+0x108>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d10c      	bne.n	8004ab4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	2208      	movs	r2, #8
 8004a9e:	4393      	bics	r3, r2
 8004aa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	2204      	movs	r2, #4
 8004ab0:	4393      	bics	r3, r2
 8004ab2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a1a      	ldr	r2, [pc, #104]	; (8004b20 <TIM_OC1_SetConfig+0xfc>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d00b      	beq.n	8004ad4 <TIM_OC1_SetConfig+0xb0>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a19      	ldr	r2, [pc, #100]	; (8004b24 <TIM_OC1_SetConfig+0x100>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d007      	beq.n	8004ad4 <TIM_OC1_SetConfig+0xb0>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a18      	ldr	r2, [pc, #96]	; (8004b28 <TIM_OC1_SetConfig+0x104>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d003      	beq.n	8004ad4 <TIM_OC1_SetConfig+0xb0>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a17      	ldr	r2, [pc, #92]	; (8004b2c <TIM_OC1_SetConfig+0x108>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d111      	bne.n	8004af8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	4a16      	ldr	r2, [pc, #88]	; (8004b30 <TIM_OC1_SetConfig+0x10c>)
 8004ad8:	4013      	ands	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	4a15      	ldr	r2, [pc, #84]	; (8004b34 <TIM_OC1_SetConfig+0x110>)
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	621a      	str	r2, [r3, #32]
}
 8004b12:	46c0      	nop			; (mov r8, r8)
 8004b14:	46bd      	mov	sp, r7
 8004b16:	b006      	add	sp, #24
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	fffeff8f 	.word	0xfffeff8f
 8004b20:	40012c00 	.word	0x40012c00
 8004b24:	40014000 	.word	0x40014000
 8004b28:	40014400 	.word	0x40014400
 8004b2c:	40014800 	.word	0x40014800
 8004b30:	fffffeff 	.word	0xfffffeff
 8004b34:	fffffdff 	.word	0xfffffdff

08004b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	2210      	movs	r2, #16
 8004b4e:	4393      	bics	r3, r2
 8004b50:	001a      	movs	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	4a2e      	ldr	r2, [pc, #184]	; (8004c20 <TIM_OC2_SetConfig+0xe8>)
 8004b66:	4013      	ands	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	4a2d      	ldr	r2, [pc, #180]	; (8004c24 <TIM_OC2_SetConfig+0xec>)
 8004b6e:	4013      	ands	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	021b      	lsls	r3, r3, #8
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	2220      	movs	r2, #32
 8004b82:	4393      	bics	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a24      	ldr	r2, [pc, #144]	; (8004c28 <TIM_OC2_SetConfig+0xf0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d10d      	bne.n	8004bb6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	2280      	movs	r2, #128	; 0x80
 8004b9e:	4393      	bics	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2240      	movs	r2, #64	; 0x40
 8004bb2:	4393      	bics	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a1b      	ldr	r2, [pc, #108]	; (8004c28 <TIM_OC2_SetConfig+0xf0>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d00b      	beq.n	8004bd6 <TIM_OC2_SetConfig+0x9e>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a1a      	ldr	r2, [pc, #104]	; (8004c2c <TIM_OC2_SetConfig+0xf4>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d007      	beq.n	8004bd6 <TIM_OC2_SetConfig+0x9e>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a19      	ldr	r2, [pc, #100]	; (8004c30 <TIM_OC2_SetConfig+0xf8>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d003      	beq.n	8004bd6 <TIM_OC2_SetConfig+0x9e>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a18      	ldr	r2, [pc, #96]	; (8004c34 <TIM_OC2_SetConfig+0xfc>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d113      	bne.n	8004bfe <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	4a17      	ldr	r2, [pc, #92]	; (8004c38 <TIM_OC2_SetConfig+0x100>)
 8004bda:	4013      	ands	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	4a16      	ldr	r2, [pc, #88]	; (8004c3c <TIM_OC2_SetConfig+0x104>)
 8004be2:	4013      	ands	r3, r2
 8004be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	621a      	str	r2, [r3, #32]
}
 8004c18:	46c0      	nop			; (mov r8, r8)
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b006      	add	sp, #24
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	feff8fff 	.word	0xfeff8fff
 8004c24:	fffffcff 	.word	0xfffffcff
 8004c28:	40012c00 	.word	0x40012c00
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800
 8004c38:	fffffbff 	.word	0xfffffbff
 8004c3c:	fffff7ff 	.word	0xfffff7ff

08004c40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	4a33      	ldr	r2, [pc, #204]	; (8004d24 <TIM_OC3_SetConfig+0xe4>)
 8004c56:	401a      	ands	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	4a2f      	ldr	r2, [pc, #188]	; (8004d28 <TIM_OC3_SetConfig+0xe8>)
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2203      	movs	r2, #3
 8004c74:	4393      	bics	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	4a29      	ldr	r2, [pc, #164]	; (8004d2c <TIM_OC3_SetConfig+0xec>)
 8004c86:	4013      	ands	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	021b      	lsls	r3, r3, #8
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a25      	ldr	r2, [pc, #148]	; (8004d30 <TIM_OC3_SetConfig+0xf0>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d10d      	bne.n	8004cba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	4a24      	ldr	r2, [pc, #144]	; (8004d34 <TIM_OC3_SetConfig+0xf4>)
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	021b      	lsls	r3, r3, #8
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	4a20      	ldr	r2, [pc, #128]	; (8004d38 <TIM_OC3_SetConfig+0xf8>)
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a1c      	ldr	r2, [pc, #112]	; (8004d30 <TIM_OC3_SetConfig+0xf0>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d00b      	beq.n	8004cda <TIM_OC3_SetConfig+0x9a>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a1d      	ldr	r2, [pc, #116]	; (8004d3c <TIM_OC3_SetConfig+0xfc>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d007      	beq.n	8004cda <TIM_OC3_SetConfig+0x9a>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a1c      	ldr	r2, [pc, #112]	; (8004d40 <TIM_OC3_SetConfig+0x100>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d003      	beq.n	8004cda <TIM_OC3_SetConfig+0x9a>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a1b      	ldr	r2, [pc, #108]	; (8004d44 <TIM_OC3_SetConfig+0x104>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d113      	bne.n	8004d02 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	4a1a      	ldr	r2, [pc, #104]	; (8004d48 <TIM_OC3_SetConfig+0x108>)
 8004cde:	4013      	ands	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	4a19      	ldr	r2, [pc, #100]	; (8004d4c <TIM_OC3_SetConfig+0x10c>)
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	011b      	lsls	r3, r3, #4
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	621a      	str	r2, [r3, #32]
}
 8004d1c:	46c0      	nop			; (mov r8, r8)
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b006      	add	sp, #24
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	fffffeff 	.word	0xfffffeff
 8004d28:	fffeff8f 	.word	0xfffeff8f
 8004d2c:	fffffdff 	.word	0xfffffdff
 8004d30:	40012c00 	.word	0x40012c00
 8004d34:	fffff7ff 	.word	0xfffff7ff
 8004d38:	fffffbff 	.word	0xfffffbff
 8004d3c:	40014000 	.word	0x40014000
 8004d40:	40014400 	.word	0x40014400
 8004d44:	40014800 	.word	0x40014800
 8004d48:	ffffefff 	.word	0xffffefff
 8004d4c:	ffffdfff 	.word	0xffffdfff

08004d50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	4a26      	ldr	r2, [pc, #152]	; (8004e00 <TIM_OC4_SetConfig+0xb0>)
 8004d66:	401a      	ands	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	4a22      	ldr	r2, [pc, #136]	; (8004e04 <TIM_OC4_SetConfig+0xb4>)
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	4a21      	ldr	r2, [pc, #132]	; (8004e08 <TIM_OC4_SetConfig+0xb8>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	021b      	lsls	r3, r3, #8
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	4a1d      	ldr	r2, [pc, #116]	; (8004e0c <TIM_OC4_SetConfig+0xbc>)
 8004d98:	4013      	ands	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	031b      	lsls	r3, r3, #12
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a19      	ldr	r2, [pc, #100]	; (8004e10 <TIM_OC4_SetConfig+0xc0>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00b      	beq.n	8004dc8 <TIM_OC4_SetConfig+0x78>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a18      	ldr	r2, [pc, #96]	; (8004e14 <TIM_OC4_SetConfig+0xc4>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d007      	beq.n	8004dc8 <TIM_OC4_SetConfig+0x78>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a17      	ldr	r2, [pc, #92]	; (8004e18 <TIM_OC4_SetConfig+0xc8>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d003      	beq.n	8004dc8 <TIM_OC4_SetConfig+0x78>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a16      	ldr	r2, [pc, #88]	; (8004e1c <TIM_OC4_SetConfig+0xcc>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d109      	bne.n	8004ddc <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	4a15      	ldr	r2, [pc, #84]	; (8004e20 <TIM_OC4_SetConfig+0xd0>)
 8004dcc:	4013      	ands	r3, r2
 8004dce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	019b      	lsls	r3, r3, #6
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	693a      	ldr	r2, [r7, #16]
 8004df4:	621a      	str	r2, [r3, #32]
}
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	b006      	add	sp, #24
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	46c0      	nop			; (mov r8, r8)
 8004e00:	ffffefff 	.word	0xffffefff
 8004e04:	feff8fff 	.word	0xfeff8fff
 8004e08:	fffffcff 	.word	0xfffffcff
 8004e0c:	ffffdfff 	.word	0xffffdfff
 8004e10:	40012c00 	.word	0x40012c00
 8004e14:	40014000 	.word	0x40014000
 8004e18:	40014400 	.word	0x40014400
 8004e1c:	40014800 	.word	0x40014800
 8004e20:	ffffbfff 	.word	0xffffbfff

08004e24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	4a23      	ldr	r2, [pc, #140]	; (8004ec8 <TIM_OC5_SetConfig+0xa4>)
 8004e3a:	401a      	ands	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4a1f      	ldr	r2, [pc, #124]	; (8004ecc <TIM_OC5_SetConfig+0xa8>)
 8004e50:	4013      	ands	r3, r2
 8004e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	4a1b      	ldr	r2, [pc, #108]	; (8004ed0 <TIM_OC5_SetConfig+0xac>)
 8004e62:	4013      	ands	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	041b      	lsls	r3, r3, #16
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a17      	ldr	r2, [pc, #92]	; (8004ed4 <TIM_OC5_SetConfig+0xb0>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00b      	beq.n	8004e92 <TIM_OC5_SetConfig+0x6e>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a16      	ldr	r2, [pc, #88]	; (8004ed8 <TIM_OC5_SetConfig+0xb4>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d007      	beq.n	8004e92 <TIM_OC5_SetConfig+0x6e>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a15      	ldr	r2, [pc, #84]	; (8004edc <TIM_OC5_SetConfig+0xb8>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d003      	beq.n	8004e92 <TIM_OC5_SetConfig+0x6e>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a14      	ldr	r2, [pc, #80]	; (8004ee0 <TIM_OC5_SetConfig+0xbc>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d109      	bne.n	8004ea6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	4a0c      	ldr	r2, [pc, #48]	; (8004ec8 <TIM_OC5_SetConfig+0xa4>)
 8004e96:	4013      	ands	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	021b      	lsls	r3, r3, #8
 8004ea0:	697a      	ldr	r2, [r7, #20]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	621a      	str	r2, [r3, #32]
}
 8004ec0:	46c0      	nop			; (mov r8, r8)
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	b006      	add	sp, #24
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	fffeffff 	.word	0xfffeffff
 8004ecc:	fffeff8f 	.word	0xfffeff8f
 8004ed0:	fffdffff 	.word	0xfffdffff
 8004ed4:	40012c00 	.word	0x40012c00
 8004ed8:	40014000 	.word	0x40014000
 8004edc:	40014400 	.word	0x40014400
 8004ee0:	40014800 	.word	0x40014800

08004ee4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	4a24      	ldr	r2, [pc, #144]	; (8004f8c <TIM_OC6_SetConfig+0xa8>)
 8004efa:	401a      	ands	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4a20      	ldr	r2, [pc, #128]	; (8004f90 <TIM_OC6_SetConfig+0xac>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4a1c      	ldr	r2, [pc, #112]	; (8004f94 <TIM_OC6_SetConfig+0xb0>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	051b      	lsls	r3, r3, #20
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a18      	ldr	r2, [pc, #96]	; (8004f98 <TIM_OC6_SetConfig+0xb4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d00b      	beq.n	8004f54 <TIM_OC6_SetConfig+0x70>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a17      	ldr	r2, [pc, #92]	; (8004f9c <TIM_OC6_SetConfig+0xb8>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d007      	beq.n	8004f54 <TIM_OC6_SetConfig+0x70>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a16      	ldr	r2, [pc, #88]	; (8004fa0 <TIM_OC6_SetConfig+0xbc>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d003      	beq.n	8004f54 <TIM_OC6_SetConfig+0x70>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a15      	ldr	r2, [pc, #84]	; (8004fa4 <TIM_OC6_SetConfig+0xc0>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d109      	bne.n	8004f68 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	4a14      	ldr	r2, [pc, #80]	; (8004fa8 <TIM_OC6_SetConfig+0xc4>)
 8004f58:	4013      	ands	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	029b      	lsls	r3, r3, #10
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685a      	ldr	r2, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	621a      	str	r2, [r3, #32]
}
 8004f82:	46c0      	nop			; (mov r8, r8)
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b006      	add	sp, #24
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	46c0      	nop			; (mov r8, r8)
 8004f8c:	ffefffff 	.word	0xffefffff
 8004f90:	feff8fff 	.word	0xfeff8fff
 8004f94:	ffdfffff 	.word	0xffdfffff
 8004f98:	40012c00 	.word	0x40012c00
 8004f9c:	40014000 	.word	0x40014000
 8004fa0:	40014400 	.word	0x40014400
 8004fa4:	40014800 	.word	0x40014800
 8004fa8:	fffbffff 	.word	0xfffbffff

08004fac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	4393      	bics	r3, r2
 8004fc6:	001a      	movs	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	699b      	ldr	r3, [r3, #24]
 8004fd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	22f0      	movs	r2, #240	; 0xf0
 8004fd6:	4393      	bics	r3, r2
 8004fd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	011b      	lsls	r3, r3, #4
 8004fde:	693a      	ldr	r2, [r7, #16]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	220a      	movs	r2, #10
 8004fe8:	4393      	bics	r3, r2
 8004fea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	621a      	str	r2, [r3, #32]
}
 8005000:	46c0      	nop			; (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	b006      	add	sp, #24
 8005006:	bd80      	pop	{r7, pc}

08005008 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6a1b      	ldr	r3, [r3, #32]
 8005018:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	2210      	movs	r2, #16
 8005020:	4393      	bics	r3, r2
 8005022:	001a      	movs	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	4a0d      	ldr	r2, [pc, #52]	; (8005068 <TIM_TI2_ConfigInputStage+0x60>)
 8005032:	4013      	ands	r3, r2
 8005034:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	031b      	lsls	r3, r3, #12
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	22a0      	movs	r2, #160	; 0xa0
 8005044:	4393      	bics	r3, r2
 8005046:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	697a      	ldr	r2, [r7, #20]
 800504e:	4313      	orrs	r3, r2
 8005050:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	621a      	str	r2, [r3, #32]
}
 800505e:	46c0      	nop			; (mov r8, r8)
 8005060:	46bd      	mov	sp, r7
 8005062:	b006      	add	sp, #24
 8005064:	bd80      	pop	{r7, pc}
 8005066:	46c0      	nop			; (mov r8, r8)
 8005068:	ffff0fff 	.word	0xffff0fff

0800506c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	4a08      	ldr	r2, [pc, #32]	; (80050a0 <TIM_ITRx_SetConfig+0x34>)
 8005080:	4013      	ands	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005084:	683a      	ldr	r2, [r7, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	4313      	orrs	r3, r2
 800508a:	2207      	movs	r2, #7
 800508c:	4313      	orrs	r3, r2
 800508e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	609a      	str	r2, [r3, #8]
}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	46bd      	mov	sp, r7
 800509a:	b004      	add	sp, #16
 800509c:	bd80      	pop	{r7, pc}
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	ffcfff8f 	.word	0xffcfff8f

080050a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
 80050b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	4a09      	ldr	r2, [pc, #36]	; (80050e0 <TIM_ETR_SetConfig+0x3c>)
 80050bc:	4013      	ands	r3, r2
 80050be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	021a      	lsls	r2, r3, #8
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	431a      	orrs	r2, r3
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	609a      	str	r2, [r3, #8]
}
 80050d8:	46c0      	nop			; (mov r8, r8)
 80050da:	46bd      	mov	sp, r7
 80050dc:	b006      	add	sp, #24
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	ffff00ff 	.word	0xffff00ff

080050e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	221f      	movs	r2, #31
 80050f4:	4013      	ands	r3, r2
 80050f6:	2201      	movs	r2, #1
 80050f8:	409a      	lsls	r2, r3
 80050fa:	0013      	movs	r3, r2
 80050fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	43d2      	mvns	r2, r2
 8005106:	401a      	ands	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a1a      	ldr	r2, [r3, #32]
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	211f      	movs	r1, #31
 8005114:	400b      	ands	r3, r1
 8005116:	6879      	ldr	r1, [r7, #4]
 8005118:	4099      	lsls	r1, r3
 800511a:	000b      	movs	r3, r1
 800511c:	431a      	orrs	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	621a      	str	r2, [r3, #32]
}
 8005122:	46c0      	nop			; (mov r8, r8)
 8005124:	46bd      	mov	sp, r7
 8005126:	b006      	add	sp, #24
 8005128:	bd80      	pop	{r7, pc}
	...

0800512c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	223c      	movs	r2, #60	; 0x3c
 800513a:	5c9b      	ldrb	r3, [r3, r2]
 800513c:	2b01      	cmp	r3, #1
 800513e:	d101      	bne.n	8005144 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005140:	2302      	movs	r3, #2
 8005142:	e055      	b.n	80051f0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	223c      	movs	r2, #60	; 0x3c
 8005148:	2101      	movs	r1, #1
 800514a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	223d      	movs	r2, #61	; 0x3d
 8005150:	2102      	movs	r1, #2
 8005152:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a23      	ldr	r2, [pc, #140]	; (80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d108      	bne.n	8005180 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	4a22      	ldr	r2, [pc, #136]	; (80051fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005172:	4013      	ands	r3, r2
 8005174:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	4313      	orrs	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2270      	movs	r2, #112	; 0x70
 8005184:	4393      	bics	r3, r2
 8005186:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	4313      	orrs	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a16      	ldr	r2, [pc, #88]	; (80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d00f      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	2380      	movs	r3, #128	; 0x80
 80051aa:	05db      	lsls	r3, r3, #23
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d009      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a12      	ldr	r2, [pc, #72]	; (8005200 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d004      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a11      	ldr	r2, [pc, #68]	; (8005204 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d10c      	bne.n	80051de <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2280      	movs	r2, #128	; 0x80
 80051c8:	4393      	bics	r3, r2
 80051ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	223d      	movs	r2, #61	; 0x3d
 80051e2:	2101      	movs	r1, #1
 80051e4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	223c      	movs	r2, #60	; 0x3c
 80051ea:	2100      	movs	r1, #0
 80051ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	0018      	movs	r0, r3
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b004      	add	sp, #16
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40012c00 	.word	0x40012c00
 80051fc:	ff0fffff 	.word	0xff0fffff
 8005200:	40000400 	.word	0x40000400
 8005204:	40014000 	.word	0x40014000

08005208 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005210:	46c0      	nop			; (mov r8, r8)
 8005212:	46bd      	mov	sp, r7
 8005214:	b002      	add	sp, #8
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005220:	46c0      	nop			; (mov r8, r8)
 8005222:	46bd      	mov	sp, r7
 8005224:	b002      	add	sp, #8
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46bd      	mov	sp, r7
 8005234:	b002      	add	sp, #8
 8005236:	bd80      	pop	{r7, pc}

08005238 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d101      	bne.n	800524a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e046      	b.n	80052d8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2288      	movs	r2, #136	; 0x88
 800524e:	589b      	ldr	r3, [r3, r2]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d107      	bne.n	8005264 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2284      	movs	r2, #132	; 0x84
 8005258:	2100      	movs	r1, #0
 800525a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	0018      	movs	r0, r3
 8005260:	f7fb ff74 	bl	800114c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2288      	movs	r2, #136	; 0x88
 8005268:	2124      	movs	r1, #36	; 0x24
 800526a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2101      	movs	r1, #1
 8005278:	438a      	bics	r2, r1
 800527a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	0018      	movs	r0, r3
 8005288:	f000 fb8e 	bl	80059a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	0018      	movs	r0, r3
 8005290:	f000 f8cc 	bl	800542c <UART_SetConfig>
 8005294:	0003      	movs	r3, r0
 8005296:	2b01      	cmp	r3, #1
 8005298:	d101      	bne.n	800529e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e01c      	b.n	80052d8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	490d      	ldr	r1, [pc, #52]	; (80052e0 <HAL_UART_Init+0xa8>)
 80052aa:	400a      	ands	r2, r1
 80052ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	212a      	movs	r1, #42	; 0x2a
 80052ba:	438a      	bics	r2, r1
 80052bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2101      	movs	r1, #1
 80052ca:	430a      	orrs	r2, r1
 80052cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	0018      	movs	r0, r3
 80052d2:	f000 fc1d 	bl	8005b10 <UART_CheckIdleState>
 80052d6:	0003      	movs	r3, r0
}
 80052d8:	0018      	movs	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	b002      	add	sp, #8
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	ffffb7ff 	.word	0xffffb7ff

080052e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08a      	sub	sp, #40	; 0x28
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	603b      	str	r3, [r7, #0]
 80052f0:	1dbb      	adds	r3, r7, #6
 80052f2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2288      	movs	r2, #136	; 0x88
 80052f8:	589b      	ldr	r3, [r3, r2]
 80052fa:	2b20      	cmp	r3, #32
 80052fc:	d000      	beq.n	8005300 <HAL_UART_Transmit+0x1c>
 80052fe:	e090      	b.n	8005422 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_UART_Transmit+0x2a>
 8005306:	1dbb      	adds	r3, r7, #6
 8005308:	881b      	ldrh	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e088      	b.n	8005424 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	2380      	movs	r3, #128	; 0x80
 8005318:	015b      	lsls	r3, r3, #5
 800531a:	429a      	cmp	r2, r3
 800531c:	d109      	bne.n	8005332 <HAL_UART_Transmit+0x4e>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d105      	bne.n	8005332 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2201      	movs	r2, #1
 800532a:	4013      	ands	r3, r2
 800532c:	d001      	beq.n	8005332 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e078      	b.n	8005424 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2290      	movs	r2, #144	; 0x90
 8005336:	2100      	movs	r1, #0
 8005338:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2288      	movs	r2, #136	; 0x88
 800533e:	2121      	movs	r1, #33	; 0x21
 8005340:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005342:	f7fc f869 	bl	8001418 <HAL_GetTick>
 8005346:	0003      	movs	r3, r0
 8005348:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	1dba      	adds	r2, r7, #6
 800534e:	2154      	movs	r1, #84	; 0x54
 8005350:	8812      	ldrh	r2, [r2, #0]
 8005352:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	1dba      	adds	r2, r7, #6
 8005358:	2156      	movs	r1, #86	; 0x56
 800535a:	8812      	ldrh	r2, [r2, #0]
 800535c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	2380      	movs	r3, #128	; 0x80
 8005364:	015b      	lsls	r3, r3, #5
 8005366:	429a      	cmp	r2, r3
 8005368:	d108      	bne.n	800537c <HAL_UART_Transmit+0x98>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d104      	bne.n	800537c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005372:	2300      	movs	r3, #0
 8005374:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	61bb      	str	r3, [r7, #24]
 800537a:	e003      	b.n	8005384 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005380:	2300      	movs	r3, #0
 8005382:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005384:	e030      	b.n	80053e8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	0013      	movs	r3, r2
 8005390:	2200      	movs	r2, #0
 8005392:	2180      	movs	r1, #128	; 0x80
 8005394:	f000 fc66 	bl	8005c64 <UART_WaitOnFlagUntilTimeout>
 8005398:	1e03      	subs	r3, r0, #0
 800539a:	d005      	beq.n	80053a8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2288      	movs	r2, #136	; 0x88
 80053a0:	2120      	movs	r1, #32
 80053a2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e03d      	b.n	8005424 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10b      	bne.n	80053c6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	001a      	movs	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	05d2      	lsls	r2, r2, #23
 80053ba:	0dd2      	lsrs	r2, r2, #23
 80053bc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	3302      	adds	r3, #2
 80053c2:	61bb      	str	r3, [r7, #24]
 80053c4:	e007      	b.n	80053d6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	781a      	ldrb	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	3301      	adds	r3, #1
 80053d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2256      	movs	r2, #86	; 0x56
 80053da:	5a9b      	ldrh	r3, [r3, r2]
 80053dc:	b29b      	uxth	r3, r3
 80053de:	3b01      	subs	r3, #1
 80053e0:	b299      	uxth	r1, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2256      	movs	r2, #86	; 0x56
 80053e6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2256      	movs	r2, #86	; 0x56
 80053ec:	5a9b      	ldrh	r3, [r3, r2]
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1c8      	bne.n	8005386 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	0013      	movs	r3, r2
 80053fe:	2200      	movs	r2, #0
 8005400:	2140      	movs	r1, #64	; 0x40
 8005402:	f000 fc2f 	bl	8005c64 <UART_WaitOnFlagUntilTimeout>
 8005406:	1e03      	subs	r3, r0, #0
 8005408:	d005      	beq.n	8005416 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2288      	movs	r2, #136	; 0x88
 800540e:	2120      	movs	r1, #32
 8005410:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e006      	b.n	8005424 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2288      	movs	r2, #136	; 0x88
 800541a:	2120      	movs	r1, #32
 800541c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	e000      	b.n	8005424 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005422:	2302      	movs	r3, #2
  }
}
 8005424:	0018      	movs	r0, r3
 8005426:	46bd      	mov	sp, r7
 8005428:	b008      	add	sp, #32
 800542a:	bd80      	pop	{r7, pc}

0800542c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800542c:	b5b0      	push	{r4, r5, r7, lr}
 800542e:	b090      	sub	sp, #64	; 0x40
 8005430:	af00      	add	r7, sp, #0
 8005432:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005434:	231a      	movs	r3, #26
 8005436:	2220      	movs	r2, #32
 8005438:	189b      	adds	r3, r3, r2
 800543a:	19db      	adds	r3, r3, r7
 800543c:	2200      	movs	r2, #0
 800543e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005442:	689a      	ldr	r2, [r3, #8]
 8005444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	431a      	orrs	r2, r3
 800544a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	431a      	orrs	r2, r3
 8005450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005452:	69db      	ldr	r3, [r3, #28]
 8005454:	4313      	orrs	r3, r2
 8005456:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4aaf      	ldr	r2, [pc, #700]	; (800571c <UART_SetConfig+0x2f0>)
 8005460:	4013      	ands	r3, r2
 8005462:	0019      	movs	r1, r3
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800546a:	430b      	orrs	r3, r1
 800546c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800546e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	4aaa      	ldr	r2, [pc, #680]	; (8005720 <UART_SetConfig+0x2f4>)
 8005476:	4013      	ands	r3, r2
 8005478:	0018      	movs	r0, r3
 800547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547c:	68d9      	ldr	r1, [r3, #12]
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	0003      	movs	r3, r0
 8005484:	430b      	orrs	r3, r1
 8005486:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800548e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4aa4      	ldr	r2, [pc, #656]	; (8005724 <UART_SetConfig+0x2f8>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d004      	beq.n	80054a2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800549e:	4313      	orrs	r3, r2
 80054a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	4a9f      	ldr	r2, [pc, #636]	; (8005728 <UART_SetConfig+0x2fc>)
 80054aa:	4013      	ands	r3, r2
 80054ac:	0019      	movs	r1, r3
 80054ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054b4:	430b      	orrs	r3, r1
 80054b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054be:	220f      	movs	r2, #15
 80054c0:	4393      	bics	r3, r2
 80054c2:	0018      	movs	r0, r3
 80054c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80054c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	0003      	movs	r3, r0
 80054ce:	430b      	orrs	r3, r1
 80054d0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a95      	ldr	r2, [pc, #596]	; (800572c <UART_SetConfig+0x300>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d131      	bne.n	8005540 <UART_SetConfig+0x114>
 80054dc:	4b94      	ldr	r3, [pc, #592]	; (8005730 <UART_SetConfig+0x304>)
 80054de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e0:	2203      	movs	r2, #3
 80054e2:	4013      	ands	r3, r2
 80054e4:	2b03      	cmp	r3, #3
 80054e6:	d01d      	beq.n	8005524 <UART_SetConfig+0xf8>
 80054e8:	d823      	bhi.n	8005532 <UART_SetConfig+0x106>
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d00c      	beq.n	8005508 <UART_SetConfig+0xdc>
 80054ee:	d820      	bhi.n	8005532 <UART_SetConfig+0x106>
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d002      	beq.n	80054fa <UART_SetConfig+0xce>
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d00e      	beq.n	8005516 <UART_SetConfig+0xea>
 80054f8:	e01b      	b.n	8005532 <UART_SetConfig+0x106>
 80054fa:	231b      	movs	r3, #27
 80054fc:	2220      	movs	r2, #32
 80054fe:	189b      	adds	r3, r3, r2
 8005500:	19db      	adds	r3, r3, r7
 8005502:	2200      	movs	r2, #0
 8005504:	701a      	strb	r2, [r3, #0]
 8005506:	e0b4      	b.n	8005672 <UART_SetConfig+0x246>
 8005508:	231b      	movs	r3, #27
 800550a:	2220      	movs	r2, #32
 800550c:	189b      	adds	r3, r3, r2
 800550e:	19db      	adds	r3, r3, r7
 8005510:	2202      	movs	r2, #2
 8005512:	701a      	strb	r2, [r3, #0]
 8005514:	e0ad      	b.n	8005672 <UART_SetConfig+0x246>
 8005516:	231b      	movs	r3, #27
 8005518:	2220      	movs	r2, #32
 800551a:	189b      	adds	r3, r3, r2
 800551c:	19db      	adds	r3, r3, r7
 800551e:	2204      	movs	r2, #4
 8005520:	701a      	strb	r2, [r3, #0]
 8005522:	e0a6      	b.n	8005672 <UART_SetConfig+0x246>
 8005524:	231b      	movs	r3, #27
 8005526:	2220      	movs	r2, #32
 8005528:	189b      	adds	r3, r3, r2
 800552a:	19db      	adds	r3, r3, r7
 800552c:	2208      	movs	r2, #8
 800552e:	701a      	strb	r2, [r3, #0]
 8005530:	e09f      	b.n	8005672 <UART_SetConfig+0x246>
 8005532:	231b      	movs	r3, #27
 8005534:	2220      	movs	r2, #32
 8005536:	189b      	adds	r3, r3, r2
 8005538:	19db      	adds	r3, r3, r7
 800553a:	2210      	movs	r2, #16
 800553c:	701a      	strb	r2, [r3, #0]
 800553e:	e098      	b.n	8005672 <UART_SetConfig+0x246>
 8005540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a7b      	ldr	r2, [pc, #492]	; (8005734 <UART_SetConfig+0x308>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d131      	bne.n	80055ae <UART_SetConfig+0x182>
 800554a:	4b79      	ldr	r3, [pc, #484]	; (8005730 <UART_SetConfig+0x304>)
 800554c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800554e:	220c      	movs	r2, #12
 8005550:	4013      	ands	r3, r2
 8005552:	2b0c      	cmp	r3, #12
 8005554:	d01d      	beq.n	8005592 <UART_SetConfig+0x166>
 8005556:	d823      	bhi.n	80055a0 <UART_SetConfig+0x174>
 8005558:	2b08      	cmp	r3, #8
 800555a:	d00c      	beq.n	8005576 <UART_SetConfig+0x14a>
 800555c:	d820      	bhi.n	80055a0 <UART_SetConfig+0x174>
 800555e:	2b00      	cmp	r3, #0
 8005560:	d002      	beq.n	8005568 <UART_SetConfig+0x13c>
 8005562:	2b04      	cmp	r3, #4
 8005564:	d00e      	beq.n	8005584 <UART_SetConfig+0x158>
 8005566:	e01b      	b.n	80055a0 <UART_SetConfig+0x174>
 8005568:	231b      	movs	r3, #27
 800556a:	2220      	movs	r2, #32
 800556c:	189b      	adds	r3, r3, r2
 800556e:	19db      	adds	r3, r3, r7
 8005570:	2200      	movs	r2, #0
 8005572:	701a      	strb	r2, [r3, #0]
 8005574:	e07d      	b.n	8005672 <UART_SetConfig+0x246>
 8005576:	231b      	movs	r3, #27
 8005578:	2220      	movs	r2, #32
 800557a:	189b      	adds	r3, r3, r2
 800557c:	19db      	adds	r3, r3, r7
 800557e:	2202      	movs	r2, #2
 8005580:	701a      	strb	r2, [r3, #0]
 8005582:	e076      	b.n	8005672 <UART_SetConfig+0x246>
 8005584:	231b      	movs	r3, #27
 8005586:	2220      	movs	r2, #32
 8005588:	189b      	adds	r3, r3, r2
 800558a:	19db      	adds	r3, r3, r7
 800558c:	2204      	movs	r2, #4
 800558e:	701a      	strb	r2, [r3, #0]
 8005590:	e06f      	b.n	8005672 <UART_SetConfig+0x246>
 8005592:	231b      	movs	r3, #27
 8005594:	2220      	movs	r2, #32
 8005596:	189b      	adds	r3, r3, r2
 8005598:	19db      	adds	r3, r3, r7
 800559a:	2208      	movs	r2, #8
 800559c:	701a      	strb	r2, [r3, #0]
 800559e:	e068      	b.n	8005672 <UART_SetConfig+0x246>
 80055a0:	231b      	movs	r3, #27
 80055a2:	2220      	movs	r2, #32
 80055a4:	189b      	adds	r3, r3, r2
 80055a6:	19db      	adds	r3, r3, r7
 80055a8:	2210      	movs	r2, #16
 80055aa:	701a      	strb	r2, [r3, #0]
 80055ac:	e061      	b.n	8005672 <UART_SetConfig+0x246>
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a61      	ldr	r2, [pc, #388]	; (8005738 <UART_SetConfig+0x30c>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d106      	bne.n	80055c6 <UART_SetConfig+0x19a>
 80055b8:	231b      	movs	r3, #27
 80055ba:	2220      	movs	r2, #32
 80055bc:	189b      	adds	r3, r3, r2
 80055be:	19db      	adds	r3, r3, r7
 80055c0:	2200      	movs	r2, #0
 80055c2:	701a      	strb	r2, [r3, #0]
 80055c4:	e055      	b.n	8005672 <UART_SetConfig+0x246>
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a5c      	ldr	r2, [pc, #368]	; (800573c <UART_SetConfig+0x310>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d106      	bne.n	80055de <UART_SetConfig+0x1b2>
 80055d0:	231b      	movs	r3, #27
 80055d2:	2220      	movs	r2, #32
 80055d4:	189b      	adds	r3, r3, r2
 80055d6:	19db      	adds	r3, r3, r7
 80055d8:	2200      	movs	r2, #0
 80055da:	701a      	strb	r2, [r3, #0]
 80055dc:	e049      	b.n	8005672 <UART_SetConfig+0x246>
 80055de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a50      	ldr	r2, [pc, #320]	; (8005724 <UART_SetConfig+0x2f8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d13e      	bne.n	8005666 <UART_SetConfig+0x23a>
 80055e8:	4b51      	ldr	r3, [pc, #324]	; (8005730 <UART_SetConfig+0x304>)
 80055ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80055ec:	23c0      	movs	r3, #192	; 0xc0
 80055ee:	011b      	lsls	r3, r3, #4
 80055f0:	4013      	ands	r3, r2
 80055f2:	22c0      	movs	r2, #192	; 0xc0
 80055f4:	0112      	lsls	r2, r2, #4
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d027      	beq.n	800564a <UART_SetConfig+0x21e>
 80055fa:	22c0      	movs	r2, #192	; 0xc0
 80055fc:	0112      	lsls	r2, r2, #4
 80055fe:	4293      	cmp	r3, r2
 8005600:	d82a      	bhi.n	8005658 <UART_SetConfig+0x22c>
 8005602:	2280      	movs	r2, #128	; 0x80
 8005604:	0112      	lsls	r2, r2, #4
 8005606:	4293      	cmp	r3, r2
 8005608:	d011      	beq.n	800562e <UART_SetConfig+0x202>
 800560a:	2280      	movs	r2, #128	; 0x80
 800560c:	0112      	lsls	r2, r2, #4
 800560e:	4293      	cmp	r3, r2
 8005610:	d822      	bhi.n	8005658 <UART_SetConfig+0x22c>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d004      	beq.n	8005620 <UART_SetConfig+0x1f4>
 8005616:	2280      	movs	r2, #128	; 0x80
 8005618:	00d2      	lsls	r2, r2, #3
 800561a:	4293      	cmp	r3, r2
 800561c:	d00e      	beq.n	800563c <UART_SetConfig+0x210>
 800561e:	e01b      	b.n	8005658 <UART_SetConfig+0x22c>
 8005620:	231b      	movs	r3, #27
 8005622:	2220      	movs	r2, #32
 8005624:	189b      	adds	r3, r3, r2
 8005626:	19db      	adds	r3, r3, r7
 8005628:	2200      	movs	r2, #0
 800562a:	701a      	strb	r2, [r3, #0]
 800562c:	e021      	b.n	8005672 <UART_SetConfig+0x246>
 800562e:	231b      	movs	r3, #27
 8005630:	2220      	movs	r2, #32
 8005632:	189b      	adds	r3, r3, r2
 8005634:	19db      	adds	r3, r3, r7
 8005636:	2202      	movs	r2, #2
 8005638:	701a      	strb	r2, [r3, #0]
 800563a:	e01a      	b.n	8005672 <UART_SetConfig+0x246>
 800563c:	231b      	movs	r3, #27
 800563e:	2220      	movs	r2, #32
 8005640:	189b      	adds	r3, r3, r2
 8005642:	19db      	adds	r3, r3, r7
 8005644:	2204      	movs	r2, #4
 8005646:	701a      	strb	r2, [r3, #0]
 8005648:	e013      	b.n	8005672 <UART_SetConfig+0x246>
 800564a:	231b      	movs	r3, #27
 800564c:	2220      	movs	r2, #32
 800564e:	189b      	adds	r3, r3, r2
 8005650:	19db      	adds	r3, r3, r7
 8005652:	2208      	movs	r2, #8
 8005654:	701a      	strb	r2, [r3, #0]
 8005656:	e00c      	b.n	8005672 <UART_SetConfig+0x246>
 8005658:	231b      	movs	r3, #27
 800565a:	2220      	movs	r2, #32
 800565c:	189b      	adds	r3, r3, r2
 800565e:	19db      	adds	r3, r3, r7
 8005660:	2210      	movs	r2, #16
 8005662:	701a      	strb	r2, [r3, #0]
 8005664:	e005      	b.n	8005672 <UART_SetConfig+0x246>
 8005666:	231b      	movs	r3, #27
 8005668:	2220      	movs	r2, #32
 800566a:	189b      	adds	r3, r3, r2
 800566c:	19db      	adds	r3, r3, r7
 800566e:	2210      	movs	r2, #16
 8005670:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a2b      	ldr	r2, [pc, #172]	; (8005724 <UART_SetConfig+0x2f8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d000      	beq.n	800567e <UART_SetConfig+0x252>
 800567c:	e0a9      	b.n	80057d2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800567e:	231b      	movs	r3, #27
 8005680:	2220      	movs	r2, #32
 8005682:	189b      	adds	r3, r3, r2
 8005684:	19db      	adds	r3, r3, r7
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	2b08      	cmp	r3, #8
 800568a:	d015      	beq.n	80056b8 <UART_SetConfig+0x28c>
 800568c:	dc18      	bgt.n	80056c0 <UART_SetConfig+0x294>
 800568e:	2b04      	cmp	r3, #4
 8005690:	d00d      	beq.n	80056ae <UART_SetConfig+0x282>
 8005692:	dc15      	bgt.n	80056c0 <UART_SetConfig+0x294>
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <UART_SetConfig+0x272>
 8005698:	2b02      	cmp	r3, #2
 800569a:	d005      	beq.n	80056a8 <UART_SetConfig+0x27c>
 800569c:	e010      	b.n	80056c0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800569e:	f7fe fa69 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 80056a2:	0003      	movs	r3, r0
 80056a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056a6:	e014      	b.n	80056d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056a8:	4b25      	ldr	r3, [pc, #148]	; (8005740 <UART_SetConfig+0x314>)
 80056aa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056ac:	e011      	b.n	80056d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056ae:	f7fe f9d5 	bl	8003a5c <HAL_RCC_GetSysClockFreq>
 80056b2:	0003      	movs	r3, r0
 80056b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056b6:	e00c      	b.n	80056d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056b8:	2380      	movs	r3, #128	; 0x80
 80056ba:	021b      	lsls	r3, r3, #8
 80056bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056be:	e008      	b.n	80056d2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80056c4:	231a      	movs	r3, #26
 80056c6:	2220      	movs	r2, #32
 80056c8:	189b      	adds	r3, r3, r2
 80056ca:	19db      	adds	r3, r3, r7
 80056cc:	2201      	movs	r2, #1
 80056ce:	701a      	strb	r2, [r3, #0]
        break;
 80056d0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d100      	bne.n	80056da <UART_SetConfig+0x2ae>
 80056d8:	e14b      	b.n	8005972 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80056da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056de:	4b19      	ldr	r3, [pc, #100]	; (8005744 <UART_SetConfig+0x318>)
 80056e0:	0052      	lsls	r2, r2, #1
 80056e2:	5ad3      	ldrh	r3, [r2, r3]
 80056e4:	0019      	movs	r1, r3
 80056e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80056e8:	f7fa fd1e 	bl	8000128 <__udivsi3>
 80056ec:	0003      	movs	r3, r0
 80056ee:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	0013      	movs	r3, r2
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	189b      	adds	r3, r3, r2
 80056fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d305      	bcc.n	800570c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005706:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005708:	429a      	cmp	r2, r3
 800570a:	d91d      	bls.n	8005748 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800570c:	231a      	movs	r3, #26
 800570e:	2220      	movs	r2, #32
 8005710:	189b      	adds	r3, r3, r2
 8005712:	19db      	adds	r3, r3, r7
 8005714:	2201      	movs	r2, #1
 8005716:	701a      	strb	r2, [r3, #0]
 8005718:	e12b      	b.n	8005972 <UART_SetConfig+0x546>
 800571a:	46c0      	nop			; (mov r8, r8)
 800571c:	cfff69f3 	.word	0xcfff69f3
 8005720:	ffffcfff 	.word	0xffffcfff
 8005724:	40008000 	.word	0x40008000
 8005728:	11fff4ff 	.word	0x11fff4ff
 800572c:	40013800 	.word	0x40013800
 8005730:	40021000 	.word	0x40021000
 8005734:	40004400 	.word	0x40004400
 8005738:	40004800 	.word	0x40004800
 800573c:	40004c00 	.word	0x40004c00
 8005740:	00f42400 	.word	0x00f42400
 8005744:	08007030 	.word	0x08007030
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800574a:	61bb      	str	r3, [r7, #24]
 800574c:	2300      	movs	r3, #0
 800574e:	61fb      	str	r3, [r7, #28]
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005754:	4b92      	ldr	r3, [pc, #584]	; (80059a0 <UART_SetConfig+0x574>)
 8005756:	0052      	lsls	r2, r2, #1
 8005758:	5ad3      	ldrh	r3, [r2, r3]
 800575a:	613b      	str	r3, [r7, #16]
 800575c:	2300      	movs	r3, #0
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	69b8      	ldr	r0, [r7, #24]
 8005766:	69f9      	ldr	r1, [r7, #28]
 8005768:	f7fa fe54 	bl	8000414 <__aeabi_uldivmod>
 800576c:	0002      	movs	r2, r0
 800576e:	000b      	movs	r3, r1
 8005770:	0e11      	lsrs	r1, r2, #24
 8005772:	021d      	lsls	r5, r3, #8
 8005774:	430d      	orrs	r5, r1
 8005776:	0214      	lsls	r4, r2, #8
 8005778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	085b      	lsrs	r3, r3, #1
 800577e:	60bb      	str	r3, [r7, #8]
 8005780:	2300      	movs	r3, #0
 8005782:	60fb      	str	r3, [r7, #12]
 8005784:	68b8      	ldr	r0, [r7, #8]
 8005786:	68f9      	ldr	r1, [r7, #12]
 8005788:	1900      	adds	r0, r0, r4
 800578a:	4169      	adcs	r1, r5
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	603b      	str	r3, [r7, #0]
 8005792:	2300      	movs	r3, #0
 8005794:	607b      	str	r3, [r7, #4]
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f7fa fe3b 	bl	8000414 <__aeabi_uldivmod>
 800579e:	0002      	movs	r2, r0
 80057a0:	000b      	movs	r3, r1
 80057a2:	0013      	movs	r3, r2
 80057a4:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057a8:	23c0      	movs	r3, #192	; 0xc0
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d309      	bcc.n	80057c4 <UART_SetConfig+0x398>
 80057b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057b2:	2380      	movs	r3, #128	; 0x80
 80057b4:	035b      	lsls	r3, r3, #13
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d204      	bcs.n	80057c4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057c0:	60da      	str	r2, [r3, #12]
 80057c2:	e0d6      	b.n	8005972 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80057c4:	231a      	movs	r3, #26
 80057c6:	2220      	movs	r2, #32
 80057c8:	189b      	adds	r3, r3, r2
 80057ca:	19db      	adds	r3, r3, r7
 80057cc:	2201      	movs	r2, #1
 80057ce:	701a      	strb	r2, [r3, #0]
 80057d0:	e0cf      	b.n	8005972 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	69da      	ldr	r2, [r3, #28]
 80057d6:	2380      	movs	r3, #128	; 0x80
 80057d8:	021b      	lsls	r3, r3, #8
 80057da:	429a      	cmp	r2, r3
 80057dc:	d000      	beq.n	80057e0 <UART_SetConfig+0x3b4>
 80057de:	e070      	b.n	80058c2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80057e0:	231b      	movs	r3, #27
 80057e2:	2220      	movs	r2, #32
 80057e4:	189b      	adds	r3, r3, r2
 80057e6:	19db      	adds	r3, r3, r7
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	2b08      	cmp	r3, #8
 80057ec:	d015      	beq.n	800581a <UART_SetConfig+0x3ee>
 80057ee:	dc18      	bgt.n	8005822 <UART_SetConfig+0x3f6>
 80057f0:	2b04      	cmp	r3, #4
 80057f2:	d00d      	beq.n	8005810 <UART_SetConfig+0x3e4>
 80057f4:	dc15      	bgt.n	8005822 <UART_SetConfig+0x3f6>
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <UART_SetConfig+0x3d4>
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d005      	beq.n	800580a <UART_SetConfig+0x3de>
 80057fe:	e010      	b.n	8005822 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005800:	f7fe f9b8 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 8005804:	0003      	movs	r3, r0
 8005806:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005808:	e014      	b.n	8005834 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800580a:	4b66      	ldr	r3, [pc, #408]	; (80059a4 <UART_SetConfig+0x578>)
 800580c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800580e:	e011      	b.n	8005834 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005810:	f7fe f924 	bl	8003a5c <HAL_RCC_GetSysClockFreq>
 8005814:	0003      	movs	r3, r0
 8005816:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005818:	e00c      	b.n	8005834 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800581a:	2380      	movs	r3, #128	; 0x80
 800581c:	021b      	lsls	r3, r3, #8
 800581e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005820:	e008      	b.n	8005834 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005822:	2300      	movs	r3, #0
 8005824:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005826:	231a      	movs	r3, #26
 8005828:	2220      	movs	r2, #32
 800582a:	189b      	adds	r3, r3, r2
 800582c:	19db      	adds	r3, r3, r7
 800582e:	2201      	movs	r2, #1
 8005830:	701a      	strb	r2, [r3, #0]
        break;
 8005832:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005836:	2b00      	cmp	r3, #0
 8005838:	d100      	bne.n	800583c <UART_SetConfig+0x410>
 800583a:	e09a      	b.n	8005972 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800583c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005840:	4b57      	ldr	r3, [pc, #348]	; (80059a0 <UART_SetConfig+0x574>)
 8005842:	0052      	lsls	r2, r2, #1
 8005844:	5ad3      	ldrh	r3, [r2, r3]
 8005846:	0019      	movs	r1, r3
 8005848:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800584a:	f7fa fc6d 	bl	8000128 <__udivsi3>
 800584e:	0003      	movs	r3, r0
 8005850:	005a      	lsls	r2, r3, #1
 8005852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	085b      	lsrs	r3, r3, #1
 8005858:	18d2      	adds	r2, r2, r3
 800585a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	0019      	movs	r1, r3
 8005860:	0010      	movs	r0, r2
 8005862:	f7fa fc61 	bl	8000128 <__udivsi3>
 8005866:	0003      	movs	r3, r0
 8005868:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800586a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586c:	2b0f      	cmp	r3, #15
 800586e:	d921      	bls.n	80058b4 <UART_SetConfig+0x488>
 8005870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005872:	2380      	movs	r3, #128	; 0x80
 8005874:	025b      	lsls	r3, r3, #9
 8005876:	429a      	cmp	r2, r3
 8005878:	d21c      	bcs.n	80058b4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800587a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587c:	b29a      	uxth	r2, r3
 800587e:	200e      	movs	r0, #14
 8005880:	2420      	movs	r4, #32
 8005882:	1903      	adds	r3, r0, r4
 8005884:	19db      	adds	r3, r3, r7
 8005886:	210f      	movs	r1, #15
 8005888:	438a      	bics	r2, r1
 800588a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800588c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	b29b      	uxth	r3, r3
 8005892:	2207      	movs	r2, #7
 8005894:	4013      	ands	r3, r2
 8005896:	b299      	uxth	r1, r3
 8005898:	1903      	adds	r3, r0, r4
 800589a:	19db      	adds	r3, r3, r7
 800589c:	1902      	adds	r2, r0, r4
 800589e:	19d2      	adds	r2, r2, r7
 80058a0:	8812      	ldrh	r2, [r2, #0]
 80058a2:	430a      	orrs	r2, r1
 80058a4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80058a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	1902      	adds	r2, r0, r4
 80058ac:	19d2      	adds	r2, r2, r7
 80058ae:	8812      	ldrh	r2, [r2, #0]
 80058b0:	60da      	str	r2, [r3, #12]
 80058b2:	e05e      	b.n	8005972 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80058b4:	231a      	movs	r3, #26
 80058b6:	2220      	movs	r2, #32
 80058b8:	189b      	adds	r3, r3, r2
 80058ba:	19db      	adds	r3, r3, r7
 80058bc:	2201      	movs	r2, #1
 80058be:	701a      	strb	r2, [r3, #0]
 80058c0:	e057      	b.n	8005972 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058c2:	231b      	movs	r3, #27
 80058c4:	2220      	movs	r2, #32
 80058c6:	189b      	adds	r3, r3, r2
 80058c8:	19db      	adds	r3, r3, r7
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	2b08      	cmp	r3, #8
 80058ce:	d015      	beq.n	80058fc <UART_SetConfig+0x4d0>
 80058d0:	dc18      	bgt.n	8005904 <UART_SetConfig+0x4d8>
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d00d      	beq.n	80058f2 <UART_SetConfig+0x4c6>
 80058d6:	dc15      	bgt.n	8005904 <UART_SetConfig+0x4d8>
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d002      	beq.n	80058e2 <UART_SetConfig+0x4b6>
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d005      	beq.n	80058ec <UART_SetConfig+0x4c0>
 80058e0:	e010      	b.n	8005904 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058e2:	f7fe f947 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 80058e6:	0003      	movs	r3, r0
 80058e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80058ea:	e014      	b.n	8005916 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058ec:	4b2d      	ldr	r3, [pc, #180]	; (80059a4 <UART_SetConfig+0x578>)
 80058ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80058f0:	e011      	b.n	8005916 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058f2:	f7fe f8b3 	bl	8003a5c <HAL_RCC_GetSysClockFreq>
 80058f6:	0003      	movs	r3, r0
 80058f8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80058fa:	e00c      	b.n	8005916 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058fc:	2380      	movs	r3, #128	; 0x80
 80058fe:	021b      	lsls	r3, r3, #8
 8005900:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005902:	e008      	b.n	8005916 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8005904:	2300      	movs	r3, #0
 8005906:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005908:	231a      	movs	r3, #26
 800590a:	2220      	movs	r2, #32
 800590c:	189b      	adds	r3, r3, r2
 800590e:	19db      	adds	r3, r3, r7
 8005910:	2201      	movs	r2, #1
 8005912:	701a      	strb	r2, [r3, #0]
        break;
 8005914:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005918:	2b00      	cmp	r3, #0
 800591a:	d02a      	beq.n	8005972 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005920:	4b1f      	ldr	r3, [pc, #124]	; (80059a0 <UART_SetConfig+0x574>)
 8005922:	0052      	lsls	r2, r2, #1
 8005924:	5ad3      	ldrh	r3, [r2, r3]
 8005926:	0019      	movs	r1, r3
 8005928:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800592a:	f7fa fbfd 	bl	8000128 <__udivsi3>
 800592e:	0003      	movs	r3, r0
 8005930:	001a      	movs	r2, r3
 8005932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	085b      	lsrs	r3, r3, #1
 8005938:	18d2      	adds	r2, r2, r3
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	0019      	movs	r1, r3
 8005940:	0010      	movs	r0, r2
 8005942:	f7fa fbf1 	bl	8000128 <__udivsi3>
 8005946:	0003      	movs	r3, r0
 8005948:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800594a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800594c:	2b0f      	cmp	r3, #15
 800594e:	d90a      	bls.n	8005966 <UART_SetConfig+0x53a>
 8005950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005952:	2380      	movs	r3, #128	; 0x80
 8005954:	025b      	lsls	r3, r3, #9
 8005956:	429a      	cmp	r2, r3
 8005958:	d205      	bcs.n	8005966 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800595a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800595c:	b29a      	uxth	r2, r3
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	60da      	str	r2, [r3, #12]
 8005964:	e005      	b.n	8005972 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8005966:	231a      	movs	r3, #26
 8005968:	2220      	movs	r2, #32
 800596a:	189b      	adds	r3, r3, r2
 800596c:	19db      	adds	r3, r3, r7
 800596e:	2201      	movs	r2, #1
 8005970:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005974:	226a      	movs	r2, #106	; 0x6a
 8005976:	2101      	movs	r1, #1
 8005978:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	2268      	movs	r2, #104	; 0x68
 800597e:	2101      	movs	r1, #1
 8005980:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	2200      	movs	r2, #0
 8005986:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598a:	2200      	movs	r2, #0
 800598c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800598e:	231a      	movs	r3, #26
 8005990:	2220      	movs	r2, #32
 8005992:	189b      	adds	r3, r3, r2
 8005994:	19db      	adds	r3, r3, r7
 8005996:	781b      	ldrb	r3, [r3, #0]
}
 8005998:	0018      	movs	r0, r3
 800599a:	46bd      	mov	sp, r7
 800599c:	b010      	add	sp, #64	; 0x40
 800599e:	bdb0      	pop	{r4, r5, r7, pc}
 80059a0:	08007030 	.word	0x08007030
 80059a4:	00f42400 	.word	0x00f42400

080059a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b4:	2208      	movs	r2, #8
 80059b6:	4013      	ands	r3, r2
 80059b8:	d00b      	beq.n	80059d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	4a4a      	ldr	r2, [pc, #296]	; (8005aec <UART_AdvFeatureConfig+0x144>)
 80059c2:	4013      	ands	r3, r2
 80059c4:	0019      	movs	r1, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d6:	2201      	movs	r2, #1
 80059d8:	4013      	ands	r3, r2
 80059da:	d00b      	beq.n	80059f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	4a43      	ldr	r2, [pc, #268]	; (8005af0 <UART_AdvFeatureConfig+0x148>)
 80059e4:	4013      	ands	r3, r2
 80059e6:	0019      	movs	r1, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	430a      	orrs	r2, r1
 80059f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f8:	2202      	movs	r2, #2
 80059fa:	4013      	ands	r3, r2
 80059fc:	d00b      	beq.n	8005a16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	4a3b      	ldr	r2, [pc, #236]	; (8005af4 <UART_AdvFeatureConfig+0x14c>)
 8005a06:	4013      	ands	r3, r2
 8005a08:	0019      	movs	r1, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1a:	2204      	movs	r2, #4
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	d00b      	beq.n	8005a38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	4a34      	ldr	r2, [pc, #208]	; (8005af8 <UART_AdvFeatureConfig+0x150>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	0019      	movs	r1, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	430a      	orrs	r2, r1
 8005a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3c:	2210      	movs	r2, #16
 8005a3e:	4013      	ands	r3, r2
 8005a40:	d00b      	beq.n	8005a5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	4a2c      	ldr	r2, [pc, #176]	; (8005afc <UART_AdvFeatureConfig+0x154>)
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	0019      	movs	r1, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	430a      	orrs	r2, r1
 8005a58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5e:	2220      	movs	r2, #32
 8005a60:	4013      	ands	r3, r2
 8005a62:	d00b      	beq.n	8005a7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	4a25      	ldr	r2, [pc, #148]	; (8005b00 <UART_AdvFeatureConfig+0x158>)
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	0019      	movs	r1, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a80:	2240      	movs	r2, #64	; 0x40
 8005a82:	4013      	ands	r3, r2
 8005a84:	d01d      	beq.n	8005ac2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	4a1d      	ldr	r2, [pc, #116]	; (8005b04 <UART_AdvFeatureConfig+0x15c>)
 8005a8e:	4013      	ands	r3, r2
 8005a90:	0019      	movs	r1, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005aa2:	2380      	movs	r3, #128	; 0x80
 8005aa4:	035b      	lsls	r3, r3, #13
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d10b      	bne.n	8005ac2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	4a15      	ldr	r2, [pc, #84]	; (8005b08 <UART_AdvFeatureConfig+0x160>)
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	0019      	movs	r1, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac6:	2280      	movs	r2, #128	; 0x80
 8005ac8:	4013      	ands	r3, r2
 8005aca:	d00b      	beq.n	8005ae4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	4a0e      	ldr	r2, [pc, #56]	; (8005b0c <UART_AdvFeatureConfig+0x164>)
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	0019      	movs	r1, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	605a      	str	r2, [r3, #4]
  }
}
 8005ae4:	46c0      	nop			; (mov r8, r8)
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	b002      	add	sp, #8
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	ffff7fff 	.word	0xffff7fff
 8005af0:	fffdffff 	.word	0xfffdffff
 8005af4:	fffeffff 	.word	0xfffeffff
 8005af8:	fffbffff 	.word	0xfffbffff
 8005afc:	ffffefff 	.word	0xffffefff
 8005b00:	ffffdfff 	.word	0xffffdfff
 8005b04:	ffefffff 	.word	0xffefffff
 8005b08:	ff9fffff 	.word	0xff9fffff
 8005b0c:	fff7ffff 	.word	0xfff7ffff

08005b10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b092      	sub	sp, #72	; 0x48
 8005b14:	af02      	add	r7, sp, #8
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2290      	movs	r2, #144	; 0x90
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b20:	f7fb fc7a 	bl	8001418 <HAL_GetTick>
 8005b24:	0003      	movs	r3, r0
 8005b26:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2208      	movs	r2, #8
 8005b30:	4013      	ands	r3, r2
 8005b32:	2b08      	cmp	r3, #8
 8005b34:	d12d      	bne.n	8005b92 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b38:	2280      	movs	r2, #128	; 0x80
 8005b3a:	0391      	lsls	r1, r2, #14
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	4a47      	ldr	r2, [pc, #284]	; (8005c5c <UART_CheckIdleState+0x14c>)
 8005b40:	9200      	str	r2, [sp, #0]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f000 f88e 	bl	8005c64 <UART_WaitOnFlagUntilTimeout>
 8005b48:	1e03      	subs	r3, r0, #0
 8005b4a:	d022      	beq.n	8005b92 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b54:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b56:	2301      	movs	r3, #1
 8005b58:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5c:	f383 8810 	msr	PRIMASK, r3
}
 8005b60:	46c0      	nop			; (mov r8, r8)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2180      	movs	r1, #128	; 0x80
 8005b6e:	438a      	bics	r2, r1
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b78:	f383 8810 	msr	PRIMASK, r3
}
 8005b7c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2288      	movs	r2, #136	; 0x88
 8005b82:	2120      	movs	r1, #32
 8005b84:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2284      	movs	r2, #132	; 0x84
 8005b8a:	2100      	movs	r1, #0
 8005b8c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e060      	b.n	8005c54 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2204      	movs	r2, #4
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d146      	bne.n	8005c2e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ba2:	2280      	movs	r2, #128	; 0x80
 8005ba4:	03d1      	lsls	r1, r2, #15
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	4a2c      	ldr	r2, [pc, #176]	; (8005c5c <UART_CheckIdleState+0x14c>)
 8005baa:	9200      	str	r2, [sp, #0]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f000 f859 	bl	8005c64 <UART_WaitOnFlagUntilTimeout>
 8005bb2:	1e03      	subs	r3, r0, #0
 8005bb4:	d03b      	beq.n	8005c2e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bb6:	f3ef 8310 	mrs	r3, PRIMASK
 8005bba:	60fb      	str	r3, [r7, #12]
  return(result);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bbe:	637b      	str	r3, [r7, #52]	; 0x34
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f383 8810 	msr	PRIMASK, r3
}
 8005bca:	46c0      	nop			; (mov r8, r8)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4922      	ldr	r1, [pc, #136]	; (8005c60 <UART_CheckIdleState+0x150>)
 8005bd8:	400a      	ands	r2, r1
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	f383 8810 	msr	PRIMASK, r3
}
 8005be6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005be8:	f3ef 8310 	mrs	r3, PRIMASK
 8005bec:	61bb      	str	r3, [r7, #24]
  return(result);
 8005bee:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bf0:	633b      	str	r3, [r7, #48]	; 0x30
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	f383 8810 	msr	PRIMASK, r3
}
 8005bfc:	46c0      	nop			; (mov r8, r8)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2101      	movs	r1, #1
 8005c0a:	438a      	bics	r2, r1
 8005c0c:	609a      	str	r2, [r3, #8]
 8005c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c10:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	f383 8810 	msr	PRIMASK, r3
}
 8005c18:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	228c      	movs	r2, #140	; 0x8c
 8005c1e:	2120      	movs	r1, #32
 8005c20:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2284      	movs	r2, #132	; 0x84
 8005c26:	2100      	movs	r1, #0
 8005c28:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e012      	b.n	8005c54 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2288      	movs	r2, #136	; 0x88
 8005c32:	2120      	movs	r1, #32
 8005c34:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	228c      	movs	r2, #140	; 0x8c
 8005c3a:	2120      	movs	r1, #32
 8005c3c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2284      	movs	r2, #132	; 0x84
 8005c4e:	2100      	movs	r1, #0
 8005c50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	0018      	movs	r0, r3
 8005c56:	46bd      	mov	sp, r7
 8005c58:	b010      	add	sp, #64	; 0x40
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	01ffffff 	.word	0x01ffffff
 8005c60:	fffffedf 	.word	0xfffffedf

08005c64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	603b      	str	r3, [r7, #0]
 8005c70:	1dfb      	adds	r3, r7, #7
 8005c72:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c74:	e051      	b.n	8005d1a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	d04e      	beq.n	8005d1a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7c:	f7fb fbcc 	bl	8001418 <HAL_GetTick>
 8005c80:	0002      	movs	r2, r0
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	69ba      	ldr	r2, [r7, #24]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d302      	bcc.n	8005c92 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d101      	bne.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e051      	b.n	8005d3a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2204      	movs	r2, #4
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	d03b      	beq.n	8005d1a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	2b80      	cmp	r3, #128	; 0x80
 8005ca6:	d038      	beq.n	8005d1a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b40      	cmp	r3, #64	; 0x40
 8005cac:	d035      	beq.n	8005d1a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	2208      	movs	r2, #8
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d111      	bne.n	8005ce0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2208      	movs	r2, #8
 8005cc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	0018      	movs	r0, r3
 8005cc8:	f000 f83c 	bl	8005d44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2290      	movs	r2, #144	; 0x90
 8005cd0:	2108      	movs	r1, #8
 8005cd2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2284      	movs	r2, #132	; 0x84
 8005cd8:	2100      	movs	r1, #0
 8005cda:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e02c      	b.n	8005d3a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	69da      	ldr	r2, [r3, #28]
 8005ce6:	2380      	movs	r3, #128	; 0x80
 8005ce8:	011b      	lsls	r3, r3, #4
 8005cea:	401a      	ands	r2, r3
 8005cec:	2380      	movs	r3, #128	; 0x80
 8005cee:	011b      	lsls	r3, r3, #4
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d112      	bne.n	8005d1a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2280      	movs	r2, #128	; 0x80
 8005cfa:	0112      	lsls	r2, r2, #4
 8005cfc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	0018      	movs	r0, r3
 8005d02:	f000 f81f 	bl	8005d44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2290      	movs	r2, #144	; 0x90
 8005d0a:	2120      	movs	r1, #32
 8005d0c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2284      	movs	r2, #132	; 0x84
 8005d12:	2100      	movs	r1, #0
 8005d14:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e00f      	b.n	8005d3a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	68ba      	ldr	r2, [r7, #8]
 8005d22:	4013      	ands	r3, r2
 8005d24:	68ba      	ldr	r2, [r7, #8]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	425a      	negs	r2, r3
 8005d2a:	4153      	adcs	r3, r2
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	001a      	movs	r2, r3
 8005d30:	1dfb      	adds	r3, r7, #7
 8005d32:	781b      	ldrb	r3, [r3, #0]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d09e      	beq.n	8005c76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	0018      	movs	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	b004      	add	sp, #16
 8005d40:	bd80      	pop	{r7, pc}
	...

08005d44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08e      	sub	sp, #56	; 0x38
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005d50:	617b      	str	r3, [r7, #20]
  return(result);
 8005d52:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d54:	637b      	str	r3, [r7, #52]	; 0x34
 8005d56:	2301      	movs	r3, #1
 8005d58:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	f383 8810 	msr	PRIMASK, r3
}
 8005d60:	46c0      	nop			; (mov r8, r8)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4926      	ldr	r1, [pc, #152]	; (8005e08 <UART_EndRxTransfer+0xc4>)
 8005d6e:	400a      	ands	r2, r1
 8005d70:	601a      	str	r2, [r3, #0]
 8005d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	f383 8810 	msr	PRIMASK, r3
}
 8005d7c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d82:	623b      	str	r3, [r7, #32]
  return(result);
 8005d84:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d86:	633b      	str	r3, [r7, #48]	; 0x30
 8005d88:	2301      	movs	r3, #1
 8005d8a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8e:	f383 8810 	msr	PRIMASK, r3
}
 8005d92:	46c0      	nop			; (mov r8, r8)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	689a      	ldr	r2, [r3, #8]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	491b      	ldr	r1, [pc, #108]	; (8005e0c <UART_EndRxTransfer+0xc8>)
 8005da0:	400a      	ands	r2, r1
 8005da2:	609a      	str	r2, [r3, #8]
 8005da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005daa:	f383 8810 	msr	PRIMASK, r3
}
 8005dae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d118      	bne.n	8005dea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005db8:	f3ef 8310 	mrs	r3, PRIMASK
 8005dbc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005dbe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f383 8810 	msr	PRIMASK, r3
}
 8005dcc:	46c0      	nop			; (mov r8, r8)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2110      	movs	r1, #16
 8005dda:	438a      	bics	r2, r1
 8005ddc:	601a      	str	r2, [r3, #0]
 8005dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	f383 8810 	msr	PRIMASK, r3
}
 8005de8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	228c      	movs	r2, #140	; 0x8c
 8005dee:	2120      	movs	r1, #32
 8005df0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005dfe:	46c0      	nop			; (mov r8, r8)
 8005e00:	46bd      	mov	sp, r7
 8005e02:	b00e      	add	sp, #56	; 0x38
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	46c0      	nop			; (mov r8, r8)
 8005e08:	fffffedf 	.word	0xfffffedf
 8005e0c:	effffffe 	.word	0xeffffffe

08005e10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2284      	movs	r2, #132	; 0x84
 8005e1c:	5c9b      	ldrb	r3, [r3, r2]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d101      	bne.n	8005e26 <HAL_UARTEx_DisableFifoMode+0x16>
 8005e22:	2302      	movs	r3, #2
 8005e24:	e027      	b.n	8005e76 <HAL_UARTEx_DisableFifoMode+0x66>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2284      	movs	r2, #132	; 0x84
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2288      	movs	r2, #136	; 0x88
 8005e32:	2124      	movs	r1, #36	; 0x24
 8005e34:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2101      	movs	r1, #1
 8005e4a:	438a      	bics	r2, r1
 8005e4c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	4a0b      	ldr	r2, [pc, #44]	; (8005e80 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005e52:	4013      	ands	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2288      	movs	r2, #136	; 0x88
 8005e68:	2120      	movs	r1, #32
 8005e6a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2284      	movs	r2, #132	; 0x84
 8005e70:	2100      	movs	r1, #0
 8005e72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	0018      	movs	r0, r3
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	b004      	add	sp, #16
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	46c0      	nop			; (mov r8, r8)
 8005e80:	dfffffff 	.word	0xdfffffff

08005e84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2284      	movs	r2, #132	; 0x84
 8005e92:	5c9b      	ldrb	r3, [r3, r2]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d101      	bne.n	8005e9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005e98:	2302      	movs	r3, #2
 8005e9a:	e02e      	b.n	8005efa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2284      	movs	r2, #132	; 0x84
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2288      	movs	r2, #136	; 0x88
 8005ea8:	2124      	movs	r1, #36	; 0x24
 8005eaa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	438a      	bics	r2, r1
 8005ec2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	08d9      	lsrs	r1, r3, #3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	430a      	orrs	r2, r1
 8005ed6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	0018      	movs	r0, r3
 8005edc:	f000 f854 	bl	8005f88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2288      	movs	r2, #136	; 0x88
 8005eec:	2120      	movs	r1, #32
 8005eee:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2284      	movs	r2, #132	; 0x84
 8005ef4:	2100      	movs	r1, #0
 8005ef6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	0018      	movs	r0, r3
 8005efc:	46bd      	mov	sp, r7
 8005efe:	b004      	add	sp, #16
 8005f00:	bd80      	pop	{r7, pc}
	...

08005f04 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2284      	movs	r2, #132	; 0x84
 8005f12:	5c9b      	ldrb	r3, [r3, r2]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d101      	bne.n	8005f1c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f18:	2302      	movs	r3, #2
 8005f1a:	e02f      	b.n	8005f7c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2284      	movs	r2, #132	; 0x84
 8005f20:	2101      	movs	r1, #1
 8005f22:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2288      	movs	r2, #136	; 0x88
 8005f28:	2124      	movs	r1, #36	; 0x24
 8005f2a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2101      	movs	r1, #1
 8005f40:	438a      	bics	r2, r1
 8005f42:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	4a0e      	ldr	r2, [pc, #56]	; (8005f84 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	0019      	movs	r1, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	683a      	ldr	r2, [r7, #0]
 8005f56:	430a      	orrs	r2, r1
 8005f58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	0018      	movs	r0, r3
 8005f5e:	f000 f813 	bl	8005f88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2288      	movs	r2, #136	; 0x88
 8005f6e:	2120      	movs	r1, #32
 8005f70:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2284      	movs	r2, #132	; 0x84
 8005f76:	2100      	movs	r1, #0
 8005f78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	0018      	movs	r0, r3
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	b004      	add	sp, #16
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	f1ffffff 	.word	0xf1ffffff

08005f88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d108      	bne.n	8005faa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	226a      	movs	r2, #106	; 0x6a
 8005f9c:	2101      	movs	r1, #1
 8005f9e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2268      	movs	r2, #104	; 0x68
 8005fa4:	2101      	movs	r1, #1
 8005fa6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005fa8:	e043      	b.n	8006032 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005faa:	260f      	movs	r6, #15
 8005fac:	19bb      	adds	r3, r7, r6
 8005fae:	2208      	movs	r2, #8
 8005fb0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005fb2:	200e      	movs	r0, #14
 8005fb4:	183b      	adds	r3, r7, r0
 8005fb6:	2208      	movs	r2, #8
 8005fb8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	0e5b      	lsrs	r3, r3, #25
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	240d      	movs	r4, #13
 8005fc6:	193b      	adds	r3, r7, r4
 8005fc8:	2107      	movs	r1, #7
 8005fca:	400a      	ands	r2, r1
 8005fcc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	0f5b      	lsrs	r3, r3, #29
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	250c      	movs	r5, #12
 8005fda:	197b      	adds	r3, r7, r5
 8005fdc:	2107      	movs	r1, #7
 8005fde:	400a      	ands	r2, r1
 8005fe0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005fe2:	183b      	adds	r3, r7, r0
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	197a      	adds	r2, r7, r5
 8005fe8:	7812      	ldrb	r2, [r2, #0]
 8005fea:	4914      	ldr	r1, [pc, #80]	; (800603c <UARTEx_SetNbDataToProcess+0xb4>)
 8005fec:	5c8a      	ldrb	r2, [r1, r2]
 8005fee:	435a      	muls	r2, r3
 8005ff0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005ff2:	197b      	adds	r3, r7, r5
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	4a12      	ldr	r2, [pc, #72]	; (8006040 <UARTEx_SetNbDataToProcess+0xb8>)
 8005ff8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ffa:	0019      	movs	r1, r3
 8005ffc:	f7fa f91e 	bl	800023c <__divsi3>
 8006000:	0003      	movs	r3, r0
 8006002:	b299      	uxth	r1, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	226a      	movs	r2, #106	; 0x6a
 8006008:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800600a:	19bb      	adds	r3, r7, r6
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	193a      	adds	r2, r7, r4
 8006010:	7812      	ldrb	r2, [r2, #0]
 8006012:	490a      	ldr	r1, [pc, #40]	; (800603c <UARTEx_SetNbDataToProcess+0xb4>)
 8006014:	5c8a      	ldrb	r2, [r1, r2]
 8006016:	435a      	muls	r2, r3
 8006018:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800601a:	193b      	adds	r3, r7, r4
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	4a08      	ldr	r2, [pc, #32]	; (8006040 <UARTEx_SetNbDataToProcess+0xb8>)
 8006020:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006022:	0019      	movs	r1, r3
 8006024:	f7fa f90a 	bl	800023c <__divsi3>
 8006028:	0003      	movs	r3, r0
 800602a:	b299      	uxth	r1, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2268      	movs	r2, #104	; 0x68
 8006030:	5299      	strh	r1, [r3, r2]
}
 8006032:	46c0      	nop			; (mov r8, r8)
 8006034:	46bd      	mov	sp, r7
 8006036:	b005      	add	sp, #20
 8006038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	08007048 	.word	0x08007048
 8006040:	08007050 	.word	0x08007050

08006044 <I2C_LCD_ExpanderWrite>:
static I2C_LCD_InfoParam_t I2C_LCD_InfoParam_g[I2C_LCD_MAX];

/*---------------------[STATIC INTERNAL FUNCTIONS]-----------------------*/

static void I2C_LCD_ExpanderWrite(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8006044:	b590      	push	{r4, r7, lr}
 8006046:	b087      	sub	sp, #28
 8006048:	af02      	add	r7, sp, #8
 800604a:	0002      	movs	r2, r0
 800604c:	1dfb      	adds	r3, r7, #7
 800604e:	701a      	strb	r2, [r3, #0]
 8006050:	1dbb      	adds	r3, r7, #6
 8006052:	1c0a      	adds	r2, r1, #0
 8006054:	701a      	strb	r2, [r3, #0]
    uint8_t TxData = (DATA) | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal;
 8006056:	1dfb      	adds	r3, r7, #7
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	4a16      	ldr	r2, [pc, #88]	; (80060b4 <I2C_LCD_ExpanderWrite+0x70>)
 800605c:	005b      	lsls	r3, r3, #1
 800605e:	18d3      	adds	r3, r2, r3
 8006060:	3301      	adds	r3, #1
 8006062:	781a      	ldrb	r2, [r3, #0]
 8006064:	1dbb      	adds	r3, r7, #6
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	4313      	orrs	r3, r2
 800606a:	b2da      	uxtb	r2, r3
 800606c:	240f      	movs	r4, #15
 800606e:	193b      	adds	r3, r7, r4
 8006070:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_Handle, (I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_Address<<1), &TxData, sizeof(TxData), 100);
 8006072:	1dfb      	adds	r3, r7, #7
 8006074:	781a      	ldrb	r2, [r3, #0]
 8006076:	4910      	ldr	r1, [pc, #64]	; (80060b8 <I2C_LCD_ExpanderWrite+0x74>)
 8006078:	0013      	movs	r3, r2
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	189b      	adds	r3, r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	18cb      	adds	r3, r1, r3
 8006082:	3304      	adds	r3, #4
 8006084:	6818      	ldr	r0, [r3, #0]
 8006086:	1dfb      	adds	r3, r7, #7
 8006088:	781a      	ldrb	r2, [r3, #0]
 800608a:	490b      	ldr	r1, [pc, #44]	; (80060b8 <I2C_LCD_ExpanderWrite+0x74>)
 800608c:	0013      	movs	r3, r2
 800608e:	005b      	lsls	r3, r3, #1
 8006090:	189b      	adds	r3, r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	18cb      	adds	r3, r1, r3
 8006096:	3308      	adds	r3, #8
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	b29b      	uxth	r3, r3
 800609c:	18db      	adds	r3, r3, r3
 800609e:	b299      	uxth	r1, r3
 80060a0:	193a      	adds	r2, r7, r4
 80060a2:	2364      	movs	r3, #100	; 0x64
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	2301      	movs	r3, #1
 80060a8:	f7fc fb6e 	bl	8002788 <HAL_I2C_Master_Transmit>
}
 80060ac:	46c0      	nop			; (mov r8, r8)
 80060ae:	46bd      	mov	sp, r7
 80060b0:	b005      	add	sp, #20
 80060b2:	bd90      	pop	{r4, r7, pc}
 80060b4:	20000264 	.word	0x20000264
 80060b8:	08007058 	.word	0x08007058

080060bc <I2C_LCD_EnPulse>:

static void I2C_LCD_EnPulse(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 80060bc:	b590      	push	{r4, r7, lr}
 80060be:	b087      	sub	sp, #28
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	0002      	movs	r2, r0
 80060c4:	1dfb      	adds	r3, r7, #7
 80060c6:	701a      	strb	r2, [r3, #0]
 80060c8:	1dbb      	adds	r3, r7, #6
 80060ca:	1c0a      	adds	r2, r1, #0
 80060cc:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA | EN)); // En high
 80060ce:	1dbb      	adds	r3, r7, #6
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	2204      	movs	r2, #4
 80060d4:	4313      	orrs	r3, r2
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	1dfb      	adds	r3, r7, #7
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	0011      	movs	r1, r2
 80060de:	0018      	movs	r0, r3
 80060e0:	f7ff ffb0 	bl	8006044 <I2C_LCD_ExpanderWrite>
	DELAY_US(2); // enable pulse must be >450ns
 80060e4:	4b25      	ldr	r3, [pc, #148]	; (800617c <I2C_LCD_EnPulse+0xc0>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	617b      	str	r3, [r7, #20]
 80060ea:	4b25      	ldr	r3, [pc, #148]	; (8006180 <I2C_LCD_EnPulse+0xc4>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4925      	ldr	r1, [pc, #148]	; (8006184 <I2C_LCD_EnPulse+0xc8>)
 80060f0:	0018      	movs	r0, r3
 80060f2:	f7fa f819 	bl	8000128 <__udivsi3>
 80060f6:	0003      	movs	r3, r0
 80060f8:	005c      	lsls	r4, r3, #1
 80060fa:	4b21      	ldr	r3, [pc, #132]	; (8006180 <I2C_LCD_EnPulse+0xc4>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4921      	ldr	r1, [pc, #132]	; (8006184 <I2C_LCD_EnPulse+0xc8>)
 8006100:	0018      	movs	r0, r3
 8006102:	f7fa f811 	bl	8000128 <__udivsi3>
 8006106:	0003      	movs	r3, r0
 8006108:	085b      	lsrs	r3, r3, #1
 800610a:	1ae3      	subs	r3, r4, r3
 800610c:	613b      	str	r3, [r7, #16]
 800610e:	4b1b      	ldr	r3, [pc, #108]	; (800617c <I2C_LCD_EnPulse+0xc0>)
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	429a      	cmp	r2, r3
 800611a:	d8f8      	bhi.n	800610e <I2C_LCD_EnPulse+0x52>

    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA & ~EN)); // En low
 800611c:	1dbb      	adds	r3, r7, #6
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	2204      	movs	r2, #4
 8006122:	4393      	bics	r3, r2
 8006124:	b2da      	uxtb	r2, r3
 8006126:	1dfb      	adds	r3, r7, #7
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	0011      	movs	r1, r2
 800612c:	0018      	movs	r0, r3
 800612e:	f7ff ff89 	bl	8006044 <I2C_LCD_ExpanderWrite>
    DELAY_US(50); // commands need > 37us to settle
 8006132:	4b12      	ldr	r3, [pc, #72]	; (800617c <I2C_LCD_EnPulse+0xc0>)
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	4b11      	ldr	r3, [pc, #68]	; (8006180 <I2C_LCD_EnPulse+0xc4>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4911      	ldr	r1, [pc, #68]	; (8006184 <I2C_LCD_EnPulse+0xc8>)
 800613e:	0018      	movs	r0, r3
 8006140:	f7f9 fff2 	bl	8000128 <__udivsi3>
 8006144:	0003      	movs	r3, r0
 8006146:	001a      	movs	r2, r3
 8006148:	2332      	movs	r3, #50	; 0x32
 800614a:	4353      	muls	r3, r2
 800614c:	001c      	movs	r4, r3
 800614e:	4b0c      	ldr	r3, [pc, #48]	; (8006180 <I2C_LCD_EnPulse+0xc4>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	490c      	ldr	r1, [pc, #48]	; (8006184 <I2C_LCD_EnPulse+0xc8>)
 8006154:	0018      	movs	r0, r3
 8006156:	f7f9 ffe7 	bl	8000128 <__udivsi3>
 800615a:	0003      	movs	r3, r0
 800615c:	085b      	lsrs	r3, r3, #1
 800615e:	1ae3      	subs	r3, r4, r3
 8006160:	60bb      	str	r3, [r7, #8]
 8006162:	4b06      	ldr	r3, [pc, #24]	; (800617c <I2C_LCD_EnPulse+0xc0>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	429a      	cmp	r2, r3
 800616e:	d8f8      	bhi.n	8006162 <I2C_LCD_EnPulse+0xa6>
}
 8006170:	46c0      	nop			; (mov r8, r8)
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	46bd      	mov	sp, r7
 8006176:	b007      	add	sp, #28
 8006178:	bd90      	pop	{r4, r7, pc}
 800617a:	46c0      	nop			; (mov r8, r8)
 800617c:	e000e010 	.word	0xe000e010
 8006180:	20000000 	.word	0x20000000
 8006184:	000f4240 	.word	0x000f4240

08006188 <I2C_LCD_Write4Bits>:

static void I2C_LCD_Write4Bits(uint8_t I2C_LCD_InstanceIndex, uint8_t Val)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	0002      	movs	r2, r0
 8006190:	1dfb      	adds	r3, r7, #7
 8006192:	701a      	strb	r2, [r3, #0]
 8006194:	1dbb      	adds	r3, r7, #6
 8006196:	1c0a      	adds	r2, r1, #0
 8006198:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, Val);
 800619a:	1dbb      	adds	r3, r7, #6
 800619c:	781a      	ldrb	r2, [r3, #0]
 800619e:	1dfb      	adds	r3, r7, #7
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	0011      	movs	r1, r2
 80061a4:	0018      	movs	r0, r3
 80061a6:	f7ff ff4d 	bl	8006044 <I2C_LCD_ExpanderWrite>
	I2C_LCD_EnPulse(I2C_LCD_InstanceIndex, Val);
 80061aa:	1dbb      	adds	r3, r7, #6
 80061ac:	781a      	ldrb	r2, [r3, #0]
 80061ae:	1dfb      	adds	r3, r7, #7
 80061b0:	781b      	ldrb	r3, [r3, #0]
 80061b2:	0011      	movs	r1, r2
 80061b4:	0018      	movs	r0, r3
 80061b6:	f7ff ff81 	bl	80060bc <I2C_LCD_EnPulse>
}
 80061ba:	46c0      	nop			; (mov r8, r8)
 80061bc:	46bd      	mov	sp, r7
 80061be:	b002      	add	sp, #8
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <I2C_LCD_Send>:

static void I2C_LCD_Send(uint8_t I2C_LCD_InstanceIndex, uint8_t Val, uint8_t Mode)
{
 80061c2:	b590      	push	{r4, r7, lr}
 80061c4:	b085      	sub	sp, #20
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	0004      	movs	r4, r0
 80061ca:	0008      	movs	r0, r1
 80061cc:	0011      	movs	r1, r2
 80061ce:	1dfb      	adds	r3, r7, #7
 80061d0:	1c22      	adds	r2, r4, #0
 80061d2:	701a      	strb	r2, [r3, #0]
 80061d4:	1dbb      	adds	r3, r7, #6
 80061d6:	1c02      	adds	r2, r0, #0
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	1d7b      	adds	r3, r7, #5
 80061dc:	1c0a      	adds	r2, r1, #0
 80061de:	701a      	strb	r2, [r3, #0]
    uint8_t HighNib = Val & 0xF0;
 80061e0:	200f      	movs	r0, #15
 80061e2:	183b      	adds	r3, r7, r0
 80061e4:	1dba      	adds	r2, r7, #6
 80061e6:	7812      	ldrb	r2, [r2, #0]
 80061e8:	210f      	movs	r1, #15
 80061ea:	438a      	bics	r2, r1
 80061ec:	701a      	strb	r2, [r3, #0]
    uint8_t LowNib = (Val << 4) & 0xF0;
 80061ee:	1dbb      	adds	r3, r7, #6
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	011a      	lsls	r2, r3, #4
 80061f4:	240e      	movs	r4, #14
 80061f6:	193b      	adds	r3, r7, r4
 80061f8:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (HighNib) | Mode);
 80061fa:	183a      	adds	r2, r7, r0
 80061fc:	1d7b      	adds	r3, r7, #5
 80061fe:	7812      	ldrb	r2, [r2, #0]
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	4313      	orrs	r3, r2
 8006204:	b2da      	uxtb	r2, r3
 8006206:	1dfb      	adds	r3, r7, #7
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	0011      	movs	r1, r2
 800620c:	0018      	movs	r0, r3
 800620e:	f7ff ffbb 	bl	8006188 <I2C_LCD_Write4Bits>
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (LowNib) | Mode);
 8006212:	193a      	adds	r2, r7, r4
 8006214:	1d7b      	adds	r3, r7, #5
 8006216:	7812      	ldrb	r2, [r2, #0]
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	4313      	orrs	r3, r2
 800621c:	b2da      	uxtb	r2, r3
 800621e:	1dfb      	adds	r3, r7, #7
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	0011      	movs	r1, r2
 8006224:	0018      	movs	r0, r3
 8006226:	f7ff ffaf 	bl	8006188 <I2C_LCD_Write4Bits>
}
 800622a:	46c0      	nop			; (mov r8, r8)
 800622c:	46bd      	mov	sp, r7
 800622e:	b005      	add	sp, #20
 8006230:	bd90      	pop	{r4, r7, pc}

08006232 <I2C_LCD_Cmd>:

static void I2C_LCD_Cmd(uint8_t I2C_LCD_InstanceIndex, uint8_t CMD)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b082      	sub	sp, #8
 8006236:	af00      	add	r7, sp, #0
 8006238:	0002      	movs	r2, r0
 800623a:	1dfb      	adds	r3, r7, #7
 800623c:	701a      	strb	r2, [r3, #0]
 800623e:	1dbb      	adds	r3, r7, #6
 8006240:	1c0a      	adds	r2, r1, #0
 8006242:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, CMD, 0);
 8006244:	1dbb      	adds	r3, r7, #6
 8006246:	7819      	ldrb	r1, [r3, #0]
 8006248:	1dfb      	adds	r3, r7, #7
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	2200      	movs	r2, #0
 800624e:	0018      	movs	r0, r3
 8006250:	f7ff ffb7 	bl	80061c2 <I2C_LCD_Send>
}
 8006254:	46c0      	nop			; (mov r8, r8)
 8006256:	46bd      	mov	sp, r7
 8006258:	b002      	add	sp, #8
 800625a:	bd80      	pop	{r7, pc}

0800625c <I2C_LCD_Data>:

static void I2C_LCD_Data(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
 8006262:	0002      	movs	r2, r0
 8006264:	1dfb      	adds	r3, r7, #7
 8006266:	701a      	strb	r2, [r3, #0]
 8006268:	1dbb      	adds	r3, r7, #6
 800626a:	1c0a      	adds	r2, r1, #0
 800626c:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, DATA, 1);
 800626e:	1dbb      	adds	r3, r7, #6
 8006270:	7819      	ldrb	r1, [r3, #0]
 8006272:	1dfb      	adds	r3, r7, #7
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	2201      	movs	r2, #1
 8006278:	0018      	movs	r0, r3
 800627a:	f7ff ffa2 	bl	80061c2 <I2C_LCD_Send>
}
 800627e:	46c0      	nop			; (mov r8, r8)
 8006280:	46bd      	mov	sp, r7
 8006282:	b002      	add	sp, #8
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <I2C_LCD_Init>:
//=========================================================================================================================

/*-----------------------[USER EXTERNAL FUNCTIONS]-----------------------*/

void I2C_LCD_Init(uint8_t I2C_LCD_InstanceIndex)
{
 8006288:	b590      	push	{r4, r7, lr}
 800628a:	b08b      	sub	sp, #44	; 0x2c
 800628c:	af00      	add	r7, sp, #0
 800628e:	0002      	movs	r2, r0
 8006290:	1dfb      	adds	r3, r7, #7
 8006292:	701a      	strb	r2, [r3, #0]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8006294:	46c0      	nop			; (mov r8, r8)
 8006296:	f7fb f8bf 	bl	8001418 <HAL_GetTick>
 800629a:	0003      	movs	r3, r0
 800629c:	2b31      	cmp	r3, #49	; 0x31
 800629e:	d9fa      	bls.n	8006296 <I2C_LCD_Init+0xe>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 80062a0:	1dfb      	adds	r3, r7, #7
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	2130      	movs	r1, #48	; 0x30
 80062a6:	0018      	movs	r0, r3
 80062a8:	f7ff ffc3 	bl	8006232 <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 80062ac:	2300      	movs	r3, #0
 80062ae:	627b      	str	r3, [r7, #36]	; 0x24
 80062b0:	e025      	b.n	80062fe <I2C_LCD_Init+0x76>
 80062b2:	4b57      	ldr	r3, [pc, #348]	; (8006410 <I2C_LCD_Init+0x188>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	4b56      	ldr	r3, [pc, #344]	; (8006414 <I2C_LCD_Init+0x18c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4956      	ldr	r1, [pc, #344]	; (8006418 <I2C_LCD_Init+0x190>)
 80062be:	0018      	movs	r0, r3
 80062c0:	f7f9 ff32 	bl	8000128 <__udivsi3>
 80062c4:	0003      	movs	r3, r0
 80062c6:	001a      	movs	r2, r3
 80062c8:	0013      	movs	r3, r2
 80062ca:	015b      	lsls	r3, r3, #5
 80062cc:	1a9b      	subs	r3, r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	189b      	adds	r3, r3, r2
 80062d2:	00db      	lsls	r3, r3, #3
 80062d4:	001c      	movs	r4, r3
 80062d6:	4b4f      	ldr	r3, [pc, #316]	; (8006414 <I2C_LCD_Init+0x18c>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	494f      	ldr	r1, [pc, #316]	; (8006418 <I2C_LCD_Init+0x190>)
 80062dc:	0018      	movs	r0, r3
 80062de:	f7f9 ff23 	bl	8000128 <__udivsi3>
 80062e2:	0003      	movs	r3, r0
 80062e4:	085b      	lsrs	r3, r3, #1
 80062e6:	1ae3      	subs	r3, r4, r3
 80062e8:	60bb      	str	r3, [r7, #8]
 80062ea:	4b49      	ldr	r3, [pc, #292]	; (8006410 <I2C_LCD_Init+0x188>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d8f8      	bhi.n	80062ea <I2C_LCD_Init+0x62>
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	3301      	adds	r3, #1
 80062fc:	627b      	str	r3, [r7, #36]	; 0x24
 80062fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006300:	2b04      	cmp	r3, #4
 8006302:	d9d6      	bls.n	80062b2 <I2C_LCD_Init+0x2a>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8006304:	1dfb      	adds	r3, r7, #7
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	2130      	movs	r1, #48	; 0x30
 800630a:	0018      	movs	r0, r3
 800630c:	f7ff ff91 	bl	8006232 <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8006310:	2300      	movs	r3, #0
 8006312:	623b      	str	r3, [r7, #32]
 8006314:	e025      	b.n	8006362 <I2C_LCD_Init+0xda>
 8006316:	4b3e      	ldr	r3, [pc, #248]	; (8006410 <I2C_LCD_Init+0x188>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	617b      	str	r3, [r7, #20]
 800631c:	4b3d      	ldr	r3, [pc, #244]	; (8006414 <I2C_LCD_Init+0x18c>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	493d      	ldr	r1, [pc, #244]	; (8006418 <I2C_LCD_Init+0x190>)
 8006322:	0018      	movs	r0, r3
 8006324:	f7f9 ff00 	bl	8000128 <__udivsi3>
 8006328:	0003      	movs	r3, r0
 800632a:	001a      	movs	r2, r3
 800632c:	0013      	movs	r3, r2
 800632e:	015b      	lsls	r3, r3, #5
 8006330:	1a9b      	subs	r3, r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	189b      	adds	r3, r3, r2
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	001c      	movs	r4, r3
 800633a:	4b36      	ldr	r3, [pc, #216]	; (8006414 <I2C_LCD_Init+0x18c>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4936      	ldr	r1, [pc, #216]	; (8006418 <I2C_LCD_Init+0x190>)
 8006340:	0018      	movs	r0, r3
 8006342:	f7f9 fef1 	bl	8000128 <__udivsi3>
 8006346:	0003      	movs	r3, r0
 8006348:	085b      	lsrs	r3, r3, #1
 800634a:	1ae3      	subs	r3, r4, r3
 800634c:	613b      	str	r3, [r7, #16]
 800634e:	4b30      	ldr	r3, [pc, #192]	; (8006410 <I2C_LCD_Init+0x188>)
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	697a      	ldr	r2, [r7, #20]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	429a      	cmp	r2, r3
 800635a:	d8f8      	bhi.n	800634e <I2C_LCD_Init+0xc6>
 800635c:	6a3b      	ldr	r3, [r7, #32]
 800635e:	3301      	adds	r3, #1
 8006360:	623b      	str	r3, [r7, #32]
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	2b04      	cmp	r3, #4
 8006366:	d9d6      	bls.n	8006316 <I2C_LCD_Init+0x8e>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8006368:	1dfb      	adds	r3, r7, #7
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	2130      	movs	r1, #48	; 0x30
 800636e:	0018      	movs	r0, r3
 8006370:	f7ff ff5f 	bl	8006232 <I2C_LCD_Cmd>
    DELAY_US(150);  // Delay > 100s
 8006374:	4b26      	ldr	r3, [pc, #152]	; (8006410 <I2C_LCD_Init+0x188>)
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	61fb      	str	r3, [r7, #28]
 800637a:	4b26      	ldr	r3, [pc, #152]	; (8006414 <I2C_LCD_Init+0x18c>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4926      	ldr	r1, [pc, #152]	; (8006418 <I2C_LCD_Init+0x190>)
 8006380:	0018      	movs	r0, r3
 8006382:	f7f9 fed1 	bl	8000128 <__udivsi3>
 8006386:	0003      	movs	r3, r0
 8006388:	001a      	movs	r2, r3
 800638a:	2396      	movs	r3, #150	; 0x96
 800638c:	4353      	muls	r3, r2
 800638e:	001c      	movs	r4, r3
 8006390:	4b20      	ldr	r3, [pc, #128]	; (8006414 <I2C_LCD_Init+0x18c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4920      	ldr	r1, [pc, #128]	; (8006418 <I2C_LCD_Init+0x190>)
 8006396:	0018      	movs	r0, r3
 8006398:	f7f9 fec6 	bl	8000128 <__udivsi3>
 800639c:	0003      	movs	r3, r0
 800639e:	085b      	lsrs	r3, r3, #1
 80063a0:	1ae3      	subs	r3, r4, r3
 80063a2:	61bb      	str	r3, [r7, #24]
 80063a4:	4b1a      	ldr	r3, [pc, #104]	; (8006410 <I2C_LCD_Init+0x188>)
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	69fa      	ldr	r2, [r7, #28]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	69ba      	ldr	r2, [r7, #24]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d8f8      	bhi.n	80063a4 <I2C_LCD_Init+0x11c>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x02);
 80063b2:	1dfb      	adds	r3, r7, #7
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	2102      	movs	r1, #2
 80063b8:	0018      	movs	r0, r3
 80063ba:	f7ff ff3a 	bl	8006232 <I2C_LCD_Cmd>
    // Configure the LCD
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 80063be:	1dfb      	adds	r3, r7, #7
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	2128      	movs	r1, #40	; 0x28
 80063c4:	0018      	movs	r0, r3
 80063c6:	f7ff ff34 	bl	8006232 <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF);
 80063ca:	1dfb      	adds	r3, r7, #7
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	210c      	movs	r1, #12
 80063d0:	0018      	movs	r0, r3
 80063d2:	f7ff ff2e 	bl	8006232 <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 80063d6:	1dfb      	adds	r3, r7, #7
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	2106      	movs	r1, #6
 80063dc:	0018      	movs	r0, r3
 80063de:	f7ff ff28 	bl	8006232 <I2C_LCD_Cmd>
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80063e2:	1dfb      	adds	r3, r7, #7
 80063e4:	781a      	ldrb	r2, [r3, #0]
 80063e6:	4b0d      	ldr	r3, [pc, #52]	; (800641c <I2C_LCD_Init+0x194>)
 80063e8:	0052      	lsls	r2, r2, #1
 80063ea:	2104      	movs	r1, #4
 80063ec:	54d1      	strb	r1, [r2, r3]
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_BACKLIGHT;
 80063ee:	1dfb      	adds	r3, r7, #7
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	4a0a      	ldr	r2, [pc, #40]	; (800641c <I2C_LCD_Init+0x194>)
 80063f4:	005b      	lsls	r3, r3, #1
 80063f6:	18d3      	adds	r3, r2, r3
 80063f8:	3301      	adds	r3, #1
 80063fa:	2208      	movs	r2, #8
 80063fc:	701a      	strb	r2, [r3, #0]
    // Clear the LCD
    I2C_LCD_Clear(I2C_LCD_InstanceIndex);
 80063fe:	1dfb      	adds	r3, r7, #7
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	0018      	movs	r0, r3
 8006404:	f000 f80c 	bl	8006420 <I2C_LCD_Clear>
}
 8006408:	46c0      	nop			; (mov r8, r8)
 800640a:	46bd      	mov	sp, r7
 800640c:	b00b      	add	sp, #44	; 0x2c
 800640e:	bd90      	pop	{r4, r7, pc}
 8006410:	e000e010 	.word	0xe000e010
 8006414:	20000000 	.word	0x20000000
 8006418:	000f4240 	.word	0x000f4240
 800641c:	20000264 	.word	0x20000264

08006420 <I2C_LCD_Clear>:

void I2C_LCD_Clear(uint8_t I2C_LCD_InstanceIndex)
{
 8006420:	b590      	push	{r4, r7, lr}
 8006422:	b087      	sub	sp, #28
 8006424:	af00      	add	r7, sp, #0
 8006426:	0002      	movs	r2, r0
 8006428:	1dfb      	adds	r3, r7, #7
 800642a:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_CLEARDISPLAY);
 800642c:	1dfb      	adds	r3, r7, #7
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	2101      	movs	r1, #1
 8006432:	0018      	movs	r0, r3
 8006434:	f7ff fefd 	bl	8006232 <I2C_LCD_Cmd>
    DELAY_MS(2);
 8006438:	2300      	movs	r3, #0
 800643a:	617b      	str	r3, [r7, #20]
 800643c:	e025      	b.n	800648a <I2C_LCD_Clear+0x6a>
 800643e:	4b17      	ldr	r3, [pc, #92]	; (800649c <I2C_LCD_Clear+0x7c>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	613b      	str	r3, [r7, #16]
 8006444:	4b16      	ldr	r3, [pc, #88]	; (80064a0 <I2C_LCD_Clear+0x80>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4916      	ldr	r1, [pc, #88]	; (80064a4 <I2C_LCD_Clear+0x84>)
 800644a:	0018      	movs	r0, r3
 800644c:	f7f9 fe6c 	bl	8000128 <__udivsi3>
 8006450:	0003      	movs	r3, r0
 8006452:	001a      	movs	r2, r3
 8006454:	0013      	movs	r3, r2
 8006456:	015b      	lsls	r3, r3, #5
 8006458:	1a9b      	subs	r3, r3, r2
 800645a:	009b      	lsls	r3, r3, #2
 800645c:	189b      	adds	r3, r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	001c      	movs	r4, r3
 8006462:	4b0f      	ldr	r3, [pc, #60]	; (80064a0 <I2C_LCD_Clear+0x80>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	490f      	ldr	r1, [pc, #60]	; (80064a4 <I2C_LCD_Clear+0x84>)
 8006468:	0018      	movs	r0, r3
 800646a:	f7f9 fe5d 	bl	8000128 <__udivsi3>
 800646e:	0003      	movs	r3, r0
 8006470:	085b      	lsrs	r3, r3, #1
 8006472:	1ae3      	subs	r3, r4, r3
 8006474:	60fb      	str	r3, [r7, #12]
 8006476:	4b09      	ldr	r3, [pc, #36]	; (800649c <I2C_LCD_Clear+0x7c>)
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	429a      	cmp	r2, r3
 8006482:	d8f8      	bhi.n	8006476 <I2C_LCD_Clear+0x56>
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	3301      	adds	r3, #1
 8006488:	617b      	str	r3, [r7, #20]
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	2b01      	cmp	r3, #1
 800648e:	d9d6      	bls.n	800643e <I2C_LCD_Clear+0x1e>
}
 8006490:	46c0      	nop			; (mov r8, r8)
 8006492:	46c0      	nop			; (mov r8, r8)
 8006494:	46bd      	mov	sp, r7
 8006496:	b007      	add	sp, #28
 8006498:	bd90      	pop	{r4, r7, pc}
 800649a:	46c0      	nop			; (mov r8, r8)
 800649c:	e000e010 	.word	0xe000e010
 80064a0:	20000000 	.word	0x20000000
 80064a4:	000f4240 	.word	0x000f4240

080064a8 <I2C_LCD_SetCursor>:
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_RETURNHOME);
    DELAY_MS(2);
}

void I2C_LCD_SetCursor(uint8_t I2C_LCD_InstanceIndex, uint8_t Col, uint8_t Row)
{
 80064a8:	b590      	push	{r4, r7, lr}
 80064aa:	b087      	sub	sp, #28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	0004      	movs	r4, r0
 80064b0:	0008      	movs	r0, r1
 80064b2:	0011      	movs	r1, r2
 80064b4:	1dfb      	adds	r3, r7, #7
 80064b6:	1c22      	adds	r2, r4, #0
 80064b8:	701a      	strb	r2, [r3, #0]
 80064ba:	1dbb      	adds	r3, r7, #6
 80064bc:	1c02      	adds	r2, r0, #0
 80064be:	701a      	strb	r2, [r3, #0]
 80064c0:	1d7b      	adds	r3, r7, #5
 80064c2:	1c0a      	adds	r2, r1, #0
 80064c4:	701a      	strb	r2, [r3, #0]
    int Row_Offsets[] = {0x00, 0x40, 0x14, 0x54};
 80064c6:	2308      	movs	r3, #8
 80064c8:	18fb      	adds	r3, r7, r3
 80064ca:	4a1d      	ldr	r2, [pc, #116]	; (8006540 <I2C_LCD_SetCursor+0x98>)
 80064cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80064ce:	c313      	stmia	r3!, {r0, r1, r4}
 80064d0:	6812      	ldr	r2, [r2, #0]
 80064d2:	601a      	str	r2, [r3, #0]
    if (Row > I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow)
 80064d4:	1dfb      	adds	r3, r7, #7
 80064d6:	781a      	ldrb	r2, [r3, #0]
 80064d8:	491a      	ldr	r1, [pc, #104]	; (8006544 <I2C_LCD_SetCursor+0x9c>)
 80064da:	0013      	movs	r3, r2
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	189b      	adds	r3, r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	18cb      	adds	r3, r1, r3
 80064e4:	330a      	adds	r3, #10
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	1d7a      	adds	r2, r7, #5
 80064ea:	7812      	ldrb	r2, [r2, #0]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d90c      	bls.n	800650a <I2C_LCD_SetCursor+0x62>
    {
    	Row = I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow - 1;
 80064f0:	1dfb      	adds	r3, r7, #7
 80064f2:	781a      	ldrb	r2, [r3, #0]
 80064f4:	4913      	ldr	r1, [pc, #76]	; (8006544 <I2C_LCD_SetCursor+0x9c>)
 80064f6:	0013      	movs	r3, r2
 80064f8:	005b      	lsls	r3, r3, #1
 80064fa:	189b      	adds	r3, r3, r2
 80064fc:	009b      	lsls	r3, r3, #2
 80064fe:	18cb      	adds	r3, r1, r3
 8006500:	330a      	adds	r3, #10
 8006502:	781a      	ldrb	r2, [r3, #0]
 8006504:	1d7b      	adds	r3, r7, #5
 8006506:	3a01      	subs	r2, #1
 8006508:	701a      	strb	r2, [r3, #0]
    }
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_SETDDRAMADDR | (Col + Row_Offsets[Row]));
 800650a:	1d7b      	adds	r3, r7, #5
 800650c:	781a      	ldrb	r2, [r3, #0]
 800650e:	2308      	movs	r3, #8
 8006510:	18fb      	adds	r3, r7, r3
 8006512:	0092      	lsls	r2, r2, #2
 8006514:	58d3      	ldr	r3, [r2, r3]
 8006516:	b2da      	uxtb	r2, r3
 8006518:	1dbb      	adds	r3, r7, #6
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	18d3      	adds	r3, r2, r3
 800651e:	b2db      	uxtb	r3, r3
 8006520:	b25b      	sxtb	r3, r3
 8006522:	2280      	movs	r2, #128	; 0x80
 8006524:	4252      	negs	r2, r2
 8006526:	4313      	orrs	r3, r2
 8006528:	b25b      	sxtb	r3, r3
 800652a:	b2da      	uxtb	r2, r3
 800652c:	1dfb      	adds	r3, r7, #7
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	0011      	movs	r1, r2
 8006532:	0018      	movs	r0, r3
 8006534:	f7ff fe7d 	bl	8006232 <I2C_LCD_Cmd>
}
 8006538:	46c0      	nop			; (mov r8, r8)
 800653a:	46bd      	mov	sp, r7
 800653c:	b007      	add	sp, #28
 800653e:	bd90      	pop	{r4, r7, pc}
 8006540:	08006f6c 	.word	0x08006f6c
 8006544:	08007058 	.word	0x08007058

08006548 <I2C_LCD_WriteString>:
{
    I2C_LCD_Data(I2C_LCD_InstanceIndex, Ch);
}

void I2C_LCD_WriteString(uint8_t I2C_LCD_InstanceIndex, char *Str)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
 800654e:	0002      	movs	r2, r0
 8006550:	6039      	str	r1, [r7, #0]
 8006552:	1dfb      	adds	r3, r7, #7
 8006554:	701a      	strb	r2, [r3, #0]
    while (*Str)
 8006556:	e009      	b.n	800656c <I2C_LCD_WriteString+0x24>
    {
        I2C_LCD_Data(I2C_LCD_InstanceIndex, *Str++);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	1c5a      	adds	r2, r3, #1
 800655c:	603a      	str	r2, [r7, #0]
 800655e:	781a      	ldrb	r2, [r3, #0]
 8006560:	1dfb      	adds	r3, r7, #7
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	0011      	movs	r1, r2
 8006566:	0018      	movs	r0, r3
 8006568:	f7ff fe78 	bl	800625c <I2C_LCD_Data>
    while (*Str)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1f1      	bne.n	8006558 <I2C_LCD_WriteString+0x10>
    }
}
 8006574:	46c0      	nop			; (mov r8, r8)
 8006576:	46c0      	nop			; (mov r8, r8)
 8006578:	46bd      	mov	sp, r7
 800657a:	b002      	add	sp, #8
 800657c:	bd80      	pop	{r7, pc}
	...

08006580 <siprintf>:
 8006580:	b40e      	push	{r1, r2, r3}
 8006582:	b500      	push	{lr}
 8006584:	490b      	ldr	r1, [pc, #44]	; (80065b4 <siprintf+0x34>)
 8006586:	b09c      	sub	sp, #112	; 0x70
 8006588:	ab1d      	add	r3, sp, #116	; 0x74
 800658a:	9002      	str	r0, [sp, #8]
 800658c:	9006      	str	r0, [sp, #24]
 800658e:	9107      	str	r1, [sp, #28]
 8006590:	9104      	str	r1, [sp, #16]
 8006592:	4809      	ldr	r0, [pc, #36]	; (80065b8 <siprintf+0x38>)
 8006594:	4909      	ldr	r1, [pc, #36]	; (80065bc <siprintf+0x3c>)
 8006596:	cb04      	ldmia	r3!, {r2}
 8006598:	9105      	str	r1, [sp, #20]
 800659a:	6800      	ldr	r0, [r0, #0]
 800659c:	a902      	add	r1, sp, #8
 800659e:	9301      	str	r3, [sp, #4]
 80065a0:	f000 f9a2 	bl	80068e8 <_svfiprintf_r>
 80065a4:	2200      	movs	r2, #0
 80065a6:	9b02      	ldr	r3, [sp, #8]
 80065a8:	701a      	strb	r2, [r3, #0]
 80065aa:	b01c      	add	sp, #112	; 0x70
 80065ac:	bc08      	pop	{r3}
 80065ae:	b003      	add	sp, #12
 80065b0:	4718      	bx	r3
 80065b2:	46c0      	nop			; (mov r8, r8)
 80065b4:	7fffffff 	.word	0x7fffffff
 80065b8:	20000058 	.word	0x20000058
 80065bc:	ffff0208 	.word	0xffff0208

080065c0 <memset>:
 80065c0:	0003      	movs	r3, r0
 80065c2:	1882      	adds	r2, r0, r2
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d100      	bne.n	80065ca <memset+0xa>
 80065c8:	4770      	bx	lr
 80065ca:	7019      	strb	r1, [r3, #0]
 80065cc:	3301      	adds	r3, #1
 80065ce:	e7f9      	b.n	80065c4 <memset+0x4>

080065d0 <__errno>:
 80065d0:	4b01      	ldr	r3, [pc, #4]	; (80065d8 <__errno+0x8>)
 80065d2:	6818      	ldr	r0, [r3, #0]
 80065d4:	4770      	bx	lr
 80065d6:	46c0      	nop			; (mov r8, r8)
 80065d8:	20000058 	.word	0x20000058

080065dc <__libc_init_array>:
 80065dc:	b570      	push	{r4, r5, r6, lr}
 80065de:	2600      	movs	r6, #0
 80065e0:	4c0c      	ldr	r4, [pc, #48]	; (8006614 <__libc_init_array+0x38>)
 80065e2:	4d0d      	ldr	r5, [pc, #52]	; (8006618 <__libc_init_array+0x3c>)
 80065e4:	1b64      	subs	r4, r4, r5
 80065e6:	10a4      	asrs	r4, r4, #2
 80065e8:	42a6      	cmp	r6, r4
 80065ea:	d109      	bne.n	8006600 <__libc_init_array+0x24>
 80065ec:	2600      	movs	r6, #0
 80065ee:	f000 fc6d 	bl	8006ecc <_init>
 80065f2:	4c0a      	ldr	r4, [pc, #40]	; (800661c <__libc_init_array+0x40>)
 80065f4:	4d0a      	ldr	r5, [pc, #40]	; (8006620 <__libc_init_array+0x44>)
 80065f6:	1b64      	subs	r4, r4, r5
 80065f8:	10a4      	asrs	r4, r4, #2
 80065fa:	42a6      	cmp	r6, r4
 80065fc:	d105      	bne.n	800660a <__libc_init_array+0x2e>
 80065fe:	bd70      	pop	{r4, r5, r6, pc}
 8006600:	00b3      	lsls	r3, r6, #2
 8006602:	58eb      	ldr	r3, [r5, r3]
 8006604:	4798      	blx	r3
 8006606:	3601      	adds	r6, #1
 8006608:	e7ee      	b.n	80065e8 <__libc_init_array+0xc>
 800660a:	00b3      	lsls	r3, r6, #2
 800660c:	58eb      	ldr	r3, [r5, r3]
 800660e:	4798      	blx	r3
 8006610:	3601      	adds	r6, #1
 8006612:	e7f2      	b.n	80065fa <__libc_init_array+0x1e>
 8006614:	080070a0 	.word	0x080070a0
 8006618:	080070a0 	.word	0x080070a0
 800661c:	080070a4 	.word	0x080070a4
 8006620:	080070a0 	.word	0x080070a0

08006624 <__retarget_lock_acquire_recursive>:
 8006624:	4770      	bx	lr

08006626 <__retarget_lock_release_recursive>:
 8006626:	4770      	bx	lr

08006628 <_free_r>:
 8006628:	b570      	push	{r4, r5, r6, lr}
 800662a:	0005      	movs	r5, r0
 800662c:	2900      	cmp	r1, #0
 800662e:	d010      	beq.n	8006652 <_free_r+0x2a>
 8006630:	1f0c      	subs	r4, r1, #4
 8006632:	6823      	ldr	r3, [r4, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	da00      	bge.n	800663a <_free_r+0x12>
 8006638:	18e4      	adds	r4, r4, r3
 800663a:	0028      	movs	r0, r5
 800663c:	f000 f8e2 	bl	8006804 <__malloc_lock>
 8006640:	4a1d      	ldr	r2, [pc, #116]	; (80066b8 <_free_r+0x90>)
 8006642:	6813      	ldr	r3, [r2, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d105      	bne.n	8006654 <_free_r+0x2c>
 8006648:	6063      	str	r3, [r4, #4]
 800664a:	6014      	str	r4, [r2, #0]
 800664c:	0028      	movs	r0, r5
 800664e:	f000 f8e1 	bl	8006814 <__malloc_unlock>
 8006652:	bd70      	pop	{r4, r5, r6, pc}
 8006654:	42a3      	cmp	r3, r4
 8006656:	d908      	bls.n	800666a <_free_r+0x42>
 8006658:	6820      	ldr	r0, [r4, #0]
 800665a:	1821      	adds	r1, r4, r0
 800665c:	428b      	cmp	r3, r1
 800665e:	d1f3      	bne.n	8006648 <_free_r+0x20>
 8006660:	6819      	ldr	r1, [r3, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	1809      	adds	r1, r1, r0
 8006666:	6021      	str	r1, [r4, #0]
 8006668:	e7ee      	b.n	8006648 <_free_r+0x20>
 800666a:	001a      	movs	r2, r3
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <_free_r+0x4e>
 8006672:	42a3      	cmp	r3, r4
 8006674:	d9f9      	bls.n	800666a <_free_r+0x42>
 8006676:	6811      	ldr	r1, [r2, #0]
 8006678:	1850      	adds	r0, r2, r1
 800667a:	42a0      	cmp	r0, r4
 800667c:	d10b      	bne.n	8006696 <_free_r+0x6e>
 800667e:	6820      	ldr	r0, [r4, #0]
 8006680:	1809      	adds	r1, r1, r0
 8006682:	1850      	adds	r0, r2, r1
 8006684:	6011      	str	r1, [r2, #0]
 8006686:	4283      	cmp	r3, r0
 8006688:	d1e0      	bne.n	800664c <_free_r+0x24>
 800668a:	6818      	ldr	r0, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	1841      	adds	r1, r0, r1
 8006690:	6011      	str	r1, [r2, #0]
 8006692:	6053      	str	r3, [r2, #4]
 8006694:	e7da      	b.n	800664c <_free_r+0x24>
 8006696:	42a0      	cmp	r0, r4
 8006698:	d902      	bls.n	80066a0 <_free_r+0x78>
 800669a:	230c      	movs	r3, #12
 800669c:	602b      	str	r3, [r5, #0]
 800669e:	e7d5      	b.n	800664c <_free_r+0x24>
 80066a0:	6820      	ldr	r0, [r4, #0]
 80066a2:	1821      	adds	r1, r4, r0
 80066a4:	428b      	cmp	r3, r1
 80066a6:	d103      	bne.n	80066b0 <_free_r+0x88>
 80066a8:	6819      	ldr	r1, [r3, #0]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	1809      	adds	r1, r1, r0
 80066ae:	6021      	str	r1, [r4, #0]
 80066b0:	6063      	str	r3, [r4, #4]
 80066b2:	6054      	str	r4, [r2, #4]
 80066b4:	e7ca      	b.n	800664c <_free_r+0x24>
 80066b6:	46c0      	nop			; (mov r8, r8)
 80066b8:	200003a8 	.word	0x200003a8

080066bc <sbrk_aligned>:
 80066bc:	b570      	push	{r4, r5, r6, lr}
 80066be:	4e0f      	ldr	r6, [pc, #60]	; (80066fc <sbrk_aligned+0x40>)
 80066c0:	000d      	movs	r5, r1
 80066c2:	6831      	ldr	r1, [r6, #0]
 80066c4:	0004      	movs	r4, r0
 80066c6:	2900      	cmp	r1, #0
 80066c8:	d102      	bne.n	80066d0 <sbrk_aligned+0x14>
 80066ca:	f000 fba1 	bl	8006e10 <_sbrk_r>
 80066ce:	6030      	str	r0, [r6, #0]
 80066d0:	0029      	movs	r1, r5
 80066d2:	0020      	movs	r0, r4
 80066d4:	f000 fb9c 	bl	8006e10 <_sbrk_r>
 80066d8:	1c43      	adds	r3, r0, #1
 80066da:	d00a      	beq.n	80066f2 <sbrk_aligned+0x36>
 80066dc:	2303      	movs	r3, #3
 80066de:	1cc5      	adds	r5, r0, #3
 80066e0:	439d      	bics	r5, r3
 80066e2:	42a8      	cmp	r0, r5
 80066e4:	d007      	beq.n	80066f6 <sbrk_aligned+0x3a>
 80066e6:	1a29      	subs	r1, r5, r0
 80066e8:	0020      	movs	r0, r4
 80066ea:	f000 fb91 	bl	8006e10 <_sbrk_r>
 80066ee:	3001      	adds	r0, #1
 80066f0:	d101      	bne.n	80066f6 <sbrk_aligned+0x3a>
 80066f2:	2501      	movs	r5, #1
 80066f4:	426d      	negs	r5, r5
 80066f6:	0028      	movs	r0, r5
 80066f8:	bd70      	pop	{r4, r5, r6, pc}
 80066fa:	46c0      	nop			; (mov r8, r8)
 80066fc:	200003ac 	.word	0x200003ac

08006700 <_malloc_r>:
 8006700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006702:	2203      	movs	r2, #3
 8006704:	1ccb      	adds	r3, r1, #3
 8006706:	4393      	bics	r3, r2
 8006708:	3308      	adds	r3, #8
 800670a:	0006      	movs	r6, r0
 800670c:	001f      	movs	r7, r3
 800670e:	2b0c      	cmp	r3, #12
 8006710:	d238      	bcs.n	8006784 <_malloc_r+0x84>
 8006712:	270c      	movs	r7, #12
 8006714:	42b9      	cmp	r1, r7
 8006716:	d837      	bhi.n	8006788 <_malloc_r+0x88>
 8006718:	0030      	movs	r0, r6
 800671a:	f000 f873 	bl	8006804 <__malloc_lock>
 800671e:	4b38      	ldr	r3, [pc, #224]	; (8006800 <_malloc_r+0x100>)
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	001c      	movs	r4, r3
 8006726:	2c00      	cmp	r4, #0
 8006728:	d133      	bne.n	8006792 <_malloc_r+0x92>
 800672a:	0039      	movs	r1, r7
 800672c:	0030      	movs	r0, r6
 800672e:	f7ff ffc5 	bl	80066bc <sbrk_aligned>
 8006732:	0004      	movs	r4, r0
 8006734:	1c43      	adds	r3, r0, #1
 8006736:	d15e      	bne.n	80067f6 <_malloc_r+0xf6>
 8006738:	9b00      	ldr	r3, [sp, #0]
 800673a:	681c      	ldr	r4, [r3, #0]
 800673c:	0025      	movs	r5, r4
 800673e:	2d00      	cmp	r5, #0
 8006740:	d14e      	bne.n	80067e0 <_malloc_r+0xe0>
 8006742:	2c00      	cmp	r4, #0
 8006744:	d051      	beq.n	80067ea <_malloc_r+0xea>
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	0029      	movs	r1, r5
 800674a:	18e3      	adds	r3, r4, r3
 800674c:	0030      	movs	r0, r6
 800674e:	9301      	str	r3, [sp, #4]
 8006750:	f000 fb5e 	bl	8006e10 <_sbrk_r>
 8006754:	9b01      	ldr	r3, [sp, #4]
 8006756:	4283      	cmp	r3, r0
 8006758:	d147      	bne.n	80067ea <_malloc_r+0xea>
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	0030      	movs	r0, r6
 800675e:	1aff      	subs	r7, r7, r3
 8006760:	0039      	movs	r1, r7
 8006762:	f7ff ffab 	bl	80066bc <sbrk_aligned>
 8006766:	3001      	adds	r0, #1
 8006768:	d03f      	beq.n	80067ea <_malloc_r+0xea>
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	19db      	adds	r3, r3, r7
 800676e:	6023      	str	r3, [r4, #0]
 8006770:	9b00      	ldr	r3, [sp, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d040      	beq.n	80067fa <_malloc_r+0xfa>
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	42a2      	cmp	r2, r4
 800677c:	d133      	bne.n	80067e6 <_malloc_r+0xe6>
 800677e:	2200      	movs	r2, #0
 8006780:	605a      	str	r2, [r3, #4]
 8006782:	e014      	b.n	80067ae <_malloc_r+0xae>
 8006784:	2b00      	cmp	r3, #0
 8006786:	dac5      	bge.n	8006714 <_malloc_r+0x14>
 8006788:	230c      	movs	r3, #12
 800678a:	2500      	movs	r5, #0
 800678c:	6033      	str	r3, [r6, #0]
 800678e:	0028      	movs	r0, r5
 8006790:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006792:	6821      	ldr	r1, [r4, #0]
 8006794:	1bc9      	subs	r1, r1, r7
 8006796:	d420      	bmi.n	80067da <_malloc_r+0xda>
 8006798:	290b      	cmp	r1, #11
 800679a:	d918      	bls.n	80067ce <_malloc_r+0xce>
 800679c:	19e2      	adds	r2, r4, r7
 800679e:	6027      	str	r7, [r4, #0]
 80067a0:	42a3      	cmp	r3, r4
 80067a2:	d112      	bne.n	80067ca <_malloc_r+0xca>
 80067a4:	9b00      	ldr	r3, [sp, #0]
 80067a6:	601a      	str	r2, [r3, #0]
 80067a8:	6863      	ldr	r3, [r4, #4]
 80067aa:	6011      	str	r1, [r2, #0]
 80067ac:	6053      	str	r3, [r2, #4]
 80067ae:	0030      	movs	r0, r6
 80067b0:	0025      	movs	r5, r4
 80067b2:	f000 f82f 	bl	8006814 <__malloc_unlock>
 80067b6:	2207      	movs	r2, #7
 80067b8:	350b      	adds	r5, #11
 80067ba:	1d23      	adds	r3, r4, #4
 80067bc:	4395      	bics	r5, r2
 80067be:	1aea      	subs	r2, r5, r3
 80067c0:	429d      	cmp	r5, r3
 80067c2:	d0e4      	beq.n	800678e <_malloc_r+0x8e>
 80067c4:	1b5b      	subs	r3, r3, r5
 80067c6:	50a3      	str	r3, [r4, r2]
 80067c8:	e7e1      	b.n	800678e <_malloc_r+0x8e>
 80067ca:	605a      	str	r2, [r3, #4]
 80067cc:	e7ec      	b.n	80067a8 <_malloc_r+0xa8>
 80067ce:	6862      	ldr	r2, [r4, #4]
 80067d0:	42a3      	cmp	r3, r4
 80067d2:	d1d5      	bne.n	8006780 <_malloc_r+0x80>
 80067d4:	9b00      	ldr	r3, [sp, #0]
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	e7e9      	b.n	80067ae <_malloc_r+0xae>
 80067da:	0023      	movs	r3, r4
 80067dc:	6864      	ldr	r4, [r4, #4]
 80067de:	e7a2      	b.n	8006726 <_malloc_r+0x26>
 80067e0:	002c      	movs	r4, r5
 80067e2:	686d      	ldr	r5, [r5, #4]
 80067e4:	e7ab      	b.n	800673e <_malloc_r+0x3e>
 80067e6:	0013      	movs	r3, r2
 80067e8:	e7c4      	b.n	8006774 <_malloc_r+0x74>
 80067ea:	230c      	movs	r3, #12
 80067ec:	0030      	movs	r0, r6
 80067ee:	6033      	str	r3, [r6, #0]
 80067f0:	f000 f810 	bl	8006814 <__malloc_unlock>
 80067f4:	e7cb      	b.n	800678e <_malloc_r+0x8e>
 80067f6:	6027      	str	r7, [r4, #0]
 80067f8:	e7d9      	b.n	80067ae <_malloc_r+0xae>
 80067fa:	605b      	str	r3, [r3, #4]
 80067fc:	deff      	udf	#255	; 0xff
 80067fe:	46c0      	nop			; (mov r8, r8)
 8006800:	200003a8 	.word	0x200003a8

08006804 <__malloc_lock>:
 8006804:	b510      	push	{r4, lr}
 8006806:	4802      	ldr	r0, [pc, #8]	; (8006810 <__malloc_lock+0xc>)
 8006808:	f7ff ff0c 	bl	8006624 <__retarget_lock_acquire_recursive>
 800680c:	bd10      	pop	{r4, pc}
 800680e:	46c0      	nop			; (mov r8, r8)
 8006810:	200003a4 	.word	0x200003a4

08006814 <__malloc_unlock>:
 8006814:	b510      	push	{r4, lr}
 8006816:	4802      	ldr	r0, [pc, #8]	; (8006820 <__malloc_unlock+0xc>)
 8006818:	f7ff ff05 	bl	8006626 <__retarget_lock_release_recursive>
 800681c:	bd10      	pop	{r4, pc}
 800681e:	46c0      	nop			; (mov r8, r8)
 8006820:	200003a4 	.word	0x200003a4

08006824 <__ssputs_r>:
 8006824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006826:	b085      	sub	sp, #20
 8006828:	9301      	str	r3, [sp, #4]
 800682a:	9203      	str	r2, [sp, #12]
 800682c:	688e      	ldr	r6, [r1, #8]
 800682e:	9a01      	ldr	r2, [sp, #4]
 8006830:	0007      	movs	r7, r0
 8006832:	000c      	movs	r4, r1
 8006834:	680b      	ldr	r3, [r1, #0]
 8006836:	4296      	cmp	r6, r2
 8006838:	d831      	bhi.n	800689e <__ssputs_r+0x7a>
 800683a:	898a      	ldrh	r2, [r1, #12]
 800683c:	2190      	movs	r1, #144	; 0x90
 800683e:	00c9      	lsls	r1, r1, #3
 8006840:	420a      	tst	r2, r1
 8006842:	d029      	beq.n	8006898 <__ssputs_r+0x74>
 8006844:	2003      	movs	r0, #3
 8006846:	6921      	ldr	r1, [r4, #16]
 8006848:	1a5b      	subs	r3, r3, r1
 800684a:	9302      	str	r3, [sp, #8]
 800684c:	6963      	ldr	r3, [r4, #20]
 800684e:	4343      	muls	r3, r0
 8006850:	0fdd      	lsrs	r5, r3, #31
 8006852:	18ed      	adds	r5, r5, r3
 8006854:	9b01      	ldr	r3, [sp, #4]
 8006856:	9802      	ldr	r0, [sp, #8]
 8006858:	3301      	adds	r3, #1
 800685a:	181b      	adds	r3, r3, r0
 800685c:	106d      	asrs	r5, r5, #1
 800685e:	42ab      	cmp	r3, r5
 8006860:	d900      	bls.n	8006864 <__ssputs_r+0x40>
 8006862:	001d      	movs	r5, r3
 8006864:	0552      	lsls	r2, r2, #21
 8006866:	d529      	bpl.n	80068bc <__ssputs_r+0x98>
 8006868:	0029      	movs	r1, r5
 800686a:	0038      	movs	r0, r7
 800686c:	f7ff ff48 	bl	8006700 <_malloc_r>
 8006870:	1e06      	subs	r6, r0, #0
 8006872:	d02d      	beq.n	80068d0 <__ssputs_r+0xac>
 8006874:	9a02      	ldr	r2, [sp, #8]
 8006876:	6921      	ldr	r1, [r4, #16]
 8006878:	f000 fae7 	bl	8006e4a <memcpy>
 800687c:	89a2      	ldrh	r2, [r4, #12]
 800687e:	4b19      	ldr	r3, [pc, #100]	; (80068e4 <__ssputs_r+0xc0>)
 8006880:	401a      	ands	r2, r3
 8006882:	2380      	movs	r3, #128	; 0x80
 8006884:	4313      	orrs	r3, r2
 8006886:	81a3      	strh	r3, [r4, #12]
 8006888:	9b02      	ldr	r3, [sp, #8]
 800688a:	6126      	str	r6, [r4, #16]
 800688c:	18f6      	adds	r6, r6, r3
 800688e:	6026      	str	r6, [r4, #0]
 8006890:	6165      	str	r5, [r4, #20]
 8006892:	9e01      	ldr	r6, [sp, #4]
 8006894:	1aed      	subs	r5, r5, r3
 8006896:	60a5      	str	r5, [r4, #8]
 8006898:	9b01      	ldr	r3, [sp, #4]
 800689a:	429e      	cmp	r6, r3
 800689c:	d900      	bls.n	80068a0 <__ssputs_r+0x7c>
 800689e:	9e01      	ldr	r6, [sp, #4]
 80068a0:	0032      	movs	r2, r6
 80068a2:	9903      	ldr	r1, [sp, #12]
 80068a4:	6820      	ldr	r0, [r4, #0]
 80068a6:	f000 fa9f 	bl	8006de8 <memmove>
 80068aa:	2000      	movs	r0, #0
 80068ac:	68a3      	ldr	r3, [r4, #8]
 80068ae:	1b9b      	subs	r3, r3, r6
 80068b0:	60a3      	str	r3, [r4, #8]
 80068b2:	6823      	ldr	r3, [r4, #0]
 80068b4:	199b      	adds	r3, r3, r6
 80068b6:	6023      	str	r3, [r4, #0]
 80068b8:	b005      	add	sp, #20
 80068ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068bc:	002a      	movs	r2, r5
 80068be:	0038      	movs	r0, r7
 80068c0:	f000 facc 	bl	8006e5c <_realloc_r>
 80068c4:	1e06      	subs	r6, r0, #0
 80068c6:	d1df      	bne.n	8006888 <__ssputs_r+0x64>
 80068c8:	0038      	movs	r0, r7
 80068ca:	6921      	ldr	r1, [r4, #16]
 80068cc:	f7ff feac 	bl	8006628 <_free_r>
 80068d0:	230c      	movs	r3, #12
 80068d2:	2001      	movs	r0, #1
 80068d4:	603b      	str	r3, [r7, #0]
 80068d6:	89a2      	ldrh	r2, [r4, #12]
 80068d8:	3334      	adds	r3, #52	; 0x34
 80068da:	4313      	orrs	r3, r2
 80068dc:	81a3      	strh	r3, [r4, #12]
 80068de:	4240      	negs	r0, r0
 80068e0:	e7ea      	b.n	80068b8 <__ssputs_r+0x94>
 80068e2:	46c0      	nop			; (mov r8, r8)
 80068e4:	fffffb7f 	.word	0xfffffb7f

080068e8 <_svfiprintf_r>:
 80068e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068ea:	b0a1      	sub	sp, #132	; 0x84
 80068ec:	9003      	str	r0, [sp, #12]
 80068ee:	001d      	movs	r5, r3
 80068f0:	898b      	ldrh	r3, [r1, #12]
 80068f2:	000f      	movs	r7, r1
 80068f4:	0016      	movs	r6, r2
 80068f6:	061b      	lsls	r3, r3, #24
 80068f8:	d511      	bpl.n	800691e <_svfiprintf_r+0x36>
 80068fa:	690b      	ldr	r3, [r1, #16]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10e      	bne.n	800691e <_svfiprintf_r+0x36>
 8006900:	2140      	movs	r1, #64	; 0x40
 8006902:	f7ff fefd 	bl	8006700 <_malloc_r>
 8006906:	6038      	str	r0, [r7, #0]
 8006908:	6138      	str	r0, [r7, #16]
 800690a:	2800      	cmp	r0, #0
 800690c:	d105      	bne.n	800691a <_svfiprintf_r+0x32>
 800690e:	230c      	movs	r3, #12
 8006910:	9a03      	ldr	r2, [sp, #12]
 8006912:	3801      	subs	r0, #1
 8006914:	6013      	str	r3, [r2, #0]
 8006916:	b021      	add	sp, #132	; 0x84
 8006918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800691a:	2340      	movs	r3, #64	; 0x40
 800691c:	617b      	str	r3, [r7, #20]
 800691e:	2300      	movs	r3, #0
 8006920:	ac08      	add	r4, sp, #32
 8006922:	6163      	str	r3, [r4, #20]
 8006924:	3320      	adds	r3, #32
 8006926:	7663      	strb	r3, [r4, #25]
 8006928:	3310      	adds	r3, #16
 800692a:	76a3      	strb	r3, [r4, #26]
 800692c:	9507      	str	r5, [sp, #28]
 800692e:	0035      	movs	r5, r6
 8006930:	782b      	ldrb	r3, [r5, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <_svfiprintf_r+0x52>
 8006936:	2b25      	cmp	r3, #37	; 0x25
 8006938:	d148      	bne.n	80069cc <_svfiprintf_r+0xe4>
 800693a:	1bab      	subs	r3, r5, r6
 800693c:	9305      	str	r3, [sp, #20]
 800693e:	42b5      	cmp	r5, r6
 8006940:	d00b      	beq.n	800695a <_svfiprintf_r+0x72>
 8006942:	0032      	movs	r2, r6
 8006944:	0039      	movs	r1, r7
 8006946:	9803      	ldr	r0, [sp, #12]
 8006948:	f7ff ff6c 	bl	8006824 <__ssputs_r>
 800694c:	3001      	adds	r0, #1
 800694e:	d100      	bne.n	8006952 <_svfiprintf_r+0x6a>
 8006950:	e0af      	b.n	8006ab2 <_svfiprintf_r+0x1ca>
 8006952:	6963      	ldr	r3, [r4, #20]
 8006954:	9a05      	ldr	r2, [sp, #20]
 8006956:	189b      	adds	r3, r3, r2
 8006958:	6163      	str	r3, [r4, #20]
 800695a:	782b      	ldrb	r3, [r5, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d100      	bne.n	8006962 <_svfiprintf_r+0x7a>
 8006960:	e0a7      	b.n	8006ab2 <_svfiprintf_r+0x1ca>
 8006962:	2201      	movs	r2, #1
 8006964:	2300      	movs	r3, #0
 8006966:	4252      	negs	r2, r2
 8006968:	6062      	str	r2, [r4, #4]
 800696a:	a904      	add	r1, sp, #16
 800696c:	3254      	adds	r2, #84	; 0x54
 800696e:	1852      	adds	r2, r2, r1
 8006970:	1c6e      	adds	r6, r5, #1
 8006972:	6023      	str	r3, [r4, #0]
 8006974:	60e3      	str	r3, [r4, #12]
 8006976:	60a3      	str	r3, [r4, #8]
 8006978:	7013      	strb	r3, [r2, #0]
 800697a:	65a3      	str	r3, [r4, #88]	; 0x58
 800697c:	4b55      	ldr	r3, [pc, #340]	; (8006ad4 <_svfiprintf_r+0x1ec>)
 800697e:	2205      	movs	r2, #5
 8006980:	0018      	movs	r0, r3
 8006982:	7831      	ldrb	r1, [r6, #0]
 8006984:	9305      	str	r3, [sp, #20]
 8006986:	f000 fa55 	bl	8006e34 <memchr>
 800698a:	1c75      	adds	r5, r6, #1
 800698c:	2800      	cmp	r0, #0
 800698e:	d11f      	bne.n	80069d0 <_svfiprintf_r+0xe8>
 8006990:	6822      	ldr	r2, [r4, #0]
 8006992:	06d3      	lsls	r3, r2, #27
 8006994:	d504      	bpl.n	80069a0 <_svfiprintf_r+0xb8>
 8006996:	2353      	movs	r3, #83	; 0x53
 8006998:	a904      	add	r1, sp, #16
 800699a:	185b      	adds	r3, r3, r1
 800699c:	2120      	movs	r1, #32
 800699e:	7019      	strb	r1, [r3, #0]
 80069a0:	0713      	lsls	r3, r2, #28
 80069a2:	d504      	bpl.n	80069ae <_svfiprintf_r+0xc6>
 80069a4:	2353      	movs	r3, #83	; 0x53
 80069a6:	a904      	add	r1, sp, #16
 80069a8:	185b      	adds	r3, r3, r1
 80069aa:	212b      	movs	r1, #43	; 0x2b
 80069ac:	7019      	strb	r1, [r3, #0]
 80069ae:	7833      	ldrb	r3, [r6, #0]
 80069b0:	2b2a      	cmp	r3, #42	; 0x2a
 80069b2:	d016      	beq.n	80069e2 <_svfiprintf_r+0xfa>
 80069b4:	0035      	movs	r5, r6
 80069b6:	2100      	movs	r1, #0
 80069b8:	200a      	movs	r0, #10
 80069ba:	68e3      	ldr	r3, [r4, #12]
 80069bc:	782a      	ldrb	r2, [r5, #0]
 80069be:	1c6e      	adds	r6, r5, #1
 80069c0:	3a30      	subs	r2, #48	; 0x30
 80069c2:	2a09      	cmp	r2, #9
 80069c4:	d94e      	bls.n	8006a64 <_svfiprintf_r+0x17c>
 80069c6:	2900      	cmp	r1, #0
 80069c8:	d111      	bne.n	80069ee <_svfiprintf_r+0x106>
 80069ca:	e017      	b.n	80069fc <_svfiprintf_r+0x114>
 80069cc:	3501      	adds	r5, #1
 80069ce:	e7af      	b.n	8006930 <_svfiprintf_r+0x48>
 80069d0:	9b05      	ldr	r3, [sp, #20]
 80069d2:	6822      	ldr	r2, [r4, #0]
 80069d4:	1ac0      	subs	r0, r0, r3
 80069d6:	2301      	movs	r3, #1
 80069d8:	4083      	lsls	r3, r0
 80069da:	4313      	orrs	r3, r2
 80069dc:	002e      	movs	r6, r5
 80069de:	6023      	str	r3, [r4, #0]
 80069e0:	e7cc      	b.n	800697c <_svfiprintf_r+0x94>
 80069e2:	9b07      	ldr	r3, [sp, #28]
 80069e4:	1d19      	adds	r1, r3, #4
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	9107      	str	r1, [sp, #28]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	db01      	blt.n	80069f2 <_svfiprintf_r+0x10a>
 80069ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80069f0:	e004      	b.n	80069fc <_svfiprintf_r+0x114>
 80069f2:	425b      	negs	r3, r3
 80069f4:	60e3      	str	r3, [r4, #12]
 80069f6:	2302      	movs	r3, #2
 80069f8:	4313      	orrs	r3, r2
 80069fa:	6023      	str	r3, [r4, #0]
 80069fc:	782b      	ldrb	r3, [r5, #0]
 80069fe:	2b2e      	cmp	r3, #46	; 0x2e
 8006a00:	d10a      	bne.n	8006a18 <_svfiprintf_r+0x130>
 8006a02:	786b      	ldrb	r3, [r5, #1]
 8006a04:	2b2a      	cmp	r3, #42	; 0x2a
 8006a06:	d135      	bne.n	8006a74 <_svfiprintf_r+0x18c>
 8006a08:	9b07      	ldr	r3, [sp, #28]
 8006a0a:	3502      	adds	r5, #2
 8006a0c:	1d1a      	adds	r2, r3, #4
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	9207      	str	r2, [sp, #28]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	db2b      	blt.n	8006a6e <_svfiprintf_r+0x186>
 8006a16:	9309      	str	r3, [sp, #36]	; 0x24
 8006a18:	4e2f      	ldr	r6, [pc, #188]	; (8006ad8 <_svfiprintf_r+0x1f0>)
 8006a1a:	2203      	movs	r2, #3
 8006a1c:	0030      	movs	r0, r6
 8006a1e:	7829      	ldrb	r1, [r5, #0]
 8006a20:	f000 fa08 	bl	8006e34 <memchr>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	d006      	beq.n	8006a36 <_svfiprintf_r+0x14e>
 8006a28:	2340      	movs	r3, #64	; 0x40
 8006a2a:	1b80      	subs	r0, r0, r6
 8006a2c:	4083      	lsls	r3, r0
 8006a2e:	6822      	ldr	r2, [r4, #0]
 8006a30:	3501      	adds	r5, #1
 8006a32:	4313      	orrs	r3, r2
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	7829      	ldrb	r1, [r5, #0]
 8006a38:	2206      	movs	r2, #6
 8006a3a:	4828      	ldr	r0, [pc, #160]	; (8006adc <_svfiprintf_r+0x1f4>)
 8006a3c:	1c6e      	adds	r6, r5, #1
 8006a3e:	7621      	strb	r1, [r4, #24]
 8006a40:	f000 f9f8 	bl	8006e34 <memchr>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	d03c      	beq.n	8006ac2 <_svfiprintf_r+0x1da>
 8006a48:	4b25      	ldr	r3, [pc, #148]	; (8006ae0 <_svfiprintf_r+0x1f8>)
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d125      	bne.n	8006a9a <_svfiprintf_r+0x1b2>
 8006a4e:	2207      	movs	r2, #7
 8006a50:	9b07      	ldr	r3, [sp, #28]
 8006a52:	3307      	adds	r3, #7
 8006a54:	4393      	bics	r3, r2
 8006a56:	3308      	adds	r3, #8
 8006a58:	9307      	str	r3, [sp, #28]
 8006a5a:	6963      	ldr	r3, [r4, #20]
 8006a5c:	9a04      	ldr	r2, [sp, #16]
 8006a5e:	189b      	adds	r3, r3, r2
 8006a60:	6163      	str	r3, [r4, #20]
 8006a62:	e764      	b.n	800692e <_svfiprintf_r+0x46>
 8006a64:	4343      	muls	r3, r0
 8006a66:	0035      	movs	r5, r6
 8006a68:	2101      	movs	r1, #1
 8006a6a:	189b      	adds	r3, r3, r2
 8006a6c:	e7a6      	b.n	80069bc <_svfiprintf_r+0xd4>
 8006a6e:	2301      	movs	r3, #1
 8006a70:	425b      	negs	r3, r3
 8006a72:	e7d0      	b.n	8006a16 <_svfiprintf_r+0x12e>
 8006a74:	2300      	movs	r3, #0
 8006a76:	200a      	movs	r0, #10
 8006a78:	001a      	movs	r2, r3
 8006a7a:	3501      	adds	r5, #1
 8006a7c:	6063      	str	r3, [r4, #4]
 8006a7e:	7829      	ldrb	r1, [r5, #0]
 8006a80:	1c6e      	adds	r6, r5, #1
 8006a82:	3930      	subs	r1, #48	; 0x30
 8006a84:	2909      	cmp	r1, #9
 8006a86:	d903      	bls.n	8006a90 <_svfiprintf_r+0x1a8>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0c5      	beq.n	8006a18 <_svfiprintf_r+0x130>
 8006a8c:	9209      	str	r2, [sp, #36]	; 0x24
 8006a8e:	e7c3      	b.n	8006a18 <_svfiprintf_r+0x130>
 8006a90:	4342      	muls	r2, r0
 8006a92:	0035      	movs	r5, r6
 8006a94:	2301      	movs	r3, #1
 8006a96:	1852      	adds	r2, r2, r1
 8006a98:	e7f1      	b.n	8006a7e <_svfiprintf_r+0x196>
 8006a9a:	aa07      	add	r2, sp, #28
 8006a9c:	9200      	str	r2, [sp, #0]
 8006a9e:	0021      	movs	r1, r4
 8006aa0:	003a      	movs	r2, r7
 8006aa2:	4b10      	ldr	r3, [pc, #64]	; (8006ae4 <_svfiprintf_r+0x1fc>)
 8006aa4:	9803      	ldr	r0, [sp, #12]
 8006aa6:	e000      	b.n	8006aaa <_svfiprintf_r+0x1c2>
 8006aa8:	bf00      	nop
 8006aaa:	9004      	str	r0, [sp, #16]
 8006aac:	9b04      	ldr	r3, [sp, #16]
 8006aae:	3301      	adds	r3, #1
 8006ab0:	d1d3      	bne.n	8006a5a <_svfiprintf_r+0x172>
 8006ab2:	89bb      	ldrh	r3, [r7, #12]
 8006ab4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006ab6:	065b      	lsls	r3, r3, #25
 8006ab8:	d400      	bmi.n	8006abc <_svfiprintf_r+0x1d4>
 8006aba:	e72c      	b.n	8006916 <_svfiprintf_r+0x2e>
 8006abc:	2001      	movs	r0, #1
 8006abe:	4240      	negs	r0, r0
 8006ac0:	e729      	b.n	8006916 <_svfiprintf_r+0x2e>
 8006ac2:	aa07      	add	r2, sp, #28
 8006ac4:	9200      	str	r2, [sp, #0]
 8006ac6:	0021      	movs	r1, r4
 8006ac8:	003a      	movs	r2, r7
 8006aca:	4b06      	ldr	r3, [pc, #24]	; (8006ae4 <_svfiprintf_r+0x1fc>)
 8006acc:	9803      	ldr	r0, [sp, #12]
 8006ace:	f000 f87b 	bl	8006bc8 <_printf_i>
 8006ad2:	e7ea      	b.n	8006aaa <_svfiprintf_r+0x1c2>
 8006ad4:	08007064 	.word	0x08007064
 8006ad8:	0800706a 	.word	0x0800706a
 8006adc:	0800706e 	.word	0x0800706e
 8006ae0:	00000000 	.word	0x00000000
 8006ae4:	08006825 	.word	0x08006825

08006ae8 <_printf_common>:
 8006ae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aea:	0016      	movs	r6, r2
 8006aec:	9301      	str	r3, [sp, #4]
 8006aee:	688a      	ldr	r2, [r1, #8]
 8006af0:	690b      	ldr	r3, [r1, #16]
 8006af2:	000c      	movs	r4, r1
 8006af4:	9000      	str	r0, [sp, #0]
 8006af6:	4293      	cmp	r3, r2
 8006af8:	da00      	bge.n	8006afc <_printf_common+0x14>
 8006afa:	0013      	movs	r3, r2
 8006afc:	0022      	movs	r2, r4
 8006afe:	6033      	str	r3, [r6, #0]
 8006b00:	3243      	adds	r2, #67	; 0x43
 8006b02:	7812      	ldrb	r2, [r2, #0]
 8006b04:	2a00      	cmp	r2, #0
 8006b06:	d001      	beq.n	8006b0c <_printf_common+0x24>
 8006b08:	3301      	adds	r3, #1
 8006b0a:	6033      	str	r3, [r6, #0]
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	069b      	lsls	r3, r3, #26
 8006b10:	d502      	bpl.n	8006b18 <_printf_common+0x30>
 8006b12:	6833      	ldr	r3, [r6, #0]
 8006b14:	3302      	adds	r3, #2
 8006b16:	6033      	str	r3, [r6, #0]
 8006b18:	6822      	ldr	r2, [r4, #0]
 8006b1a:	2306      	movs	r3, #6
 8006b1c:	0015      	movs	r5, r2
 8006b1e:	401d      	ands	r5, r3
 8006b20:	421a      	tst	r2, r3
 8006b22:	d027      	beq.n	8006b74 <_printf_common+0x8c>
 8006b24:	0023      	movs	r3, r4
 8006b26:	3343      	adds	r3, #67	; 0x43
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	1e5a      	subs	r2, r3, #1
 8006b2c:	4193      	sbcs	r3, r2
 8006b2e:	6822      	ldr	r2, [r4, #0]
 8006b30:	0692      	lsls	r2, r2, #26
 8006b32:	d430      	bmi.n	8006b96 <_printf_common+0xae>
 8006b34:	0022      	movs	r2, r4
 8006b36:	9901      	ldr	r1, [sp, #4]
 8006b38:	9800      	ldr	r0, [sp, #0]
 8006b3a:	9d08      	ldr	r5, [sp, #32]
 8006b3c:	3243      	adds	r2, #67	; 0x43
 8006b3e:	47a8      	blx	r5
 8006b40:	3001      	adds	r0, #1
 8006b42:	d025      	beq.n	8006b90 <_printf_common+0xa8>
 8006b44:	2206      	movs	r2, #6
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	2500      	movs	r5, #0
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	2b04      	cmp	r3, #4
 8006b4e:	d105      	bne.n	8006b5c <_printf_common+0x74>
 8006b50:	6833      	ldr	r3, [r6, #0]
 8006b52:	68e5      	ldr	r5, [r4, #12]
 8006b54:	1aed      	subs	r5, r5, r3
 8006b56:	43eb      	mvns	r3, r5
 8006b58:	17db      	asrs	r3, r3, #31
 8006b5a:	401d      	ands	r5, r3
 8006b5c:	68a3      	ldr	r3, [r4, #8]
 8006b5e:	6922      	ldr	r2, [r4, #16]
 8006b60:	4293      	cmp	r3, r2
 8006b62:	dd01      	ble.n	8006b68 <_printf_common+0x80>
 8006b64:	1a9b      	subs	r3, r3, r2
 8006b66:	18ed      	adds	r5, r5, r3
 8006b68:	2600      	movs	r6, #0
 8006b6a:	42b5      	cmp	r5, r6
 8006b6c:	d120      	bne.n	8006bb0 <_printf_common+0xc8>
 8006b6e:	2000      	movs	r0, #0
 8006b70:	e010      	b.n	8006b94 <_printf_common+0xac>
 8006b72:	3501      	adds	r5, #1
 8006b74:	68e3      	ldr	r3, [r4, #12]
 8006b76:	6832      	ldr	r2, [r6, #0]
 8006b78:	1a9b      	subs	r3, r3, r2
 8006b7a:	42ab      	cmp	r3, r5
 8006b7c:	ddd2      	ble.n	8006b24 <_printf_common+0x3c>
 8006b7e:	0022      	movs	r2, r4
 8006b80:	2301      	movs	r3, #1
 8006b82:	9901      	ldr	r1, [sp, #4]
 8006b84:	9800      	ldr	r0, [sp, #0]
 8006b86:	9f08      	ldr	r7, [sp, #32]
 8006b88:	3219      	adds	r2, #25
 8006b8a:	47b8      	blx	r7
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	d1f0      	bne.n	8006b72 <_printf_common+0x8a>
 8006b90:	2001      	movs	r0, #1
 8006b92:	4240      	negs	r0, r0
 8006b94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b96:	2030      	movs	r0, #48	; 0x30
 8006b98:	18e1      	adds	r1, r4, r3
 8006b9a:	3143      	adds	r1, #67	; 0x43
 8006b9c:	7008      	strb	r0, [r1, #0]
 8006b9e:	0021      	movs	r1, r4
 8006ba0:	1c5a      	adds	r2, r3, #1
 8006ba2:	3145      	adds	r1, #69	; 0x45
 8006ba4:	7809      	ldrb	r1, [r1, #0]
 8006ba6:	18a2      	adds	r2, r4, r2
 8006ba8:	3243      	adds	r2, #67	; 0x43
 8006baa:	3302      	adds	r3, #2
 8006bac:	7011      	strb	r1, [r2, #0]
 8006bae:	e7c1      	b.n	8006b34 <_printf_common+0x4c>
 8006bb0:	0022      	movs	r2, r4
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	9901      	ldr	r1, [sp, #4]
 8006bb6:	9800      	ldr	r0, [sp, #0]
 8006bb8:	9f08      	ldr	r7, [sp, #32]
 8006bba:	321a      	adds	r2, #26
 8006bbc:	47b8      	blx	r7
 8006bbe:	3001      	adds	r0, #1
 8006bc0:	d0e6      	beq.n	8006b90 <_printf_common+0xa8>
 8006bc2:	3601      	adds	r6, #1
 8006bc4:	e7d1      	b.n	8006b6a <_printf_common+0x82>
	...

08006bc8 <_printf_i>:
 8006bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bca:	b08b      	sub	sp, #44	; 0x2c
 8006bcc:	9206      	str	r2, [sp, #24]
 8006bce:	000a      	movs	r2, r1
 8006bd0:	3243      	adds	r2, #67	; 0x43
 8006bd2:	9307      	str	r3, [sp, #28]
 8006bd4:	9005      	str	r0, [sp, #20]
 8006bd6:	9204      	str	r2, [sp, #16]
 8006bd8:	7e0a      	ldrb	r2, [r1, #24]
 8006bda:	000c      	movs	r4, r1
 8006bdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006bde:	2a78      	cmp	r2, #120	; 0x78
 8006be0:	d809      	bhi.n	8006bf6 <_printf_i+0x2e>
 8006be2:	2a62      	cmp	r2, #98	; 0x62
 8006be4:	d80b      	bhi.n	8006bfe <_printf_i+0x36>
 8006be6:	2a00      	cmp	r2, #0
 8006be8:	d100      	bne.n	8006bec <_printf_i+0x24>
 8006bea:	e0be      	b.n	8006d6a <_printf_i+0x1a2>
 8006bec:	497c      	ldr	r1, [pc, #496]	; (8006de0 <_printf_i+0x218>)
 8006bee:	9103      	str	r1, [sp, #12]
 8006bf0:	2a58      	cmp	r2, #88	; 0x58
 8006bf2:	d100      	bne.n	8006bf6 <_printf_i+0x2e>
 8006bf4:	e093      	b.n	8006d1e <_printf_i+0x156>
 8006bf6:	0026      	movs	r6, r4
 8006bf8:	3642      	adds	r6, #66	; 0x42
 8006bfa:	7032      	strb	r2, [r6, #0]
 8006bfc:	e022      	b.n	8006c44 <_printf_i+0x7c>
 8006bfe:	0010      	movs	r0, r2
 8006c00:	3863      	subs	r0, #99	; 0x63
 8006c02:	2815      	cmp	r0, #21
 8006c04:	d8f7      	bhi.n	8006bf6 <_printf_i+0x2e>
 8006c06:	f7f9 fa85 	bl	8000114 <__gnu_thumb1_case_shi>
 8006c0a:	0016      	.short	0x0016
 8006c0c:	fff6001f 	.word	0xfff6001f
 8006c10:	fff6fff6 	.word	0xfff6fff6
 8006c14:	001ffff6 	.word	0x001ffff6
 8006c18:	fff6fff6 	.word	0xfff6fff6
 8006c1c:	fff6fff6 	.word	0xfff6fff6
 8006c20:	003600a3 	.word	0x003600a3
 8006c24:	fff60083 	.word	0xfff60083
 8006c28:	00b4fff6 	.word	0x00b4fff6
 8006c2c:	0036fff6 	.word	0x0036fff6
 8006c30:	fff6fff6 	.word	0xfff6fff6
 8006c34:	0087      	.short	0x0087
 8006c36:	0026      	movs	r6, r4
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	3642      	adds	r6, #66	; 0x42
 8006c3c:	1d11      	adds	r1, r2, #4
 8006c3e:	6019      	str	r1, [r3, #0]
 8006c40:	6813      	ldr	r3, [r2, #0]
 8006c42:	7033      	strb	r3, [r6, #0]
 8006c44:	2301      	movs	r3, #1
 8006c46:	e0a2      	b.n	8006d8e <_printf_i+0x1c6>
 8006c48:	6818      	ldr	r0, [r3, #0]
 8006c4a:	6809      	ldr	r1, [r1, #0]
 8006c4c:	1d02      	adds	r2, r0, #4
 8006c4e:	060d      	lsls	r5, r1, #24
 8006c50:	d50b      	bpl.n	8006c6a <_printf_i+0xa2>
 8006c52:	6805      	ldr	r5, [r0, #0]
 8006c54:	601a      	str	r2, [r3, #0]
 8006c56:	2d00      	cmp	r5, #0
 8006c58:	da03      	bge.n	8006c62 <_printf_i+0x9a>
 8006c5a:	232d      	movs	r3, #45	; 0x2d
 8006c5c:	9a04      	ldr	r2, [sp, #16]
 8006c5e:	426d      	negs	r5, r5
 8006c60:	7013      	strb	r3, [r2, #0]
 8006c62:	4b5f      	ldr	r3, [pc, #380]	; (8006de0 <_printf_i+0x218>)
 8006c64:	270a      	movs	r7, #10
 8006c66:	9303      	str	r3, [sp, #12]
 8006c68:	e01b      	b.n	8006ca2 <_printf_i+0xda>
 8006c6a:	6805      	ldr	r5, [r0, #0]
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	0649      	lsls	r1, r1, #25
 8006c70:	d5f1      	bpl.n	8006c56 <_printf_i+0x8e>
 8006c72:	b22d      	sxth	r5, r5
 8006c74:	e7ef      	b.n	8006c56 <_printf_i+0x8e>
 8006c76:	680d      	ldr	r5, [r1, #0]
 8006c78:	6819      	ldr	r1, [r3, #0]
 8006c7a:	1d08      	adds	r0, r1, #4
 8006c7c:	6018      	str	r0, [r3, #0]
 8006c7e:	062e      	lsls	r6, r5, #24
 8006c80:	d501      	bpl.n	8006c86 <_printf_i+0xbe>
 8006c82:	680d      	ldr	r5, [r1, #0]
 8006c84:	e003      	b.n	8006c8e <_printf_i+0xc6>
 8006c86:	066d      	lsls	r5, r5, #25
 8006c88:	d5fb      	bpl.n	8006c82 <_printf_i+0xba>
 8006c8a:	680d      	ldr	r5, [r1, #0]
 8006c8c:	b2ad      	uxth	r5, r5
 8006c8e:	4b54      	ldr	r3, [pc, #336]	; (8006de0 <_printf_i+0x218>)
 8006c90:	2708      	movs	r7, #8
 8006c92:	9303      	str	r3, [sp, #12]
 8006c94:	2a6f      	cmp	r2, #111	; 0x6f
 8006c96:	d000      	beq.n	8006c9a <_printf_i+0xd2>
 8006c98:	3702      	adds	r7, #2
 8006c9a:	0023      	movs	r3, r4
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	3343      	adds	r3, #67	; 0x43
 8006ca0:	701a      	strb	r2, [r3, #0]
 8006ca2:	6863      	ldr	r3, [r4, #4]
 8006ca4:	60a3      	str	r3, [r4, #8]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	db03      	blt.n	8006cb2 <_printf_i+0xea>
 8006caa:	2104      	movs	r1, #4
 8006cac:	6822      	ldr	r2, [r4, #0]
 8006cae:	438a      	bics	r2, r1
 8006cb0:	6022      	str	r2, [r4, #0]
 8006cb2:	2d00      	cmp	r5, #0
 8006cb4:	d102      	bne.n	8006cbc <_printf_i+0xf4>
 8006cb6:	9e04      	ldr	r6, [sp, #16]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00c      	beq.n	8006cd6 <_printf_i+0x10e>
 8006cbc:	9e04      	ldr	r6, [sp, #16]
 8006cbe:	0028      	movs	r0, r5
 8006cc0:	0039      	movs	r1, r7
 8006cc2:	f7f9 fab7 	bl	8000234 <__aeabi_uidivmod>
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	3e01      	subs	r6, #1
 8006cca:	5c5b      	ldrb	r3, [r3, r1]
 8006ccc:	7033      	strb	r3, [r6, #0]
 8006cce:	002b      	movs	r3, r5
 8006cd0:	0005      	movs	r5, r0
 8006cd2:	429f      	cmp	r7, r3
 8006cd4:	d9f3      	bls.n	8006cbe <_printf_i+0xf6>
 8006cd6:	2f08      	cmp	r7, #8
 8006cd8:	d109      	bne.n	8006cee <_printf_i+0x126>
 8006cda:	6823      	ldr	r3, [r4, #0]
 8006cdc:	07db      	lsls	r3, r3, #31
 8006cde:	d506      	bpl.n	8006cee <_printf_i+0x126>
 8006ce0:	6862      	ldr	r2, [r4, #4]
 8006ce2:	6923      	ldr	r3, [r4, #16]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	dc02      	bgt.n	8006cee <_printf_i+0x126>
 8006ce8:	2330      	movs	r3, #48	; 0x30
 8006cea:	3e01      	subs	r6, #1
 8006cec:	7033      	strb	r3, [r6, #0]
 8006cee:	9b04      	ldr	r3, [sp, #16]
 8006cf0:	1b9b      	subs	r3, r3, r6
 8006cf2:	6123      	str	r3, [r4, #16]
 8006cf4:	9b07      	ldr	r3, [sp, #28]
 8006cf6:	0021      	movs	r1, r4
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	9805      	ldr	r0, [sp, #20]
 8006cfc:	9b06      	ldr	r3, [sp, #24]
 8006cfe:	aa09      	add	r2, sp, #36	; 0x24
 8006d00:	f7ff fef2 	bl	8006ae8 <_printf_common>
 8006d04:	3001      	adds	r0, #1
 8006d06:	d147      	bne.n	8006d98 <_printf_i+0x1d0>
 8006d08:	2001      	movs	r0, #1
 8006d0a:	4240      	negs	r0, r0
 8006d0c:	b00b      	add	sp, #44	; 0x2c
 8006d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d10:	2220      	movs	r2, #32
 8006d12:	6809      	ldr	r1, [r1, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	6022      	str	r2, [r4, #0]
 8006d18:	2278      	movs	r2, #120	; 0x78
 8006d1a:	4932      	ldr	r1, [pc, #200]	; (8006de4 <_printf_i+0x21c>)
 8006d1c:	9103      	str	r1, [sp, #12]
 8006d1e:	0021      	movs	r1, r4
 8006d20:	3145      	adds	r1, #69	; 0x45
 8006d22:	700a      	strb	r2, [r1, #0]
 8006d24:	6819      	ldr	r1, [r3, #0]
 8006d26:	6822      	ldr	r2, [r4, #0]
 8006d28:	c920      	ldmia	r1!, {r5}
 8006d2a:	0610      	lsls	r0, r2, #24
 8006d2c:	d402      	bmi.n	8006d34 <_printf_i+0x16c>
 8006d2e:	0650      	lsls	r0, r2, #25
 8006d30:	d500      	bpl.n	8006d34 <_printf_i+0x16c>
 8006d32:	b2ad      	uxth	r5, r5
 8006d34:	6019      	str	r1, [r3, #0]
 8006d36:	07d3      	lsls	r3, r2, #31
 8006d38:	d502      	bpl.n	8006d40 <_printf_i+0x178>
 8006d3a:	2320      	movs	r3, #32
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	6023      	str	r3, [r4, #0]
 8006d40:	2710      	movs	r7, #16
 8006d42:	2d00      	cmp	r5, #0
 8006d44:	d1a9      	bne.n	8006c9a <_printf_i+0xd2>
 8006d46:	2220      	movs	r2, #32
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	4393      	bics	r3, r2
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	e7a4      	b.n	8006c9a <_printf_i+0xd2>
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	680d      	ldr	r5, [r1, #0]
 8006d54:	1d10      	adds	r0, r2, #4
 8006d56:	6949      	ldr	r1, [r1, #20]
 8006d58:	6018      	str	r0, [r3, #0]
 8006d5a:	6813      	ldr	r3, [r2, #0]
 8006d5c:	062e      	lsls	r6, r5, #24
 8006d5e:	d501      	bpl.n	8006d64 <_printf_i+0x19c>
 8006d60:	6019      	str	r1, [r3, #0]
 8006d62:	e002      	b.n	8006d6a <_printf_i+0x1a2>
 8006d64:	066d      	lsls	r5, r5, #25
 8006d66:	d5fb      	bpl.n	8006d60 <_printf_i+0x198>
 8006d68:	8019      	strh	r1, [r3, #0]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	9e04      	ldr	r6, [sp, #16]
 8006d6e:	6123      	str	r3, [r4, #16]
 8006d70:	e7c0      	b.n	8006cf4 <_printf_i+0x12c>
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	1d11      	adds	r1, r2, #4
 8006d76:	6019      	str	r1, [r3, #0]
 8006d78:	6816      	ldr	r6, [r2, #0]
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	0030      	movs	r0, r6
 8006d7e:	6862      	ldr	r2, [r4, #4]
 8006d80:	f000 f858 	bl	8006e34 <memchr>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	d001      	beq.n	8006d8c <_printf_i+0x1c4>
 8006d88:	1b80      	subs	r0, r0, r6
 8006d8a:	6060      	str	r0, [r4, #4]
 8006d8c:	6863      	ldr	r3, [r4, #4]
 8006d8e:	6123      	str	r3, [r4, #16]
 8006d90:	2300      	movs	r3, #0
 8006d92:	9a04      	ldr	r2, [sp, #16]
 8006d94:	7013      	strb	r3, [r2, #0]
 8006d96:	e7ad      	b.n	8006cf4 <_printf_i+0x12c>
 8006d98:	0032      	movs	r2, r6
 8006d9a:	6923      	ldr	r3, [r4, #16]
 8006d9c:	9906      	ldr	r1, [sp, #24]
 8006d9e:	9805      	ldr	r0, [sp, #20]
 8006da0:	9d07      	ldr	r5, [sp, #28]
 8006da2:	47a8      	blx	r5
 8006da4:	3001      	adds	r0, #1
 8006da6:	d0af      	beq.n	8006d08 <_printf_i+0x140>
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	079b      	lsls	r3, r3, #30
 8006dac:	d415      	bmi.n	8006dda <_printf_i+0x212>
 8006dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db0:	68e0      	ldr	r0, [r4, #12]
 8006db2:	4298      	cmp	r0, r3
 8006db4:	daaa      	bge.n	8006d0c <_printf_i+0x144>
 8006db6:	0018      	movs	r0, r3
 8006db8:	e7a8      	b.n	8006d0c <_printf_i+0x144>
 8006dba:	0022      	movs	r2, r4
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	9906      	ldr	r1, [sp, #24]
 8006dc0:	9805      	ldr	r0, [sp, #20]
 8006dc2:	9e07      	ldr	r6, [sp, #28]
 8006dc4:	3219      	adds	r2, #25
 8006dc6:	47b0      	blx	r6
 8006dc8:	3001      	adds	r0, #1
 8006dca:	d09d      	beq.n	8006d08 <_printf_i+0x140>
 8006dcc:	3501      	adds	r5, #1
 8006dce:	68e3      	ldr	r3, [r4, #12]
 8006dd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dd2:	1a9b      	subs	r3, r3, r2
 8006dd4:	42ab      	cmp	r3, r5
 8006dd6:	dcf0      	bgt.n	8006dba <_printf_i+0x1f2>
 8006dd8:	e7e9      	b.n	8006dae <_printf_i+0x1e6>
 8006dda:	2500      	movs	r5, #0
 8006ddc:	e7f7      	b.n	8006dce <_printf_i+0x206>
 8006dde:	46c0      	nop			; (mov r8, r8)
 8006de0:	08007075 	.word	0x08007075
 8006de4:	08007086 	.word	0x08007086

08006de8 <memmove>:
 8006de8:	b510      	push	{r4, lr}
 8006dea:	4288      	cmp	r0, r1
 8006dec:	d902      	bls.n	8006df4 <memmove+0xc>
 8006dee:	188b      	adds	r3, r1, r2
 8006df0:	4298      	cmp	r0, r3
 8006df2:	d303      	bcc.n	8006dfc <memmove+0x14>
 8006df4:	2300      	movs	r3, #0
 8006df6:	e007      	b.n	8006e08 <memmove+0x20>
 8006df8:	5c8b      	ldrb	r3, [r1, r2]
 8006dfa:	5483      	strb	r3, [r0, r2]
 8006dfc:	3a01      	subs	r2, #1
 8006dfe:	d2fb      	bcs.n	8006df8 <memmove+0x10>
 8006e00:	bd10      	pop	{r4, pc}
 8006e02:	5ccc      	ldrb	r4, [r1, r3]
 8006e04:	54c4      	strb	r4, [r0, r3]
 8006e06:	3301      	adds	r3, #1
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d1fa      	bne.n	8006e02 <memmove+0x1a>
 8006e0c:	e7f8      	b.n	8006e00 <memmove+0x18>
	...

08006e10 <_sbrk_r>:
 8006e10:	2300      	movs	r3, #0
 8006e12:	b570      	push	{r4, r5, r6, lr}
 8006e14:	4d06      	ldr	r5, [pc, #24]	; (8006e30 <_sbrk_r+0x20>)
 8006e16:	0004      	movs	r4, r0
 8006e18:	0008      	movs	r0, r1
 8006e1a:	602b      	str	r3, [r5, #0]
 8006e1c:	f7fa fa1a 	bl	8001254 <_sbrk>
 8006e20:	1c43      	adds	r3, r0, #1
 8006e22:	d103      	bne.n	8006e2c <_sbrk_r+0x1c>
 8006e24:	682b      	ldr	r3, [r5, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d000      	beq.n	8006e2c <_sbrk_r+0x1c>
 8006e2a:	6023      	str	r3, [r4, #0]
 8006e2c:	bd70      	pop	{r4, r5, r6, pc}
 8006e2e:	46c0      	nop			; (mov r8, r8)
 8006e30:	200003a0 	.word	0x200003a0

08006e34 <memchr>:
 8006e34:	b2c9      	uxtb	r1, r1
 8006e36:	1882      	adds	r2, r0, r2
 8006e38:	4290      	cmp	r0, r2
 8006e3a:	d101      	bne.n	8006e40 <memchr+0xc>
 8006e3c:	2000      	movs	r0, #0
 8006e3e:	4770      	bx	lr
 8006e40:	7803      	ldrb	r3, [r0, #0]
 8006e42:	428b      	cmp	r3, r1
 8006e44:	d0fb      	beq.n	8006e3e <memchr+0xa>
 8006e46:	3001      	adds	r0, #1
 8006e48:	e7f6      	b.n	8006e38 <memchr+0x4>

08006e4a <memcpy>:
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	b510      	push	{r4, lr}
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d100      	bne.n	8006e54 <memcpy+0xa>
 8006e52:	bd10      	pop	{r4, pc}
 8006e54:	5ccc      	ldrb	r4, [r1, r3]
 8006e56:	54c4      	strb	r4, [r0, r3]
 8006e58:	3301      	adds	r3, #1
 8006e5a:	e7f8      	b.n	8006e4e <memcpy+0x4>

08006e5c <_realloc_r>:
 8006e5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e5e:	0007      	movs	r7, r0
 8006e60:	000e      	movs	r6, r1
 8006e62:	0014      	movs	r4, r2
 8006e64:	2900      	cmp	r1, #0
 8006e66:	d105      	bne.n	8006e74 <_realloc_r+0x18>
 8006e68:	0011      	movs	r1, r2
 8006e6a:	f7ff fc49 	bl	8006700 <_malloc_r>
 8006e6e:	0005      	movs	r5, r0
 8006e70:	0028      	movs	r0, r5
 8006e72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e74:	2a00      	cmp	r2, #0
 8006e76:	d103      	bne.n	8006e80 <_realloc_r+0x24>
 8006e78:	f7ff fbd6 	bl	8006628 <_free_r>
 8006e7c:	0025      	movs	r5, r4
 8006e7e:	e7f7      	b.n	8006e70 <_realloc_r+0x14>
 8006e80:	f000 f81b 	bl	8006eba <_malloc_usable_size_r>
 8006e84:	9001      	str	r0, [sp, #4]
 8006e86:	4284      	cmp	r4, r0
 8006e88:	d803      	bhi.n	8006e92 <_realloc_r+0x36>
 8006e8a:	0035      	movs	r5, r6
 8006e8c:	0843      	lsrs	r3, r0, #1
 8006e8e:	42a3      	cmp	r3, r4
 8006e90:	d3ee      	bcc.n	8006e70 <_realloc_r+0x14>
 8006e92:	0021      	movs	r1, r4
 8006e94:	0038      	movs	r0, r7
 8006e96:	f7ff fc33 	bl	8006700 <_malloc_r>
 8006e9a:	1e05      	subs	r5, r0, #0
 8006e9c:	d0e8      	beq.n	8006e70 <_realloc_r+0x14>
 8006e9e:	9b01      	ldr	r3, [sp, #4]
 8006ea0:	0022      	movs	r2, r4
 8006ea2:	429c      	cmp	r4, r3
 8006ea4:	d900      	bls.n	8006ea8 <_realloc_r+0x4c>
 8006ea6:	001a      	movs	r2, r3
 8006ea8:	0031      	movs	r1, r6
 8006eaa:	0028      	movs	r0, r5
 8006eac:	f7ff ffcd 	bl	8006e4a <memcpy>
 8006eb0:	0031      	movs	r1, r6
 8006eb2:	0038      	movs	r0, r7
 8006eb4:	f7ff fbb8 	bl	8006628 <_free_r>
 8006eb8:	e7da      	b.n	8006e70 <_realloc_r+0x14>

08006eba <_malloc_usable_size_r>:
 8006eba:	1f0b      	subs	r3, r1, #4
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	1f18      	subs	r0, r3, #4
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	da01      	bge.n	8006ec8 <_malloc_usable_size_r+0xe>
 8006ec4:	580b      	ldr	r3, [r1, r0]
 8006ec6:	18c0      	adds	r0, r0, r3
 8006ec8:	4770      	bx	lr
	...

08006ecc <_init>:
 8006ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ece:	46c0      	nop			; (mov r8, r8)
 8006ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ed2:	bc08      	pop	{r3}
 8006ed4:	469e      	mov	lr, r3
 8006ed6:	4770      	bx	lr

08006ed8 <_fini>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	46c0      	nop			; (mov r8, r8)
 8006edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ede:	bc08      	pop	{r3}
 8006ee0:	469e      	mov	lr, r3
 8006ee2:	4770      	bx	lr
