Timing Analyzer report for lvds_external_pll
Thu Aug 10 17:23:45 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; lvds_external_pll                                       ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-16        ;   0.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clk    ; lvds_pll|altpll_component|auto_generated|pll1|inclk[0] ; { lvds_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; clk    ; lvds_pll|altpll_component|auto_generated|pll1|inclk[0] ; { lvds_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 326.26 MHz ; 326.26 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1066.1 MHz ; 402.09 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.268  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 12.395 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.465 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.846 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 6.387 ; 0.000         ;
; clk                                                  ; 9.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.268 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.985      ;
; 0.301 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.952      ;
; 0.353 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.900      ;
; 0.386 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.867      ;
; 0.730 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.667        ; -0.058     ; 0.880      ;
; 0.742 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.511      ;
; 0.780 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.473      ;
; 0.781 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.472      ;
; 0.789 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.464      ;
; 0.863 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.390      ;
; 0.863 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.390      ;
; 0.863 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.390      ;
; 0.880 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.373      ;
; 0.978 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.275      ;
; 0.989 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.087     ; 2.258      ;
; 0.992 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.261      ;
; 1.019 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 2.130      ;
; 1.128 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.077     ; 2.129      ;
; 1.129 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.077     ; 2.128      ;
; 1.168 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.085      ;
; 1.201 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.087     ; 2.046      ;
; 1.213 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.040      ;
; 1.216 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.037      ;
; 1.227 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.026      ;
; 1.233 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.020      ;
; 1.233 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.113     ; 1.402      ;
; 1.237 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 2.016      ;
; 1.266 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.109     ; 1.829      ;
; 1.266 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.987      ;
; 1.287 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.966      ;
; 1.295 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.958      ;
; 1.315 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.938      ;
; 1.354 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.077     ; 1.903      ;
; 1.356 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.077     ; 1.901      ;
; 1.363 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.890      ;
; 1.363 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.890      ;
; 1.372 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.881      ;
; 1.373 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.880      ;
; 1.385 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.868      ;
; 1.395 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.858      ;
; 1.404 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.849      ;
; 1.443 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.810      ;
; 1.445 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.808      ;
; 1.445 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.808      ;
; 1.445 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.808      ;
; 1.451 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.802      ;
; 1.493 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.760      ;
; 1.547 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.602      ;
; 1.547 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.602      ;
; 1.547 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.602      ;
; 1.547 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.602      ;
; 1.547 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.602      ;
; 1.547 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.602      ;
; 1.563 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.586      ;
; 1.563 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.586      ;
; 1.563 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.586      ;
; 1.563 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.586      ;
; 1.563 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.586      ;
; 1.563 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.586      ;
; 1.597 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.656      ;
; 1.630 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.623      ;
; 1.632 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.621      ;
; 1.677 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.576      ;
; 1.682 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.571      ;
; 1.693 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.456      ;
; 1.702 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.185     ; 1.447      ;
; 1.792 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.461      ;
; 1.834 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.080     ; 1.420      ;
; 1.869 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.384      ;
; 1.936 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.317      ;
; 1.936 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.317      ;
; 1.947 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.306      ;
; 1.950 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.303      ;
; 1.952 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.301      ;
; 1.953 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.300      ;
; 1.955 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.298      ;
; 1.956 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.297      ;
; 1.958 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.295      ;
; 1.964 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.289      ;
; 1.981 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.272      ;
; 1.981 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.272      ;
; 1.982 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.080     ; 1.272      ;
; 1.983 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.080     ; 1.271      ;
; 1.990 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.263      ;
; 2.001 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.252      ;
; 2.001 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.252      ;
; 2.002 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.251      ;
; 2.015 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.238      ;
; 2.016 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.237      ;
; 2.143 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.110      ;
; 2.148 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.105      ;
; 2.158 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.082     ; 1.094      ;
; 2.159 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.094      ;
; 2.161 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.092      ;
; 2.174 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.079      ;
; 2.181 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.082     ; 1.071      ;
; 2.187 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.081     ; 1.066      ;
; 2.343 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.082     ; 0.909      ;
; 2.344 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.082     ; 0.908      ;
; 2.345 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.082     ; 0.907      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.395 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.081     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.465 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.500 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.510 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.525 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.642 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.648 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.650 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.650 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.668 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.699 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.706 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.709 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.709 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.741 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.760 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.767 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.779 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.782 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.787 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.794 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.087      ;
; 0.832 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.125      ;
; 0.858 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.151      ;
; 0.862 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.270      ;
; 0.885 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.293      ;
; 0.911 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.204      ;
; 0.911 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.204      ;
; 0.911 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.204      ;
; 0.913 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.207      ;
; 0.922 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.922 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.924 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.217      ;
; 0.925 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.218      ;
; 0.927 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.220      ;
; 0.962 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.256      ;
; 0.963 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.257      ;
; 1.027 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.320      ;
; 1.078 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.372      ;
; 1.118 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.121 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.414      ;
; 1.123 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.129 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.422      ;
; 1.132 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.141 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.165 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.458      ;
; 1.186 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.594      ;
; 1.197 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.347      ;
; 1.223 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.224 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.253 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.546      ;
; 1.255 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.663      ;
; 1.255 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.663      ;
; 1.255 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.663      ;
; 1.255 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.663      ;
; 1.255 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.663      ;
; 1.255 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.663      ;
; 1.268 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.676      ;
; 1.268 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.676      ;
; 1.268 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.676      ;
; 1.268 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.676      ;
; 1.268 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.676      ;
; 1.268 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.676      ;
; 1.301 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.594      ;
; 1.331 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.624      ;
; 1.339 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.631      ;
; 1.361 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.654      ;
; 1.393 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.687      ;
; 1.402 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.695      ;
; 1.416 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.709      ;
; 1.434 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.728      ;
; 1.444 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.737      ;
; 1.456 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.749      ;
; 1.461 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.758      ;
; 1.463 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.756      ;
; 1.482 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.779      ;
; 1.487 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.780      ;
; 1.521 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.814      ;
; 1.536 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.835      ;
; 1.566 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.859      ;
; 1.566 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.859      ;
; 1.566 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.859      ;
; 1.567 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.864      ;
; 1.567 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.864      ;
; 1.592 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.746      ;
; 1.654 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.947      ;
; 1.668 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.961      ;
; 1.755 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.054      ;
; 1.780 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.073      ;
; 1.830 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.123      ;
; 1.857 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.150      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.357 ns




+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+-------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+-------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 353.86 MHz  ; 353.86 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1189.06 MHz ; 402.09 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.507  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 12.492 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.416 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.470 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.846 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 6.383 ; 0.000         ;
; clk                                                  ; 9.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.507 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.755      ;
; 0.547 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.715      ;
; 0.561 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.701      ;
; 0.601 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.661      ;
; 0.838 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.667        ; -0.037     ; 0.794      ;
; 0.936 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.326      ;
; 0.976 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.286      ;
; 1.021 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.241      ;
; 1.028 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 2.235      ;
; 1.028 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 2.235      ;
; 1.028 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 2.235      ;
; 1.040 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.222      ;
; 1.080 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.077     ; 2.178      ;
; 1.126 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 2.136      ;
; 1.155 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 2.108      ;
; 1.169 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 2.094      ;
; 1.244 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.068     ; 2.023      ;
; 1.245 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.068     ; 2.022      ;
; 1.263 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.909      ;
; 1.282 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.077     ; 1.976      ;
; 1.341 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.921      ;
; 1.355 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.907      ;
; 1.383 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.879      ;
; 1.386 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.099     ; 1.724      ;
; 1.396 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.103     ; 1.301      ;
; 1.421 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.841      ;
; 1.425 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.837      ;
; 1.429 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.834      ;
; 1.447 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.068     ; 1.820      ;
; 1.449 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.068     ; 1.818      ;
; 1.452 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.810      ;
; 1.453 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.810      ;
; 1.455 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.808      ;
; 1.494 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.769      ;
; 1.494 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.768      ;
; 1.521 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.742      ;
; 1.533 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.729      ;
; 1.547 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.716      ;
; 1.552 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.074     ; 1.709      ;
; 1.554 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.708      ;
; 1.556 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.706      ;
; 1.564 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.698      ;
; 1.573 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.689      ;
; 1.604 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.658      ;
; 1.604 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.658      ;
; 1.604 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.658      ;
; 1.619 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.643      ;
; 1.678 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.494      ;
; 1.678 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.494      ;
; 1.678 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.494      ;
; 1.678 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.494      ;
; 1.678 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.494      ;
; 1.678 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.494      ;
; 1.684 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.488      ;
; 1.684 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.488      ;
; 1.684 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.488      ;
; 1.684 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.488      ;
; 1.684 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.488      ;
; 1.684 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.488      ;
; 1.722 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.541      ;
; 1.729 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.074     ; 1.532      ;
; 1.730 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.074     ; 1.531      ;
; 1.798 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.465      ;
; 1.826 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.346      ;
; 1.832 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.163     ; 1.340      ;
; 1.839 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.423      ;
; 1.868 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.394      ;
; 1.911 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.071     ; 1.353      ;
; 1.928 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.334      ;
; 2.041 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.222      ;
; 2.056 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.206      ;
; 2.057 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.205      ;
; 2.058 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.204      ;
; 2.059 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.203      ;
; 2.075 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.187      ;
; 2.084 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.178      ;
; 2.084 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.178      ;
; 2.087 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.175      ;
; 2.093 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.169      ;
; 2.094 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.168      ;
; 2.094 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.169      ;
; 2.098 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.164      ;
; 2.114 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.149      ;
; 2.115 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.148      ;
; 2.121 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.141      ;
; 2.122 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.140      ;
; 2.133 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.130      ;
; 2.133 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.130      ;
; 2.133 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.129      ;
; 2.242 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.020      ;
; 2.248 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 1.014      ;
; 2.251 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.074     ; 1.010      ;
; 2.258 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.005      ;
; 2.260 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 1.003      ;
; 2.271 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 0.991      ;
; 2.285 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 0.978      ;
; 2.297 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.072     ; 0.966      ;
; 2.443 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 0.819      ;
; 2.444 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 0.818      ;
; 2.444 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.073     ; 0.818      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.492 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.073     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.416 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.470 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.475 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.740      ;
; 0.480 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.491 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.599 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.605 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.607 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.621 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.630 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.647 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.653 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.657 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.925      ;
; 0.688 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.711 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.729 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.737 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.742 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.766 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.157      ; 1.137      ;
; 0.784 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.052      ;
; 0.828 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.157      ; 1.199      ;
; 0.834 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.102      ;
; 0.834 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.102      ;
; 0.839 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.106      ;
; 0.840 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.107      ;
; 0.840 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.107      ;
; 0.841 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.847 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.115      ;
; 0.849 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.117      ;
; 0.854 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.123      ;
; 0.855 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.123      ;
; 0.891 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.160      ;
; 0.912 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.181      ;
; 0.961 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.229      ;
; 1.008 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.010 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.027 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.044 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.054 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.058 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.157      ; 1.429      ;
; 1.061 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.098 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.229      ;
; 1.098 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.364      ;
; 1.100 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.366      ;
; 1.112 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.380      ;
; 1.154 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.524      ;
; 1.154 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.524      ;
; 1.154 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.524      ;
; 1.154 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.524      ;
; 1.154 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.524      ;
; 1.154 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.524      ;
; 1.171 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.541      ;
; 1.171 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.541      ;
; 1.171 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.541      ;
; 1.171 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.541      ;
; 1.171 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.541      ;
; 1.171 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.156      ; 1.541      ;
; 1.178 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.446      ;
; 1.192 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.458      ;
; 1.193 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.461      ;
; 1.224 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.492      ;
; 1.244 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.513      ;
; 1.268 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.536      ;
; 1.285 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.554      ;
; 1.309 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.581      ;
; 1.311 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.579      ;
; 1.322 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.594      ;
; 1.325 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.593      ;
; 1.329 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.597      ;
; 1.347 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.615      ;
; 1.353 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.621      ;
; 1.362 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.636      ;
; 1.364 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.632      ;
; 1.393 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.665      ;
; 1.393 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.665      ;
; 1.439 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.707      ;
; 1.439 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.707      ;
; 1.439 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.707      ;
; 1.449 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.585      ;
; 1.499 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.767      ;
; 1.512 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.780      ;
; 1.580 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.854      ;
; 1.649 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.917      ;
; 1.705 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.973      ;
; 1.708 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.976      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.788 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.208  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 12.925 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.193 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.194 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.333 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 6.464 ; 0.000         ;
; clk                                                  ; 9.594 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.208 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.667        ; -0.074     ; 0.372      ;
; 1.986 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.298      ;
; 2.005 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.279      ;
; 2.017 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.267      ;
; 2.036 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.248      ;
; 2.200 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.084      ;
; 2.211 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.073      ;
; 2.219 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.065      ;
; 2.221 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.063      ;
; 2.246 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.038      ;
; 2.246 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.038      ;
; 2.246 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.038      ;
; 2.258 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 1.026      ;
; 2.314 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.087     ; 0.919      ;
; 2.321 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.963      ;
; 2.322 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.962      ;
; 2.323 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.038     ; 0.959      ;
; 2.338 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.032     ; 0.950      ;
; 2.338 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.032     ; 0.950      ;
; 2.375 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.038     ; 0.907      ;
; 2.390 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.894      ;
; 2.396 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.888      ;
; 2.403 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.881      ;
; 2.414 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.870      ;
; 2.420 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.054     ; 0.799      ;
; 2.424 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.860      ;
; 2.424 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.058     ; 0.600      ;
; 2.426 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.858      ;
; 2.431 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.032     ; 0.857      ;
; 2.434 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.032     ; 0.854      ;
; 2.451 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.833      ;
; 2.452 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.832      ;
; 2.460 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.824      ;
; 2.463 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.821      ;
; 2.471 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.038     ; 0.811      ;
; 2.476 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.808      ;
; 2.477 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.807      ;
; 2.477 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.807      ;
; 2.485 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.799      ;
; 2.486 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.798      ;
; 2.489 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.795      ;
; 2.498 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.786      ;
; 2.518 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.766      ;
; 2.518 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.766      ;
; 2.518 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.766      ;
; 2.523 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.761      ;
; 2.540 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.744      ;
; 2.541 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.691      ;
; 2.541 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.691      ;
; 2.541 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.691      ;
; 2.541 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.691      ;
; 2.541 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.691      ;
; 2.541 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.691      ;
; 2.554 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.038     ; 0.728      ;
; 2.556 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.038     ; 0.726      ;
; 2.556 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.676      ;
; 2.556 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.676      ;
; 2.556 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.676      ;
; 2.556 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.676      ;
; 2.556 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.676      ;
; 2.556 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.088     ; 0.676      ;
; 2.597 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.087     ; 0.636      ;
; 2.598 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.087     ; 0.635      ;
; 2.599 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.685      ;
; 2.614 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.670      ;
; 2.632 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.652      ;
; 2.649 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.635      ;
; 2.658 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.034     ; 0.628      ;
; 2.695 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.589      ;
; 2.719 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.565      ;
; 2.721 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.562      ;
; 2.722 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.561      ;
; 2.722 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.561      ;
; 2.723 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.560      ;
; 2.724 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.560      ;
; 2.726 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.558      ;
; 2.731 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.553      ;
; 2.732 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.552      ;
; 2.733 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.551      ;
; 2.742 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.542      ;
; 2.744 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.540      ;
; 2.745 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.539      ;
; 2.753 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.531      ;
; 2.754 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.530      ;
; 2.755 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.529      ;
; 2.756 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.528      ;
; 2.760 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.524      ;
; 2.760 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.524      ;
; 2.763 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.521      ;
; 2.822 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.461      ;
; 2.824 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.459      ;
; 2.831 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.452      ;
; 2.833 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.451      ;
; 2.838 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.036     ; 0.446      ;
; 2.838 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.445      ;
; 2.841 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.442      ;
; 2.843 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.440      ;
; 2.897 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.386      ;
; 2.897 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.386      ;
; 2.899 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                               ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.037     ; 0.384      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.925 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.193 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.204 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.252 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.256 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.265 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.294 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.301 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.306 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.315 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.503      ;
; 0.318 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.327 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.329 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.515      ;
; 0.339 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
; 0.341 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.346 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.350 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.350 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.350 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.351 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.357 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.478      ;
; 0.371 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.377 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.406 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.528      ;
; 0.420 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
; 0.448 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.457 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.643      ;
; 0.461 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.467 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.481 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 0.541      ;
; 0.489 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.607      ;
; 0.490 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.608      ;
; 0.490 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.676      ;
; 0.490 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.676      ;
; 0.490 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.676      ;
; 0.490 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.676      ;
; 0.490 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.676      ;
; 0.490 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.676      ;
; 0.492 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.678      ;
; 0.492 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.678      ;
; 0.492 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.678      ;
; 0.492 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.678      ;
; 0.492 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.678      ;
; 0.492 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                   ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.678      ;
; 0.514 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.520 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.541 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.659      ;
; 0.542 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.549 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.553 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.673      ;
; 0.562 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.683      ;
; 0.566 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.686      ;
; 0.575 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.589 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.596 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.720      ;
; 0.598 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.722      ;
; 0.599 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.605 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.641 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.768      ;
; 0.647 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.771      ;
; 0.648 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.772      ;
; 0.649 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                               ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.653 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.774      ;
; 0.656 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO     ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 0.720      ;
; 0.677 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                          ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.798      ;
; 0.700 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.827      ;
; 0.704 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.728 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.740 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                           ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.194 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.505 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.268  ; 0.193 ; N/A      ; N/A     ; 0.846               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.268  ; 0.193 ; N/A      ; N/A     ; 0.846               ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 12.395 ; 0.194 ; N/A      ; N/A     ; 6.383               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lvds_txp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_slow_clk ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_fast_clk ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_locked    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; lvds_rxp                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_txp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lvds_slow_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lvds_fast_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clk_locked    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rx_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rx_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_txp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lvds_slow_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lvds_fast_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clk_locked    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rx_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_txp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lvds_slow_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lvds_fast_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_locked    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rx_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rx_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rx_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rx_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rx_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rx_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 99       ; 1        ; 0        ; 1        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 15       ; 0        ; 0        ; 0        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 99       ; 1        ; 0        ; 1        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 15       ; 0        ; 0        ; 0        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_rxp   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; lvds_fast_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_slow_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_txp      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_rxp   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; lvds_fast_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_slow_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_txp      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Aug 10 17:23:44 2023
Info: Command: quartus_sta lvds_external_pll -c lvds_external_pll
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lvds_external_pll.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {lvds_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 6 -duty_cycle 50.00 -name {lvds_pll|altpll_component|auto_generated|pll1|clk[0]} {lvds_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {lvds_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {lvds_pll|altpll_component|auto_generated|pll1|clk[1]} {lvds_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.395               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.500               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.846
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.846               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.387               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.357 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.507               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.492               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.470               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.846
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.846               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.383               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.788 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.208               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.925               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.194               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.333               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.464               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.594               0.000 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.505 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Thu Aug 10 17:23:45 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


