<stg><name>atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %p_cast_cast_cast = sext i62 %p_cast_cast_read

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 256, void @empty_10, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i5 0, i5 %indvars_iv12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc34:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc34:4 %exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc34:5 %indvar_flatten_next = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc34:6 %br_ln0 = br i1 %exitcond_flatten, void %for.inc37, void %VITIS_LOOP_63_5.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc37:15 %store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc34:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc34:2 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc34:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc37:0 %indvars_iv12_load = load i5 %indvars_iv12

]]></Node>
<StgValue><ssdm name="indvars_iv12_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc37:3 %exitcond1542 = icmp_eq  i5 %indvars_iv12_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond1542"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc37:4 %indvars_iv12_mid2 = select i1 %exitcond1542, i5 0, i5 %indvars_iv12_load

]]></Node>
<StgValue><ssdm name="indvars_iv12_mid2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
for.inc37:6 %indvars_iv12_cast = zext i5 %indvars_iv12_mid2

]]></Node>
<StgValue><ssdm name="indvars_iv12_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37:8 %vla_u9_23fixp1_addr = getelementptr i23 %vla_u9_23fixp1, i64 0, i64 %indvars_iv12_cast

]]></Node>
<StgValue><ssdm name="vla_u9_23fixp1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="4">
<![CDATA[
for.inc37:9 %vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr

]]></Node>
<StgValue><ssdm name="vla_u9_23fixp1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc37:10 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="32">
<![CDATA[
for.inc37:11 %empty_17 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc37:14 %indvars_iv_next13 = add i5 %indvars_iv12_mid2, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next13"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc37:16 %store_ln0 = store i5 %indvars_iv_next13, i5 %indvars_iv12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
VITIS_LOOP_63_5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_2_VITIS_LOOP_56_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc37:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc37:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="4">
<![CDATA[
for.inc37:9 %vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr

]]></Node>
<StgValue><ssdm name="vla_u9_23fixp1_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc37:12 %tmp = add i23 %vla_u9_23fixp1_load, i23 %empty_17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="23" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc37:13 %store_ln0 = store i23 %tmp, i4 %vla_u9_23fixp1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc37:17 %br_ln0 = br void %for.inc34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="54" name="p_cast_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_cast_cast"/></StgValue>
</port>
<port id="55" name="vla_u9_23fixp1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="vla_u9_23fixp1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="indvars_iv12" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_56" to="indvar_flatten" fromId="56" toId="7">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i62" to="p_cast_cast_read" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="p_cast_cast" to="p_cast_cast_read" fromId="54" toId="8">
</dataflow>
<dataflow id="62" from="p_cast_cast_read" to="p_cast_cast_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="gmem" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="67" from="empty_6" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="72" from="empty_13" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="empty_10" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="empty" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="empty_13" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="86" from="empty_13" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="87" from="empty_13" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="93" from="indvar_flatten" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="96" from="indvars_iv12" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="97" from="indvar_flatten" to="indvar_flatten_load" fromId="7" toId="14">
</dataflow>
<dataflow id="98" from="indvar_flatten_load" to="exitcond_flatten" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="exitcond_flatten" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="indvar_flatten_load" to="indvar_flatten_next" fromId="14" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="indvar_flatten_next" fromId="102" toId="16">
</dataflow>
<dataflow id="104" from="exitcond_flatten" to="br_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="105" from="indvar_flatten_next" to="store_ln0" fromId="16" toId="18">
</dataflow>
<dataflow id="106" from="indvar_flatten" to="store_ln0" fromId="7" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="gmem" to="specbitsmap_ln0" fromId="53" toId="19">
</dataflow>
<dataflow id="110" from="gmem" to="gmem_addr" fromId="53" toId="20">
</dataflow>
<dataflow id="111" from="p_cast_cast_cast" to="gmem_addr" fromId="9" toId="20">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="21">
</dataflow>
<dataflow id="116" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="21">
</dataflow>
<dataflow id="119" from="p_str" to="specpipeline_ln0" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="indvars_iv12" to="indvars_iv12_load" fromId="6" toId="22">
</dataflow>
<dataflow id="121" from="indvars_iv12_load" to="exitcond1542" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_122" to="exitcond1542" fromId="122" toId="23">
</dataflow>
<dataflow id="124" from="exitcond1542" to="indvars_iv12_mid2" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_94" to="indvars_iv12_mid2" fromId="94" toId="24">
</dataflow>
<dataflow id="126" from="indvars_iv12_load" to="indvars_iv12_mid2" fromId="22" toId="24">
</dataflow>
<dataflow id="127" from="indvars_iv12_mid2" to="indvars_iv12_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="128" from="vla_u9_23fixp1" to="vla_u9_23fixp1_addr" fromId="55" toId="26">
</dataflow>
<dataflow id="130" from="StgValue_129" to="vla_u9_23fixp1_addr" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="indvars_iv12_cast" to="vla_u9_23fixp1_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="132" from="vla_u9_23fixp1_addr" to="vla_u9_23fixp1_load" fromId="26" toId="27">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="133" toId="28">
</dataflow>
<dataflow id="135" from="gmem_addr" to="gmem_addr_read" fromId="20" toId="28">
</dataflow>
<dataflow id="136" from="gmem_addr_read" to="empty_17" fromId="28" toId="29">
</dataflow>
<dataflow id="137" from="indvars_iv12_mid2" to="indvars_iv_next13" fromId="24" toId="30">
</dataflow>
<dataflow id="139" from="StgValue_138" to="indvars_iv_next13" fromId="138" toId="30">
</dataflow>
<dataflow id="140" from="indvars_iv_next13" to="store_ln0" fromId="30" toId="31">
</dataflow>
<dataflow id="141" from="indvars_iv12" to="store_ln0" fromId="6" toId="31">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="142" toId="32">
</dataflow>
<dataflow id="145" from="VITIS_LOOP_47_2_VITIS_LOOP_56_4_str" to="specloopname_ln0" fromId="144" toId="32">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="146" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty" fromId="148" toId="33">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty" fromId="148" toId="33">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty" fromId="148" toId="33">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="112" toId="34">
</dataflow>
<dataflow id="153" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="34">
</dataflow>
<dataflow id="154" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="34">
</dataflow>
<dataflow id="155" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="34">
</dataflow>
<dataflow id="156" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="34">
</dataflow>
<dataflow id="157" from="p_str" to="specpipeline_ln0" fromId="118" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="142" toId="35">
</dataflow>
<dataflow id="160" from="empty_11" to="specloopname_ln0" fromId="159" toId="35">
</dataflow>
<dataflow id="161" from="vla_u9_23fixp1_addr" to="vla_u9_23fixp1_load" fromId="26" toId="36">
</dataflow>
<dataflow id="162" from="vla_u9_23fixp1_load" to="tmp" fromId="36" toId="37">
</dataflow>
<dataflow id="163" from="empty_17" to="tmp" fromId="29" toId="37">
</dataflow>
<dataflow id="164" from="tmp" to="store_ln0" fromId="37" toId="38">
</dataflow>
<dataflow id="165" from="vla_u9_23fixp1_addr" to="store_ln0" fromId="26" toId="38">
</dataflow>
<dataflow id="166" from="exitcond_flatten" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="167" from="exitcond_flatten" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
