
div64.o:     file format elf32-littlearm


Disassembly of section .text.__div64_32:

00000000 <__div64_32>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4680      	mov	r8, r0
   6:	460c      	mov	r4, r1
   8:	e9d0 7600 	ldrd	r7, r6, [r0]
   c:	2500      	movs	r5, #0
   e:	42b1      	cmp	r1, r6
  10:	d831      	bhi.n	76 <__div64_32+0x76>
  12:	4630      	mov	r0, r6
  14:	f7ff fffe 	bl	0 <__aeabi_uidiv>
  18:	fb00 6614 	mls	r6, r0, r4, r6
  1c:	46ac      	mov	ip, r5
  1e:	2301      	movs	r3, #1
  20:	2200      	movs	r2, #0
  22:	e003      	b.n	2c <__div64_32+0x2c>
  24:	1924      	adds	r4, r4, r4
  26:	416d      	adcs	r5, r5
  28:	18db      	adds	r3, r3, r3
  2a:	4152      	adcs	r2, r2
  2c:	2c01      	cmp	r4, #1
  2e:	f175 0100 	sbcs.w	r1, r5, #0
  32:	db03      	blt.n	3c <__div64_32+0x3c>
  34:	42bc      	cmp	r4, r7
  36:	eb75 0106 	sbcs.w	r1, r5, r6
  3a:	d3f3      	bcc.n	24 <__div64_32+0x24>
  3c:	42a7      	cmp	r7, r4
  3e:	eb76 0105 	sbcs.w	r1, r6, r5
  42:	d307      	bcc.n	54 <__div64_32+0x54>
  44:	1b3f      	subs	r7, r7, r4
  46:	eb66 0605 	sbc.w	r6, r6, r5
  4a:	eb1c 0103 	adds.w	r1, ip, r3
  4e:	468c      	mov	ip, r1
  50:	eb40 0002 	adc.w	r0, r0, r2
  54:	085b      	lsrs	r3, r3, #1
  56:	0864      	lsrs	r4, r4, #1
  58:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
  5c:	0852      	lsrs	r2, r2, #1
  5e:	ea44 74c5 	orr.w	r4, r4, r5, lsl #31
  62:	ea53 0102 	orrs.w	r1, r3, r2
  66:	ea4f 0555 	mov.w	r5, r5, lsr #1
  6a:	d1e7      	bne.n	3c <__div64_32+0x3c>
  6c:	e9c8 c000 	strd	ip, r0, [r8]
  70:	4638      	mov	r0, r7
  72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  76:	46ac      	mov	ip, r5
  78:	4628      	mov	r0, r5
  7a:	e7d0      	b.n	1e <__div64_32+0x1e>
