#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 02 17:15:30 2016
# Process ID: 2176
# Log file: C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/vivado.log
# Journal file: C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/lab2-opt/mmm1/mmm1/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/lab2-opt/mmm1/mmm1/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/proj1_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 763.656 ; gain = 202.148
open_bd_design {C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:hls:obj_detector:1.0 - obj_detector_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 864.965 ; gain = 98.359
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Dec 02 17:25:19 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 02 17:25:19 2016...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 874.012 ; gain = 6.477
create_project project_2 C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_2 -part xc7z020clg484-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_2'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "design_1"
Wrote  : <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
set_property  ip_repo_paths  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:softmax:1.0 softmax_0
endgroup
set_property location {1 245 124} [get_bd_cells softmax_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 889.188 ; gain = 8.637
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 896.598 ; gain = 7.410
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins softmax_0/s_axi_AXILiteS]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 896.598 ; gain = 0.000
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</softmax_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 896.598 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins softmax_0/s_axi_control]
</softmax_0/s_axi_control/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
endgroup
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells softmax_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:softmax:1.0 softmax_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins softmax_0/s_axi_control]
</softmax_0/s_axi_control/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
report_ip_status -name ip_status 
set_property location {2 464 135} [get_bd_cells softmax_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip/component.xml. It will be created.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells softmax_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:softmax:1.0 softmax_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins softmax_0/s_axi_control]
</softmax_0/s_axi_control/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins softmax_0/inp_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins softmax_0/out_r_PORTA]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells softmax_0_bram]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells softmax_0_bram_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000[ 64K ]>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins axi_cdma_0/M_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins softmax_0_bram/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins softmax_0_bram_0/BRAM_PORTB]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
copy_bd_objs /  [get_bd_cells {axi_cdma_0}]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
connect_bd_intf_net [get_bd_intf_pins softmax_0_bram_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/S_AXI] [get_bd_intf_pins axi_cdma_1/M_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI] [get_bd_intf_pins axi_cdma_1/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_cdma_1/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_cdma_1/s_axi_lite_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
startgroup
endgroup
set_property top softmax [current_fileset]
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
set_property top asd [current_fileset]
launch_runs impl_1 -jobs 2
CRITICAL WARNING: [filemgmt 20-742] The top module "asd" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
close_project
create_project project_3 C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3 -part xc7z020clg484-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "design_1"
Wrote  : <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.781 ; gain = 0.309
set_property  ip_repo_paths  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:softmax:1.0 softmax_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins softmax_0/s_axi_control]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.438 ; gain = 6.656
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</softmax_0/s_axi_control/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.438 ; gain = 6.656
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins softmax_0/inp_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins softmax_0/out_r_PORTA]
endgroup
set_property location {3 945 514} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 1012 318} [get_bd_cells softmax_0_bram_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells softmax_0_bram_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells softmax_0_bram]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_cdma_0/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_cdma_0/s_axi_lite_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000[ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/softmax_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/softmax_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
ERROR: [BD 41-66] Error running apply_rule TCL procedure: The blk_mem_gen </softmax_0_bram> has no pins available for connections!
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:bram_cntlr was not applied to object BRAM_PORTB
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/softmax_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
set_property location {2.5 888 534} [get_bd_cells axi_cdma_0]
set_property location {4 1119 574} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 621 503} [get_bd_cells axi_cdma_0]
set_property location {2.5 1070 538} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 1004 548} [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
copy_bd_objs /  [get_bd_cells {axi_cdma_0}]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
set_property location {3.5 1261 691} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 581 607} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 1066 512} [get_bd_cells axi_bram_ctrl_1]
set_property location {4 1633 656} [get_bd_cells softmax_0_bram]
set_property location {3 1033 654} [get_bd_cells axi_cdma_0]
set_property location {3 1076 804} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins softmax_0_bram_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/S_AXI] [get_bd_intf_pins axi_cdma_1/M_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_cdma_1/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_cdma_1/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_cdma_1/s_axi_lite_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
make_wrapper -files [get_files C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_cdma_0/m_axi_aclk
/axi_cdma_1/m_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_GP1 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_GP1 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP1 {0}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_cdma_1/m_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_cdma_0/m_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
copy_bd_objs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.141 ; gain = 0.000
regenerate_bd_layout
set_property location {4 1169 637} [get_bd_cells axi_interconnect_1]
set_property -dict [list CONFIG.Component_Name {design_1_axi_interconnect_0_1}] [get_bd_cells axi_interconnect_1]
WARNING: [BD 5-263] Attempt to change 'Component_Name' on 'axi_interconnect_1' to 'design_1_axi_interconnect_0_1' is not allowed and is ignored.
delete_bd_objs [get_bd_intf_nets axi_cdma_1_M_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M01_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_1/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_cdma_1/s_axi_lite_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins softmax_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
make_wrapper -files [get_files C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1356] Address block </axi_cdma_1/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_cdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </axi_cdma_1/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_cdma_1/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/softmax_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/softmax_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1449.945 ; gain = 41.320
add_files -norecurse C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Address block </axi_cdma_1/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_cdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </axi_cdma_1/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_cdma_1/Data>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1467.707 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC0000000[ 8K ]>
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000[ 512M ]>
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </axi_cdma_1/Data> at <0xC0000000[ 8K ]>
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM }]
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_cdma_1/Data> at <0x00000000[ 512M ]>
assign_bd_address [get_bd_addr_segs {axi_cdma_1/S_AXI_LITE/Reg }]
</axi_cdma_1/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000[ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_cdma_0/S_AXI_LITE/Reg }]
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E210000[ 64K ]>
save_bd_design
Wrote  : <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
save_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1486.645 ; gain = 0.000
launch_runs impl_1 -jobs 2
WARNING: [BD 41-235] Width mismatch when connecting pin: '/softmax_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/softmax_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_softmax_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block softmax_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_softmax_0_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_softmax_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block softmax_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_softmax_0_bram_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_softmax_0_bram_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block softmax_0_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_cdma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_cdma_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/softmax_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/softmax_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_softmax_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block softmax_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_softmax_0_bram_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block softmax_0_bram .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_softmax_0_bram_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block softmax_0_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_ds_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_ds_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Dec 02 19:55:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/runme.log
[Fri Dec 02 19:55:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1513.113 ; gain = 26.469
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 02 21:51:41 2016] Launched impl_1...
Run output will be captured here: C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1541.938 ; gain = 0.000
file mkdir C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk
file copy -force C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/impl_1/design_1_wrapper.sysdef C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk -hwspec C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk -hwspec C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/impl_1/design_1_wrapper.sysdef C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk -hwspec C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk -hwspec C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
