Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan 14 19:06:17 2026
| Host         : LAPTOP-IVTTS1CK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAQUINA_EXP_timing_summary_routed.rpt -pb MAQUINA_EXP_timing_summary_routed.pb -rpx MAQUINA_EXP_timing_summary_routed.rpx -warn_on_violation
| Design       : MAQUINA_EXP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    56          
TIMING-18  Warning           Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (8)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: PRESC/s_counter_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.109        0.000                      0                  110        0.237        0.000                      0                  110        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.109        0.000                      0                  110        0.237        0.000                      0                  110        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 1.535ns (28.004%)  route 3.946ns (71.996%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 r  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 f  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          1.344     9.931    CTR/r_cuenta_reg[1]_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I0_O)        0.360    10.291 r  CTR/r_cuenta[0]_i_1/O
                         net (fo=1, routed)           0.506    10.797    CTR/r_cuenta[0]_i_1_n_0
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.938    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[0]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDCE (Setup_fdce_C_D)       -0.255    14.906    CTR/r_cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/timer_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.535ns (28.048%)  route 3.938ns (71.952%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 r  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 f  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          1.259     9.847    MAQ_ESTADOS/FSM_sequential_current_state_reg[1]_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I2_O)        0.360    10.207 r  MAQ_ESTADOS/timer_counter[27]_i_2/O
                         net (fo=1, routed)           0.582    10.789    MAQ_ESTADOS/p_1_in[27]
    SLICE_X4Y81          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.593    15.016    MAQ_ESTADOS/CLK
    SLICE_X4Y81          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[27]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.311    14.928    MAQ_ESTADOS/timer_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/timer_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.533ns (27.985%)  route 3.945ns (72.015%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 r  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 f  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          1.254     9.842    MAQ_ESTADOS/FSM_sequential_current_state_reg[1]_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I2_O)        0.358    10.200 r  MAQ_ESTADOS/timer_counter[25]_i_1/O
                         net (fo=1, routed)           0.594    10.794    MAQ_ESTADOS/p_1_in[25]
    SLICE_X4Y81          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.593    15.016    MAQ_ESTADOS/CLK
    SLICE_X4Y81          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[25]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.305    14.934    MAQ_ESTADOS/timer_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.507ns (27.520%)  route 3.969ns (72.480%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 r  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 r  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 f  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          1.352     9.939    CTR/r_cuenta_reg[1]_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I0_O)        0.332    10.271 r  CTR/r_cuenta[1]_i_1/O
                         net (fo=1, routed)           0.521    10.792    CTR/r_cuenta[1]_i_1_n_0
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.938    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[1]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDCE (Setup_fdce_C_D)       -0.045    15.116    CTR/r_cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_cuenta_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.507ns (28.429%)  route 3.794ns (71.571%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 r  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          0.977     9.564    CTR/r_cuenta_reg[1]_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.896 r  CTR/r_cuenta[4]_i_1/O
                         net (fo=5, routed)           0.720    10.617    CTR/r_cuenta[4]_i_1_n_0
    SLICE_X11Y78         FDCE                                         r  CTR/r_cuenta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.938    CTR/CLK
    SLICE_X11Y78         FDCE                                         r  CTR/r_cuenta_reg[4]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.956    CTR/r_cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_cuenta_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.507ns (29.475%)  route 3.606ns (70.525%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 r  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          0.977     9.564    CTR/r_cuenta_reg[1]_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.896 r  CTR/r_cuenta[4]_i_1/O
                         net (fo=5, routed)           0.532    10.428    CTR/r_cuenta[4]_i_1_n_0
    SLICE_X10Y77         FDCE                                         r  CTR/r_cuenta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513    14.936    CTR/CLK
    SLICE_X10Y77         FDCE                                         r  CTR/r_cuenta_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X10Y77         FDCE (Setup_fdce_C_CE)      -0.169    14.990    CTR/r_cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_cuenta_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.507ns (29.481%)  route 3.605ns (70.519%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 r  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          0.977     9.564    CTR/r_cuenta_reg[1]_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.896 r  CTR/r_cuenta[4]_i_1/O
                         net (fo=5, routed)           0.531    10.427    CTR/r_cuenta[4]_i_1_n_0
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.938    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[0]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDCE (Setup_fdce_C_CE)      -0.169    14.992    CTR/r_cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_cuenta_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.507ns (29.481%)  route 3.605ns (70.519%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 r  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          0.977     9.564    CTR/r_cuenta_reg[1]_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.896 r  CTR/r_cuenta[4]_i_1/O
                         net (fo=5, routed)           0.531    10.427    CTR/r_cuenta[4]_i_1_n_0
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.938    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[1]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDCE (Setup_fdce_C_CE)      -0.169    14.992    CTR/r_cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_cuenta_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.507ns (29.481%)  route 3.605ns (70.519%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 r  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          0.977     9.564    CTR/r_cuenta_reg[1]_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.896 r  CTR/r_cuenta[4]_i_1/O
                         net (fo=5, routed)           0.531    10.427    CTR/r_cuenta[4]_i_1_n_0
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.938    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[2]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDCE (Setup_fdce_C_CE)      -0.169    14.992    CTR/r_cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/timer_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/timer_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.507ns (29.460%)  route 3.608ns (70.540%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.713     5.316    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  MAQ_ESTADOS/timer_counter_reg[26]/Q
                         net (fo=4, routed)           0.989     6.823    MAQ_ESTADOS/timer_counter[26]
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.150     6.973 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8/O
                         net (fo=1, routed)           0.452     7.426    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.355     7.781 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5/O
                         net (fo=2, routed)           0.655     8.436    MAQ_ESTADOS/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.152     8.588 r  MAQ_ESTADOS/r_refresco_sel[1]_i_2/O
                         net (fo=42, routed)          0.607     9.195    MAQ_ESTADOS/FSM_sequential_current_state_reg[1]_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.332     9.527 r  MAQ_ESTADOS/timer_counter[27]_i_1/O
                         net (fo=28, routed)          0.904    10.431    MAQ_ESTADOS/timer_counter[27]_i_1_n_0
    SLICE_X7Y79          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.592    15.015    MAQ_ESTADOS/CLK
    SLICE_X7Y79          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[18]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y79          FDCE (Setup_fdce_C_CE)      -0.205    15.033    MAQ_ESTADOS/timer_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/timer_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.482%)  route 0.155ns (45.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.512    MAQ_ESTADOS/CLK
    SLICE_X4Y78          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/Q
                         net (fo=51, routed)          0.155     1.809    MAQ_ESTADOS/Q[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  MAQ_ESTADOS/timer_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.854    MAQ_ESTADOS/p_1_in[11]
    SLICE_X5Y78          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.027    MAQ_ESTADOS/CLK
    SLICE_X5Y78          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[11]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y78          FDCE (Hold_fdce_C_D)         0.091     1.616    MAQ_ESTADOS/timer_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/timer_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.323%)  route 0.156ns (45.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.512    MAQ_ESTADOS/CLK
    SLICE_X4Y78          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/Q
                         net (fo=51, routed)          0.156     1.810    MAQ_ESTADOS/Q[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.045     1.855 r  MAQ_ESTADOS/timer_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.855    MAQ_ESTADOS/p_1_in[13]
    SLICE_X5Y78          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.027    MAQ_ESTADOS/CLK
    SLICE_X5Y78          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[13]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y78          FDCE (Hold_fdce_C_D)         0.092     1.617    MAQ_ESTADOS/timer_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SYNC/ff1_refrescos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/ff2_refrescos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.090%)  route 0.194ns (57.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.510    SYNC/CLK
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_refrescos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  SYNC/ff1_refrescos_reg[1]/Q
                         net (fo=1, routed)           0.194     1.845    SYNC/ff1_refrescos[1]
    SLICE_X4Y77          FDCE                                         r  SYNC/ff2_refrescos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.026    SYNC/CLK
    SLICE_X4Y77          FDCE                                         r  SYNC/ff2_refrescos_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.060     1.585    SYNC/ff2_refrescos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SYNC/ff2_refrescos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/r_refresco_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.403%)  route 0.183ns (49.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.512    SYNC/CLK
    SLICE_X4Y77          FDCE                                         r  SYNC/ff2_refrescos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  SYNC/ff2_refrescos_reg[0]/Q
                         net (fo=1, routed)           0.183     1.836    SYNC/AUX3[0]
    SLICE_X7Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  SYNC/r_refresco_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    CTR/r_refresco_sel_reg[1]_0[0]
    SLICE_X7Y77          FDCE                                         r  CTR/r_refresco_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.026    CTR/CLK
    SLICE_X7Y77          FDCE                                         r  CTR/r_refresco_sel_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y77          FDCE (Hold_fdce_C_D)         0.091     1.616    CTR/r_refresco_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PRESC/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESC/s_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.483    PRESC/CLK
    SLICE_X52Y95         FDRE                                         r  PRESC/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  PRESC/s_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.746    PRESC/s_counter_reg_n_0_[10]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  PRESC/s_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    PRESC/s_counter_reg[8]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  PRESC/s_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     1.999    PRESC/CLK
    SLICE_X52Y95         FDRE                                         r  PRESC/s_counter_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    PRESC/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PRESC/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESC/s_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.483    PRESC/CLK
    SLICE_X52Y96         FDRE                                         r  PRESC/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  PRESC/s_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.746    PRESC/s_counter_reg_n_0_[14]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  PRESC/s_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    PRESC/s_counter_reg[12]_i_1_n_5
    SLICE_X52Y96         FDRE                                         r  PRESC/s_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     1.999    PRESC/CLK
    SLICE_X52Y96         FDRE                                         r  PRESC/s_counter_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    PRESC/s_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PRESC/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESC/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.483    PRESC/CLK
    SLICE_X52Y93         FDRE                                         r  PRESC/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  PRESC/s_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.746    PRESC/s_counter_reg_n_0_[2]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  PRESC/s_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    PRESC/s_counter_reg[0]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  PRESC/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     1.999    PRESC/CLK
    SLICE_X52Y93         FDRE                                         r  PRESC/s_counter_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    PRESC/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PRESC/s_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESC/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.483    PRESC/CLK
    SLICE_X52Y94         FDRE                                         r  PRESC/s_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  PRESC/s_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.746    PRESC/s_counter_reg_n_0_[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  PRESC/s_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    PRESC/s_counter_reg[4]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  PRESC/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     1.999    PRESC/CLK
    SLICE_X52Y94         FDRE                                         r  PRESC/s_counter_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    PRESC/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 SYNC/ff1_refrescos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/ff2_refrescos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.060%)  route 0.202ns (58.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.510    SYNC/CLK
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_refrescos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  SYNC/ff1_refrescos_reg[0]/Q
                         net (fo=1, routed)           0.202     1.854    SYNC/ff1_refrescos[0]
    SLICE_X4Y77          FDCE                                         r  SYNC/ff2_refrescos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.026    SYNC/CLK
    SLICE_X4Y77          FDCE                                         r  SYNC/ff2_refrescos_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.057     1.582    SYNC/ff2_refrescos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SYNC/ff2_monedas_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/moneda_prev_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.337%)  route 0.186ns (55.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.486    SYNC/CLK
    SLICE_X8Y80          FDCE                                         r  SYNC/ff2_monedas_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.148     1.634 r  SYNC/ff2_monedas_reg[2]/Q
                         net (fo=4, routed)           0.186     1.820    CTR/moneda_prev_reg[3]_0[2]
    SLICE_X11Y77         FDCE                                         r  CTR/moneda_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     1.998    CTR/CLK
    SLICE_X11Y77         FDCE                                         r  CTR/moneda_prev_reg[2]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X11Y77         FDCE (Hold_fdce_C_D)         0.017     1.535    CTR/moneda_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y77    CTR/moneda_prev_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y77    CTR/moneda_prev_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y77    CTR/moneda_prev_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y77    CTR/moneda_prev_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y79     CTR/r_cambio_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y78     CTR/r_cambio_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y79     CTR/r_cambio_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     CTR/r_cambio_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     CTR/r_cambio_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79     CTR/r_cambio_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79     CTR/r_cambio_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    CTR/moneda_prev_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79     CTR/r_cambio_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79     CTR/r_cambio_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/s_control_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGCTRL[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.136ns  (logic 4.233ns (41.758%)  route 5.903ns (58.242%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  CONTROL/s_control_reg[2][7]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CONTROL/s_control_reg[2][7]/Q
                         net (fo=5, routed)           0.988     1.407    CONTROL/s_control_reg[2][7]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.296     1.703 r  CONTROL/DIGCTRL_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.915     6.618    DIGCTRL_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.136 r  DIGCTRL_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.136    DIGCTRL[7]
    K2                                                                r  DIGCTRL[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_code_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.923ns  (logic 4.699ns (47.355%)  route 5.224ns (52.645%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  CONTROL/s_code_reg[2][4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CONTROL/s_code_reg[2][4]/Q
                         net (fo=1, routed)           1.090     1.568    CONTROL/s_code_reg[2][4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.295     1.863 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.064     2.927    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.152     3.079 r  CONTROL/g0_b3/O
                         net (fo=1, routed)           3.070     6.149    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774     9.923 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.923    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_code_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.542ns  (logic 4.688ns (49.133%)  route 4.854ns (50.867%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  CONTROL/s_code_reg[2][4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CONTROL/s_code_reg[2][4]/Q
                         net (fo=1, routed)           1.090     1.568    CONTROL/s_code_reg[2][4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.295     1.863 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.052     2.915    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.153     3.068 r  CONTROL/g0_b5/O
                         net (fo=1, routed)           2.712     5.780    SEGMENTOS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.762     9.542 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.542    SEGMENTOS[5]
    R10                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_code_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 4.474ns (48.731%)  route 4.707ns (51.269%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  CONTROL/s_code_reg[2][4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CONTROL/s_code_reg[2][4]/Q
                         net (fo=1, routed)           1.090     1.568    CONTROL/s_code_reg[2][4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.295     1.863 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           0.920     2.783    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  CONTROL/g0_b6/O
                         net (fo=1, routed)           2.697     5.604    SEGMENTOS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.181 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.181    SEGMENTOS[6]
    T10                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_code_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 4.664ns (51.162%)  route 4.452ns (48.838%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  CONTROL/s_code_reg[2][4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CONTROL/s_code_reg[2][4]/Q
                         net (fo=1, routed)           1.090     1.568    CONTROL/s_code_reg[2][4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.295     1.863 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.074     2.937    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.150     3.087 r  CONTROL/g0_b0/O
                         net (fo=1, routed)           2.288     5.375    SEGMENTOS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741     9.117 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.117    SEGMENTOS[0]
    L18                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_code_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 4.390ns (48.551%)  route 4.652ns (51.449%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  CONTROL/s_code_reg[2][4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CONTROL/s_code_reg[2][4]/Q
                         net (fo=1, routed)           1.090     1.568    CONTROL/s_code_reg[2][4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.295     1.863 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.052     2.915    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.124     3.039 r  CONTROL/g0_b4/O
                         net (fo=1, routed)           2.510     5.549    SEGMENTOS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.042 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.042    SEGMENTOS[4]
    K16                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_code_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 4.458ns (49.976%)  route 4.462ns (50.024%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  CONTROL/s_code_reg[2][4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CONTROL/s_code_reg[2][4]/Q
                         net (fo=1, routed)           1.090     1.568    CONTROL/s_code_reg[2][4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.295     1.863 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.074     2.937    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.124     3.061 r  CONTROL/g0_b1/O
                         net (fo=1, routed)           2.298     5.359    SEGMENTOS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.920 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.920    SEGMENTOS[1]
    T11                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_code_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 4.431ns (52.464%)  route 4.014ns (47.536%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  CONTROL/s_code_reg[2][4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CONTROL/s_code_reg[2][4]/Q
                         net (fo=1, routed)           1.090     1.568    CONTROL/s_code_reg[2][4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.295     1.863 f  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.064     2.927    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.124     3.051 r  CONTROL/g0_b2/O
                         net (fo=1, routed)           1.860     4.911    SEGMENTOS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.445 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.445    SEGMENTOS[2]
    P15                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_control_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGCTRL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.292ns (53.827%)  route 3.682ns (46.173%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  CONTROL/s_control_reg[1][3]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CONTROL/s_control_reg[1][3]/Q
                         net (fo=4, routed)           1.001     1.420    CONTROL/AUX11[12]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.299     1.719 r  CONTROL/DIGCTRL_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.681     4.400    DIGCTRL_OBUF[3]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.974 r  DIGCTRL_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.974    DIGCTRL[3]
    T9                                                                r  DIGCTRL[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_control_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGCTRL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.347ns (55.487%)  route 3.487ns (44.513%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  CONTROL/s_control_reg[1][0]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CONTROL/s_control_reg[1][0]/Q
                         net (fo=4, routed)           0.613     1.069    CONTROL/AUX11[9]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.150     1.219 r  CONTROL/DIGCTRL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874     4.093    DIGCTRL_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.741     7.834 r  DIGCTRL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.834    DIGCTRL[0]
    H15                                                               r  DIGCTRL[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/FSM_onehot_s_control_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/s_code_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.632%)  route 0.102ns (35.368%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  CONTROL/FSM_onehot_s_control_reg[0][4]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/FSM_onehot_s_control_reg[0][4]/Q
                         net (fo=6, routed)           0.102     0.243    CONTROL/s_control_reg[0]_7[4]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.288 r  CONTROL/s_code[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    CONTROL/s_code[0]_2[2]
    SLICE_X10Y80         FDRE                                         r  CONTROL/s_code_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_onehot_s_control_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/s_code_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.186%)  route 0.104ns (35.814%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  CONTROL/FSM_onehot_s_control_reg[0][4]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/FSM_onehot_s_control_reg[0][4]/Q
                         net (fo=6, routed)           0.104     0.245    CONTROL/s_control_reg[0]_7[4]
    SLICE_X10Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  CONTROL/s_code[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.290    CONTROL/s_code[0]_2[1]
    SLICE_X10Y80         FDRE                                         r  CONTROL/s_code_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_onehot_s_control_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/FSM_onehot_s_control_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.148ns (50.285%)  route 0.146ns (49.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE                         0.000     0.000 r  CONTROL/FSM_onehot_s_control_reg[2][2]/C
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CONTROL/FSM_onehot_s_control_reg[2][2]/Q
                         net (fo=7, routed)           0.146     0.294    CONTROL/s_control_reg[2]_8[2]
    SLICE_X10Y80         FDRE                                         r  CONTROL/FSM_onehot_s_control_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_s_control_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/s_code_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE                         0.000     0.000 r  CONTROL/FSM_sequential_s_control_reg[3][2]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/FSM_sequential_s_control_reg[3][2]/Q
                         net (fo=8, routed)           0.110     0.251    CTR/s_code_reg[3][4][2]
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.045     0.296 r  CTR/s_code[3][4]_i_1/O
                         net (fo=1, routed)           0.000     0.296    CONTROL/D[1]
    SLICE_X8Y81          FDRE                                         r  CONTROL/s_code_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_control_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/s_control_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  CONTROL/s_control_reg[1][7]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  CONTROL/s_control_reg[1][7]/Q
                         net (fo=4, routed)           0.077     0.205    CONTROL/AUX11[16]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.099     0.304 r  CONTROL/s_control[1][5]_i_1/O
                         net (fo=1, routed)           0.000     0.304    CONTROL/s_control[1][5]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  CONTROL/s_control_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_s_control_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/FSM_sequential_s_control_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE                         0.000     0.000 r  CONTROL/FSM_sequential_s_control_reg[3][0]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/FSM_sequential_s_control_reg[3][0]/Q
                         net (fo=8, routed)           0.122     0.263    CONTROL/Q[0]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.048     0.311 r  CONTROL/FSM_sequential_s_control[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    CONTROL/s_control[3]__0[1]
    SLICE_X8Y81          FDRE                                         r  CONTROL/FSM_sequential_s_control_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_control_reg[3][1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CONTROL/s_control_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE                         0.000     0.000 r  CONTROL/s_control_reg[3][1]/C
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  CONTROL/s_control_reg[3][1]/Q
                         net (fo=6, routed)           0.133     0.274    CONTROL/s_control_reg[3][1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  CONTROL/s_control[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    CONTROL/s_control[3]_6[2]
    SLICE_X2Y77          FDRE                                         r  CONTROL/s_control_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/s_control_reg[3][1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CONTROL/s_control_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE                         0.000     0.000 r  CONTROL/s_control_reg[3][1]/C
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  CONTROL/s_control_reg[3][1]/Q
                         net (fo=6, routed)           0.137     0.278    CONTROL/s_control_reg[3][1]
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  CONTROL/s_control[3][5]_i_1/O
                         net (fo=1, routed)           0.000     0.323    CONTROL/s_control[3]_6[5]
    SLICE_X2Y77          FDRE                                         r  CONTROL/s_control_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_s_control_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/FSM_sequential_s_control_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  CONTROL/FSM_sequential_s_control_reg[3][1]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CONTROL/FSM_sequential_s_control_reg[3][1]/Q
                         net (fo=8, routed)           0.115     0.279    CONTROL/Q[1]
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.045     0.324 r  CONTROL/FSM_sequential_s_control[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    CONTROL/s_control[3]__0[0]
    SLICE_X9Y81          FDRE                                         r  CONTROL/FSM_sequential_s_control_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_s_control_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/s_code_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.790%)  route 0.115ns (35.210%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  CONTROL/FSM_sequential_s_control_reg[3][1]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CONTROL/FSM_sequential_s_control_reg[3][1]/Q
                         net (fo=8, routed)           0.115     0.279    CONTROL/Q[1]
    SLICE_X9Y81          LUT5 (Prop_lut5_I2_O)        0.048     0.327 r  CONTROL/s_code[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    CONTROL/s_code[3]_0[1]
    SLICE_X9Y81          FDRE                                         r  CONTROL/s_code_reg[3][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.334ns  (logic 4.568ns (44.206%)  route 5.766ns (55.794%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.631     7.464    CONTROL/DIGCTRL[8][1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.064     8.652    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.804 r  CONTROL/g0_b3/O
                         net (fo=1, routed)           3.070    11.874    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    15.649 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.649    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 4.557ns (45.386%)  route 5.484ns (54.614%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.473     7.306    CONTROL/DIGCTRL[8][1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           1.299     8.729    CONTROL/sel[1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.153     8.882 r  CONTROL/g0_b5/O
                         net (fo=1, routed)           2.712    11.594    SEGMENTOS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.762    15.356 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.356    SEGMENTOS[5]
    R10                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIGCTRL[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 4.098ns (41.246%)  route 5.837ns (58.754%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.313    MAQ_ESTADOS/CLK
    SLICE_X4Y78          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[0]/Q
                         net (fo=51, routed)          0.922     6.690    CONTROL/DIGCTRL[8][0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.814 r  CONTROL/DIGCTRL_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.915    11.729    DIGCTRL_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.247 r  DIGCTRL_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.247    DIGCTRL[7]
    K2                                                                r  DIGCTRL[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.592ns  (logic 4.343ns (45.279%)  route 5.249ns (54.721%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.631     7.464    CONTROL/DIGCTRL[8][1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           0.920     8.508    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.124     8.632 r  CONTROL/g0_b6/O
                         net (fo=1, routed)           2.697    11.329    SEGMENTOS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.906 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.906    SEGMENTOS[6]
    T10                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 4.259ns (44.638%)  route 5.282ns (55.362%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.473     7.306    CONTROL/DIGCTRL[8][1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           1.299     8.729    CONTROL/sel[1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     8.853 r  CONTROL/g0_b4/O
                         net (fo=1, routed)           2.510    11.363    SEGMENTOS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.856 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.856    SEGMENTOS[4]
    K16                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.527ns  (logic 4.533ns (47.582%)  route 4.994ns (52.418%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.631     7.464    CONTROL/DIGCTRL[8][1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.074     8.662    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.150     8.812 r  CONTROL/g0_b0/O
                         net (fo=1, routed)           2.288    11.101    SEGMENTOS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    14.842 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.842    SEGMENTOS[0]
    L18                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.327ns (46.372%)  route 5.004ns (53.628%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.631     7.464    CONTROL/DIGCTRL[8][1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.074     8.662    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.124     8.786 r  CONTROL/g0_b1/O
                         net (fo=1, routed)           2.298    11.084    SEGMENTOS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.645 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.645    SEGMENTOS[1]
    T11                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.855ns  (logic 4.300ns (48.552%)  route 4.556ns (51.448%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.631     7.464    CONTROL/DIGCTRL[8][1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.588 f  CONTROL/g0_b0_i_5/O
                         net (fo=7, routed)           1.064     8.652    CONTROL/sel[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  CONTROL/g0_b2/O
                         net (fo=1, routed)           1.860    10.637    SEGMENTOS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.170 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.170    SEGMENTOS[2]
    P15                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIGCTRL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.830ns  (logic 4.411ns (49.951%)  route 4.419ns (50.049%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.545     7.378    CONTROL/DIGCTRL[8][1]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.530 r  CONTROL/DIGCTRL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874    10.404    DIGCTRL_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.741    14.145 r  DIGCTRL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.145    DIGCTRL[0]
    H15                                                               r  DIGCTRL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIGCTRL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 4.216ns (49.944%)  route 4.226ns (50.056%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.712     5.315    MAQ_ESTADOS/CLK
    SLICE_X2Y79          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  MAQ_ESTADOS/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.545     7.378    CONTROL/DIGCTRL[8][1]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.502 r  CONTROL/DIGCTRL_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.681    10.183    DIGCTRL_OBUF[3]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.757 r  DIGCTRL_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.757    DIGCTRL[3]
    T9                                                                r  DIGCTRL[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTR/r_cambio_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.190ns (55.183%)  route 0.154ns (44.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    CTR/CLK
    SLICE_X9Y79          FDCE                                         r  CTR/r_cambio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  CTR/r_cambio_reg[0]/Q
                         net (fo=2, routed)           0.154     1.781    CONTROL/s_code_reg[3][3]_0[0]
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.049     1.830 r  CONTROL/s_code[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    CONTROL/s_code[3]_0[0]
    SLICE_X9Y81          FDRE                                         r  CONTROL/s_code_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_cambio_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.224%)  route 0.216ns (53.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    CTR/CLK
    SLICE_X9Y79          FDCE                                         r  CTR/r_cambio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  CTR/r_cambio_reg[2]/Q
                         net (fo=4, routed)           0.216     1.843    CTR/AUX14[2]
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  CTR/s_code[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    CONTROL/D[0]
    SLICE_X9Y81          FDRE                                         r  CONTROL/s_code_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_cambio_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.209ns (46.646%)  route 0.239ns (53.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    CTR/CLK
    SLICE_X8Y79          FDCE                                         r  CTR/r_cambio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  CTR/r_cambio_reg[4]/Q
                         net (fo=5, routed)           0.239     1.888    CONTROL/s_code_reg[3][3]_0[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.045     1.933 r  CONTROL/s_code[3][3]_i_1/O
                         net (fo=1, routed)           0.000     1.933    CONTROL/s_code[3]_0[3]
    SLICE_X8Y81          FDRE                                         r  CONTROL/s_code_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.254ns (49.786%)  route 0.256ns (50.214%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.484    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  CTR/r_cuenta_reg[1]/Q
                         net (fo=22, routed)          0.202     1.851    CTR/AUX8[1]
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  CTR/s_code[1][0]_i_2/O
                         net (fo=1, routed)           0.054     1.950    CTR/s_code[1][0]_i_2_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.995 r  CTR/s_code[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.995    CONTROL/s_code_reg[1][2]_0[0]
    SLICE_X8Y77          FDRE                                         r  CONTROL/s_code_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_cambio_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.209ns (40.719%)  route 0.304ns (59.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    CTR/CLK
    SLICE_X8Y79          FDCE                                         r  CTR/r_cambio_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  CTR/r_cambio_reg[3]/Q
                         net (fo=5, routed)           0.304     1.954    CTR/r_cambio_reg[4]_0[2]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.999 r  CTR/s_code[3][4]_i_1/O
                         net (fo=1, routed)           0.000     1.999    CONTROL/D[1]
    SLICE_X8Y81          FDRE                                         r  CONTROL/s_code_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_refresco_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.098%)  route 0.315ns (62.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.512    CTR/CLK
    SLICE_X7Y77          FDCE                                         r  CTR/r_refresco_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  CTR/r_refresco_sel_reg[0]/Q
                         net (fo=21, routed)          0.315     1.969    CONTROL/s_code_reg[2][0]_0[0]
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.014 r  CONTROL/s_code[0][4]_i_1/O
                         net (fo=1, routed)           0.000     2.014    CONTROL/s_code[0]_2[4]
    SLICE_X10Y76         FDRE                                         r  CONTROL/s_code_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_refresco_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.186ns (35.471%)  route 0.338ns (64.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.512    CTR/CLK
    SLICE_X7Y77          FDCE                                         r  CTR/r_refresco_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141     1.653 f  CTR/r_refresco_sel_reg[0]/Q
                         net (fo=21, routed)          0.338     1.992    CTR/Q[0]
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  CTR/s_code[1][1]_i_1/O
                         net (fo=1, routed)           0.000     2.037    CONTROL/s_code_reg[1][2]_0[1]
    SLICE_X8Y78          FDRE                                         r  CONTROL/s_code_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.209ns (36.094%)  route 0.370ns (63.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.484    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  CTR/r_cuenta_reg[2]/Q
                         net (fo=21, routed)          0.370     2.018    CTR/AUX8[2]
    SLICE_X8Y78          LUT6 (Prop_lut6_I3_O)        0.045     2.063 r  CTR/s_code[1][2]_i_1/O
                         net (fo=1, routed)           0.000     2.063    CONTROL/s_code_reg[1][2]_0[2]
    SLICE_X8Y78          FDRE                                         r  CONTROL/s_code_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_cambio_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.185ns (30.656%)  route 0.418ns (69.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.484    CTR/CLK
    SLICE_X9Y78          FDCE                                         r  CTR/r_cambio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.625 r  CTR/r_cambio_reg[1]/Q
                         net (fo=5, routed)           0.418     2.044    CONTROL/s_code_reg[3][3]_0[1]
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.044     2.088 r  CONTROL/s_code[3][1]_i_1/O
                         net (fo=1, routed)           0.000     2.088    CONTROL/s_code[3]_0[1]
    SLICE_X9Y81          FDRE                                         r  CONTROL/s_code_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/r_cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/s_code_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.253ns (37.524%)  route 0.421ns (62.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.484    CTR/CLK
    SLICE_X10Y78         FDCE                                         r  CTR/r_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  CTR/r_cuenta_reg[1]/Q
                         net (fo=22, routed)          0.200     1.849    CTR/AUX8[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.894 r  CTR/s_code[1][4]_i_3/O
                         net (fo=1, routed)           0.221     2.115    CONTROL/s_code_reg[1][4]_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.044     2.159 r  CONTROL/s_code[1][4]_i_2/O
                         net (fo=1, routed)           0.000     2.159    CONTROL/s_code[1][4]_i_2_n_0
    SLICE_X9Y77          FDRE                                         r  CONTROL/s_code_reg[1][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/r_refresco_sel_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.873ns  (logic 1.631ns (23.732%)  route 5.242ns (76.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.902     6.873    CTR/r_cambio_reg[0]_0
    SLICE_X7Y77          FDCE                                         f  CTR/r_refresco_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589     5.012    CTR/CLK
    SLICE_X7Y77          FDCE                                         r  CTR/r_refresco_sel_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/r_refresco_sel_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.873ns  (logic 1.631ns (23.732%)  route 5.242ns (76.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.902     6.873    CTR/r_cambio_reg[0]_0
    SLICE_X7Y77          FDCE                                         f  CTR/r_refresco_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589     5.012    CTR/CLK
    SLICE_X7Y77          FDCE                                         r  CTR/r_refresco_sel_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/timer_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.873ns  (logic 1.631ns (23.732%)  route 5.242ns (76.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.902     6.873    MAQ_ESTADOS/RESET
    SLICE_X6Y77          FDCE                                         f  MAQ_ESTADOS/timer_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589     5.012    MAQ_ESTADOS/CLK
    SLICE_X6Y77          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/timer_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.873ns  (logic 1.631ns (23.732%)  route 5.242ns (76.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.902     6.873    MAQ_ESTADOS/RESET
    SLICE_X6Y77          FDCE                                         f  MAQ_ESTADOS/timer_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589     5.012    MAQ_ESTADOS/CLK
    SLICE_X6Y77          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/moneda_prev_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.631ns (23.991%)  route 5.168ns (76.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.828     6.799    CTR/r_cambio_reg[0]_0
    SLICE_X11Y77         FDCE                                         f  CTR/moneda_prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513     4.936    CTR/CLK
    SLICE_X11Y77         FDCE                                         r  CTR/moneda_prev_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/moneda_prev_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.631ns (23.991%)  route 5.168ns (76.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.828     6.799    CTR/r_cambio_reg[0]_0
    SLICE_X11Y77         FDCE                                         f  CTR/moneda_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513     4.936    CTR/CLK
    SLICE_X11Y77         FDCE                                         r  CTR/moneda_prev_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/moneda_prev_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.631ns (23.991%)  route 5.168ns (76.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.828     6.799    CTR/r_cambio_reg[0]_0
    SLICE_X11Y77         FDCE                                         f  CTR/moneda_prev_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513     4.936    CTR/CLK
    SLICE_X11Y77         FDCE                                         r  CTR/moneda_prev_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/moneda_prev_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.631ns (23.991%)  route 5.168ns (76.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.828     6.799    CTR/r_cambio_reg[0]_0
    SLICE_X11Y77         FDCE                                         f  CTR/moneda_prev_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513     4.936    CTR/CLK
    SLICE_X11Y77         FDCE                                         r  CTR/moneda_prev_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/r_cuenta_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.631ns (23.991%)  route 5.168ns (76.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.828     6.799    CTR/r_cambio_reg[0]_0
    SLICE_X10Y77         FDCE                                         f  CTR/r_cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513     4.936    CTR/CLK
    SLICE_X10Y77         FDCE                                         r  CTR/r_cuenta_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SYNC/ff2_monedas_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.631ns (23.991%)  route 5.168ns (76.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.339     4.846    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     4.970 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          1.828     6.799    SYNC/ff1_refrescos_reg[0]_0
    SLICE_X11Y77         FDCE                                         f  SYNC/ff2_monedas_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513     4.936    SYNC/CLK
    SLICE_X11Y77         FDCE                                         r  SYNC/ff2_monedas_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TIPO_MONEDA[2]
                            (input port)
  Destination:            SYNC/ff1_monedas_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.248ns (41.162%)  route 0.354ns (58.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  TIPO_MONEDA[2] (IN)
                         net (fo=0)                   0.000     0.000    TIPO_MONEDA[2]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TIPO_MONEDA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.354     0.602    SYNC/D[2]
    SLICE_X5Y81          FDCE                                         r  SYNC/ff1_monedas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.030    SYNC/CLK
    SLICE_X5Y81          FDCE                                         r  SYNC/ff1_monedas_reg[2]/C

Slack:                    inf
  Source:                 TIPO_MONEDA[3]
                            (input port)
  Destination:            SYNC/ff1_monedas_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.235ns (33.154%)  route 0.475ns (66.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  TIPO_MONEDA[3] (IN)
                         net (fo=0)                   0.000     0.000    TIPO_MONEDA[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  TIPO_MONEDA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.475     0.710    SYNC/D[3]
    SLICE_X4Y80          FDCE                                         r  SYNC/ff1_monedas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     2.029    SYNC/CLK
    SLICE_X4Y80          FDCE                                         r  SYNC/ff1_monedas_reg[3]/C

Slack:                    inf
  Source:                 TIPO_MONEDA[1]
                            (input port)
  Destination:            SYNC/ff1_monedas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.256ns (35.904%)  route 0.456ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  TIPO_MONEDA[1] (IN)
                         net (fo=0)                   0.000     0.000    TIPO_MONEDA[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  TIPO_MONEDA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.456     0.712    SYNC/D[1]
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_monedas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.859     2.024    SYNC/CLK
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_monedas_reg[1]/C

Slack:                    inf
  Source:                 TIPO_MONEDA[0]
                            (input port)
  Destination:            SYNC/ff1_monedas_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.254ns (35.424%)  route 0.462ns (64.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  TIPO_MONEDA[0] (IN)
                         net (fo=0)                   0.000     0.000    TIPO_MONEDA[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TIPO_MONEDA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.462     0.716    SYNC/D[0]
    SLICE_X0Y80          FDCE                                         r  SYNC/ff1_monedas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    SYNC/CLK
    SLICE_X0Y80          FDCE                                         r  SYNC/ff1_monedas_reg[0]/C

Slack:                    inf
  Source:                 PAGO
                            (input port)
  Destination:            SYNC/ff1_pago_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.244ns (29.587%)  route 0.582ns (70.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  PAGO (IN)
                         net (fo=0)                   0.000     0.000    PAGO
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PAGO_IBUF_inst/O
                         net (fo=1, routed)           0.582     0.826    SYNC/PAGO_IBUF
    SLICE_X4Y77          FDCE                                         r  SYNC/ff1_pago_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.026    SYNC/CLK
    SLICE_X4Y77          FDCE                                         r  SYNC/ff1_pago_reg/C

Slack:                    inf
  Source:                 TIPO_REFRESCO[0]
                            (input port)
  Destination:            SYNC/ff1_refrescos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.277ns (27.057%)  route 0.748ns (72.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  TIPO_REFRESCO[0] (IN)
                         net (fo=0)                   0.000     0.000    TIPO_REFRESCO[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TIPO_REFRESCO_IBUF[0]_inst/O
                         net (fo=1, routed)           0.748     1.025    SYNC/ff1_refrescos_reg[1]_0[0]
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_refrescos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.859     2.024    SYNC/CLK
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_refrescos_reg[0]/C

Slack:                    inf
  Source:                 TIPO_REFRESCO[1]
                            (input port)
  Destination:            SYNC/ff1_refrescos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.292ns (27.264%)  route 0.778ns (72.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  TIPO_REFRESCO[1] (IN)
                         net (fo=0)                   0.000     0.000    TIPO_REFRESCO[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  TIPO_REFRESCO_IBUF[1]_inst/O
                         net (fo=1, routed)           0.778     1.069    SYNC/ff1_refrescos_reg[1]_0[1]
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_refrescos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.859     2.024    SYNC/CLK
    SLICE_X4Y76          FDCE                                         r  SYNC/ff1_refrescos_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/timer_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.320ns (16.862%)  route 1.576ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.375     1.650    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.695 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          0.200     1.895    MAQ_ESTADOS/RESET
    SLICE_X3Y80          FDCE                                         f  MAQ_ESTADOS/timer_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    MAQ_ESTADOS/CLK
    SLICE_X3Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/timer_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.320ns (16.862%)  route 1.576ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.375     1.650    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.695 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          0.200     1.895    MAQ_ESTADOS/RESET
    SLICE_X3Y80          FDCE                                         f  MAQ_ESTADOS/timer_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    MAQ_ESTADOS/CLK
    SLICE_X3Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/timer_counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.320ns (16.862%)  route 1.576ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.375     1.650    MAQ_ESTADOS/RESET_IBUF
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.695 f  MAQ_ESTADOS/FSM_sequential_current_state[1]_i_2/O
                         net (fo=61, routed)          0.200     1.895    MAQ_ESTADOS/RESET
    SLICE_X2Y80          FDCE                                         f  MAQ_ESTADOS/timer_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    MAQ_ESTADOS/CLK
    SLICE_X2Y80          FDCE                                         r  MAQ_ESTADOS/timer_counter_reg[26]/C





