
---------- Begin Simulation Statistics ----------
final_tick                               1435692956000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 588697                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831588                       # Number of bytes of host memory used
host_op_rate                                  1022733                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3567.20                       # Real time elapsed on the host
host_tick_rate                               64530700                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3648297874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.230194                       # Number of seconds simulated
sim_ticks                                230194108750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       330283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        660670                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4858058                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     79522739                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     16346943                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     25746984                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      9400041                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      82606516                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       1109974                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2485574                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       292800968                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      192519480                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4858170                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         45442872                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    162452498                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          112                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    209769628                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1655949825                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    429149209                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.858681                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.584470                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    149082331     34.74%     34.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     35974450      8.38%     43.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     15082746      3.51%     46.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27741070      6.46%     53.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13319082      3.10%     56.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     10267255      2.39%     58.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4254353      0.99%     59.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     10975424      2.56%     62.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    162452498     37.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    429149209                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1280938691                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       468282                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       689167760                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           252887535                       # Number of loads committed
system.switch_cpus_1.commit.membars                48                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       498663      0.03%      0.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    569648004     34.40%     34.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101299      0.01%     34.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          202      0.00%     34.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    326122955     19.69%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           48      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           36      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      1151485      0.07%     54.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     54.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           72      0.00%     54.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      2496302      0.15%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            3      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    188997804     11.41%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp         8502      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     22743959      1.37%     67.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv     13823135      0.83%     67.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    149319934      9.02%     76.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt     13581485      0.82%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     42312783      2.56%     80.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10729768      0.65%     81.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    210574752     12.72%     93.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    103838634      6.27%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1655949825                       # Class of committed instruction
system.switch_cpus_1.commit.refs            367455937                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1655949825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.460388                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.460388                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    163756596                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1953058423                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       37292426                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       195321047                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4915195                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     58854725                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         300634978                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1076709                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         118421795                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               98112                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          82606516                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       115958911                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           451037312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         2988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          221                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1222359276                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1223                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       9830390                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.179428                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      4185940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     17456917                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.655062                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    460140032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.432205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.595104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      144723455     31.45%     31.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       21189637      4.61%     36.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18440863      4.01%     40.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       18218451      3.96%     44.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       11856808      2.58%     46.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14564375      3.17%     49.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10486963      2.28%     52.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       21738470      4.72%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      198921010     43.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    460140032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1759137231                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1175967707                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                248185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      6017416                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       54524248                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.915511                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          417335236                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        118421795                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      55758962                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    293117016                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          432                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       198298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    124664614                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1865859237                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    298913441                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     13680818                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1802655307                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       691457                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      2426060                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4915195                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      3518240                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       218529                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     35933279                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        24004                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        63243                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads     20889191                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     40229460                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     10096201                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        63243                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      5258536                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       758880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1921514652                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1773883252                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.581324                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1117021977                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.853016                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1777633189                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1316040720                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     409400214                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.172080                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.172080                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1881350      0.10%      0.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    666168846     36.68%     36.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       121387      0.01%     36.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          206      0.00%     36.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    330685174     18.21%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          418      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           49      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      1522550      0.08%     55.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     55.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          117      0.00%     55.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      2795486      0.15%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            6      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    189536424     10.44%     65.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp         8506      0.00%     65.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     23379608      1.29%     66.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv     13823632      0.76%     67.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    149709160      8.24%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt     13582620      0.75%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     67521677      3.72%     80.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     14928429      0.82%     81.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    236337659     13.01%     94.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    104332830      5.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1816336134                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1352617851                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2676109487                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1297620460                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1366754520                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          41438423                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.022814                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      10941786     26.40%     26.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     26.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     26.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       859626      2.07%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            1      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     28.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         8674      0.02%     28.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     28.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            1      0.00%     28.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc        34296      0.08%     28.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     28.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     28.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     28.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     28.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     28.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     28.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5036491     12.15%     40.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       489501      1.18%     41.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv        27704      0.07%     41.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     41.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      4038483      9.75%     51.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt        67512      0.16%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2406054      5.81%     57.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       752255      1.82%     59.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     12830276     30.96%     90.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite      3945763      9.52%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    503275356                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1461774399                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    476262792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    709073755                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1865858579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1816336134                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    209909317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3633172                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          546                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    285289269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    460140032                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.947355                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.979240                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    107579853     23.38%     23.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     30109719      6.54%     29.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     31806558      6.91%     36.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     35342797      7.68%     44.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     39667778      8.62%     53.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     41787773      9.08%     62.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     49897777     10.84%     73.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     41993947      9.13%     82.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     81953830     17.81%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    460140032                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.945227                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         115959096                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 551                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     56779341                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     18553034                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    293117016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    124664614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     543385998                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           27                       # number of misc regfile writes
system.switch_cpus_1.numCycles              460388217                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      78849149                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1640679464                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     40488157                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62850445                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     12128711                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      9689449                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4253401194                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1922088278                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1936629522                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       226828241                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      9259523                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4915195                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     86688341                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      295949958                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1822939657                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1465651409                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         8619                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          357                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       255465590                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          357                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2132308277                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3762780435                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  2747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10278258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        53708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19868120                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          53708                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1981744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       188368                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      3963438                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         188368                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             259514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       109005                       # Transaction distribution
system.membus.trans_dist::CleanEvict           221277                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70874                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        259514                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       991058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       991058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 991058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     28121152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     28121152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28121152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            330388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  330388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              330388                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1189198000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1763718250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1435692956000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1435692956000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9338433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5095690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3854                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6667107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          688396                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         688396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           251429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          251429                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9334579                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30134816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30146378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       493312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    859858048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              860351360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2176789                       # Total snoops (count)
system.tol2bus.snoopTraffic                  79770624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12455047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12401335     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53712      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12455047                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13787188000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14723211996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5791978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          359                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      7607806                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7608165                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          359                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      7607806                       # number of overall hits
system.l2.overall_hits::total                 7608165                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3495                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1978202                       # number of demand (read+write) misses
system.l2.demand_misses::total                1981697                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3495                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1978202                       # number of overall misses
system.l2.overall_misses::total               1981697                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    266074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  65958217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66224291000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    266074000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  65958217000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66224291000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         3854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      9586008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9589862                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         3854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      9586008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9589862                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.906850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.206363                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.206645                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.906850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.206363                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.206645                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 76129.899857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 33342.508500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 33417.970053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 76129.899857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 33342.508500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 33417.970053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1246416                       # number of writebacks
system.l2.writebacks::total                   1246416                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1978202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1981697                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1978202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1981697                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    248599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  56067207000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56315806000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    248599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  56067207000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56315806000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.906850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.206363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.206645                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.906850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.206363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.206645                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 71129.899857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 28342.508500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28417.970053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 71129.899857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 28342.508500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28417.970053                       # average overall mshr miss latency
system.l2.replacements                        1988424                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3849274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3849274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3849274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3849274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3854                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3854                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3854                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          572                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           572                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       688396                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               688396                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       688396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           688396                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       117432                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                117432                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       133997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              133997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   7993622500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7993622500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       251429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            251429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.532942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.532942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 59655.234819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59655.234819                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       133997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         133997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7323637500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7323637500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.532942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.532942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 54655.234819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54655.234819                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    266074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    266074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         3854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.906850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 76129.899857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76129.899857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    248599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    248599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.906850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 71129.899857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71129.899857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      7490374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7490374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1844205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1844205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  57964594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57964594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9334579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9334579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.197567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.197567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 31430.667686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31430.667686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1844205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1844205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  48743569500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48743569500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.197567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.197567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 26430.667686                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 26430.667686                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    19906743                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1992520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.990737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.982318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     6.127326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     5.375354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4070.515001                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.993778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1691                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 160933352                       # Number of tag accesses
system.l2.tags.data_accesses                160933352                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  19867544                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1988424                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       19868116                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          825                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1650484                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1651309                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          825                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1650484                       # number of overall hits
system.l3.overall_hits::total                 1651309                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2670                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       327718                       # number of demand (read+write) misses
system.l3.demand_misses::total                 330388                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2670                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       327718                       # number of overall misses
system.l3.overall_misses::total                330388                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    218826500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  26797526000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      27016352500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    218826500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  26797526000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     27016352500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3495                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1978202                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1981697                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3495                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1978202                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1981697                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.763948                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.165665                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.166720                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.763948                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.165665                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.166720                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 81957.490637                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81770.076712                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81771.591281                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 81957.490637                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81770.076712                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81771.591281                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              109005                       # number of writebacks
system.l3.writebacks::total                    109005                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2670                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       327718                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            330388                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2670                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       327718                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           330388                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    192126500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  23520346000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  23712472500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    192126500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  23520346000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  23712472500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.763948                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.165665                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.166720                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.763948                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.165665                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.166720                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 71957.490637                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71770.076712                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71771.591281                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 71957.490637                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71770.076712                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71771.591281                       # average overall mshr miss latency
system.l3.replacements                         392800                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1246416                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1246416                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1246416                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1246416                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       125850                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        125850                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data        63123                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 63123                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        70874                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               70874                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   5855750000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5855750000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       133997                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            133997                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.528922                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.528922                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82621.977030                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82621.977030                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        70874                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          70874                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   5147010000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5147010000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.528922                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.528922                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72621.977030                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72621.977030                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          825                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      1587361                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1588186                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         2670                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       256844                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          259514                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    218826500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  20941776000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  21160602500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3495                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      1844205                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1847700                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.763948                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.139271                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.140452                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 81957.490637                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 81535.001791                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 81539.348552                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         2670                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       256844                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       259514                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    192126500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  18373336000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  18565462500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.763948                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.139271                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.140452                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 71957.490637                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 71535.001791                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 71539.348552                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     5255885                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    425568                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     12.350282                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2838.507091                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         4.159382                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     10568.665661                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.478076                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2671.012435                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    38.939986                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 16646.237369                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.086624                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000127                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.322530                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.081513                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001188                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.508003                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         4998                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        27012                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  63807808                       # Number of tag accesses
system.l3.tags.data_accesses                 63807808                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   3837588                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims            392800                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        3963438                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1847700                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1355421                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1019120                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           133997                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          133997                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1847700                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5945135                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    206599232                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          392800                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6976320                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2374497                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.079330                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.270253                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2186129     92.07%     92.07% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 188368      7.93%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2374497                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3228135000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2972545500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       170880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     20973952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21144832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       170880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        170880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6976320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6976320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       327718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              330388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       109005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             109005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       742330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     91114200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91856530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       742330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           742330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       30306249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30306249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       30306249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       742330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     91114200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122162779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    109005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    327552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002485864500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              817959                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             102747                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      330388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     109005                       # Number of write requests accepted
system.mem_ctrls.readBursts                    330388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   109005                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6599                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3938256750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1651110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10129919250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11926.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30676.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232261                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72640                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                330388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               109005                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  287645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.294734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.060498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.307054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73061     54.40%     54.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24100     17.94%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16334     12.16%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5847      4.35%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3017      2.25%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2200      1.64%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1793      1.34%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1658      1.23%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6294      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134304                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.657697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.148603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           5061     79.18%     79.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          864     13.52%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          269      4.21%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          109      1.71%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           32      0.50%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           18      0.28%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           11      0.17%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            8      0.13%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            6      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.050063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.016897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3133     49.01%     49.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              128      2.00%     51.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2838     44.40%     95.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              266      4.16%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.39%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6392                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21134208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6974976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21144832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6976320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  230617729500                       # Total gap between requests
system.mem_ctrls.avgGap                     524855.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       170880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     20963328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6974976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 742330.031502163736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 91068047.370260953903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30300410.544281579554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       327718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       109005                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     82529750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  10047389500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5470348216250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     30910.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30658.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  50184378.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            472889340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            251346645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1203953940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          277354260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18171216960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47909475840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48049716000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       116335952985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.381974                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 124440751500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7686640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  98066717250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            486048360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            258337035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1153831140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          291542220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18171216960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50314762410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46024211520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       116699949645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.963233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 119143981250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7686640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 103363501250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1375293824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    145922545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    115953488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1637169857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1375293824                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    145922545                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    115953488                       # number of overall hits
system.cpu.icache.overall_hits::total      1637169857                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1139274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         5423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1144739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1139274                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         5423                       # number of overall misses
system.cpu.icache.overall_misses::total       1144739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2274500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    353930494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    356204994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2274500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    353930494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    356204994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1376433098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    145922587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    115958911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1638314596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1376433098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    145922587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    115958911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1638314596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000828                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000828                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000699                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54154.761905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 65264.704776                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   311.166994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54154.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 65264.704776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   311.166994                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2038                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.741935                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1142658                       # number of writebacks
system.cpu.icache.writebacks::total           1142658                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         1569                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1569                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         1569                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1569                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         3854                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3896                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         3854                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3896                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2253500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    272265995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    274519495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2253500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    272265995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    274519495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53654.761905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70645.042813                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70461.882700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53654.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70645.042813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70461.882700                       # average overall mshr miss latency
system.cpu.icache.replacements                1142658                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1375293824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    145922545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    115953488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1637169857                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1139274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         5423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1144739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    353930494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    356204994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1376433098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    145922587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    115958911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1638314596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000828                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54154.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 65264.704776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   311.166994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         1569                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1569                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         3854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2253500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    272265995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    274519495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53654.761905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70645.042813                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70461.882700                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984930                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1638313027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1143170                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1433.131579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.135879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     1.538905                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    51.310145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.003006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.100215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6554401554                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6554401554                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1638313027                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1143170                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1638314596                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    396040933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36561283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    327867613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        760469829                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    396068748                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36563377                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    327912734                       # number of overall hits
system.cpu.dcache.overall_hits::total       760544859                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6485590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1520610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     30344747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38350947                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6505436                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1524581                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     30348868                       # number of overall misses
system.cpu.dcache.overall_misses::total      38378885                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13810640997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 353728691918                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 367539332915                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13810640997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 353728691918                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 367539332915                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    402526523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     38081893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    358212360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    798820776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    402574184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     38087958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    358261602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    798923744                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.039930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.084712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.040028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.084711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9082.303153                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 11656.999214                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9583.579068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9058.646931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 11655.416338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9576.602679                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1918810                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            246808                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.774505                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6301943                       # number of writebacks
system.cpu.dcache.writebacks::total           6301943                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     20072424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20072427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     20072424                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20072427                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1520607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     10272323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11792930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1523650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     10274371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11798021                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13050212000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 123262578922                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 136312790922                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13385987000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 123382865922                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 136768852922                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.028677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.040003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.028678                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014767                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8582.238540                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 11999.484335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11558.856953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8785.473698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 12008.799947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11592.524960                       # average overall mshr miss latency
system.cpu.dcache.replacements               17566632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    251856751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     25620030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    214240114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       491716895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5998420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1421961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     29403847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      36824228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12443578997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 339729762000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 352173340997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    257855171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27041991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    243643961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    528541123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.052583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.120684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8750.998795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 11553.922247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9563.631341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     20071316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20071319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1421958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9332531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10754489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11732474500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 109739469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 121471944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.052583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.038304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8250.929001                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 11758.811141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11294.999139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144184182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10941253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    113627499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      268752934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       487170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        98649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       940900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1526719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1367062000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  13998929918                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15365991918                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144671352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11039902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    114568399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    270279653                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008936                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.008213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13857.839410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 14878.233519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10064.715195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        98649                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       939792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1038441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1317737500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  13523109422                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14840846922                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008936                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.008203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13357.839410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 14389.470672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14291.468578                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        27815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         2094                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data        45121                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         75030                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        19846                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3971                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data         4121                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        27938                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        47661                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         6065                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data        49242                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       102968                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.416399                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.654740                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.083689                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.271327                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         3043                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data         2048                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5091                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    335775000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data    120287000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    456062000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.501731                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.041591                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.049443                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 110343.411107                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 58733.886719                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89582.007464                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           778909044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17567144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.338968                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   392.510466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    37.396552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    82.086941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.766622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.073040                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.160326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3213262120                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3213262120                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         778909044                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     17567144                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              798923744                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435692956000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1100571068500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 335121887500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
