# Full-Adder-Verilog
 Full Adder Implementation using Verilog

Uses Logic Gates and a Half adder to create a Full adder

Includes a Test bench where you can run the full adder with all possible combinations.

Use

iverilog -o full_adder_test.vvp full_adder_test.v

vvp full_adder_test.vvp

gtkwave

Open the VCD File in GTKWave
