E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/NeuronController.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/NeuronController.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module NeuronController

Top level modules:
	NeuronController

} {} {}} E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/Multiplier.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/Multiplier.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Multiplier

Top level modules:
	Multiplier

} {} {}} E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/Neuron.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/Neuron.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Neuron

Top level modules:
	Neuron

} {} {}} E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/Adder.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Adder

Top level modules:
	Adder

} {} {}} E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/ReLU.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/ReLU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ReLU

Top level modules:
	ReLU

} {} {}} E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/LabelFinder.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/LabelFinder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module LabelFinder

Top level modules:
	LabelFinder

} {} {}} E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/MAC.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/MAC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MAC

Top level modules:
	MAC

} {} {}} E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/InputSelector.v {1 {vlog -work work -stats=none E:/UT/S5/CAD/CA4/trunk/MLP-Verilog/src/hdl/InputSelector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InputSelector

Top level modules:
	InputSelector

} {} {}}
