/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [7:0] _03_;
  wire [8:0] _04_;
  reg [6:0] _05_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [27:0] celloutsig_1_11z;
  wire [21:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_5z & celloutsig_1_6z[6]);
  assign celloutsig_1_5z = !(_00_ ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[163]) & (in_data[155] | celloutsig_1_0z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[24]) & (celloutsig_0_0z | in_data[31]));
  assign celloutsig_0_2z = in_data[57] | celloutsig_0_0z;
  assign celloutsig_0_55z = celloutsig_0_7z | celloutsig_0_20z[0];
  assign celloutsig_1_0z = ~(in_data[167] ^ in_data[168]);
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 8'h00;
    else _03_ <= celloutsig_0_3z;
  reg [5:0] _14_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _14_ <= 6'h00;
    else _14_ <= in_data[145:140];
  assign { _02_[5:3], _00_, _02_[1:0] } = _14_;
  reg [8:0] _15_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 9'h000;
    else _15_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _04_[8:7], _01_, _04_[5:0] } = _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= _03_[7:1];
  assign celloutsig_1_19z = { in_data[162:154], celloutsig_1_8z, celloutsig_1_4z } >= celloutsig_1_14z[12:0];
  assign celloutsig_0_7z = { _03_[2:0], celloutsig_0_1z } >= { _04_[4:2], celloutsig_0_0z };
  assign celloutsig_1_10z = ! { celloutsig_1_6z[6:3], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_8z = ! { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_20z = - { in_data[28:27], celloutsig_0_8z };
  assign celloutsig_1_4z = { _02_[4:3], _00_, _02_[1] } !== { in_data[180:179], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[106:105], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z } | in_data[191:184];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z } | { in_data[139:131], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, _02_[5:3], _00_, _02_[1:0], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_11z[24:12], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z } | { in_data[136:124], celloutsig_1_8z };
  assign celloutsig_0_16z = { _05_[6], _05_ } | { in_data[30:24], celloutsig_0_2z };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[104:97] };
  assign celloutsig_1_18z = { celloutsig_1_12z[15:9], celloutsig_1_2z } >> { in_data[106:101], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_54z = _03_[6:0] >>> celloutsig_0_16z[7:1];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z } >>> { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_6z[4], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, _02_[5:3], _00_, _02_[1:0], _02_[5:3], _00_, _02_[1:0], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z } >>> { in_data[108:104], celloutsig_1_7z, _02_[5:3], _00_, _02_[1:0], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[23:16] ~^ { in_data[78:75], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[32] & in_data[20]) | (in_data[92] & in_data[0]));
  assign celloutsig_1_7z = ~((celloutsig_1_4z & in_data[132]) | (celloutsig_1_6z[6] & celloutsig_1_4z));
  assign _02_[2] = _00_;
  assign _04_[6] = _01_;
  assign { out_data[135:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
