{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703926665737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703926665737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 14:27:45 2023 " "Processing started: Sat Dec 30 14:27:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703926665737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926665737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926665737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703926666003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703926666003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file line_follower1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower1 " "Found entity 1: line_follower1" {  } { { "line_follower1.bdf" "" { Schematic "/home/atharvak/E-yantra23/Line_Following/line_follower1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator1.v(40) " "Verilog HDL information at pwm_generator1.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator1.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703926674146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator1.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator1 " "Found entity 1: pwm_generator1" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator2.v(41) " "Verilog HDL information at pwm_generator2.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator2.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703926674147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator2.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator2 " "Found entity 1: pwm_generator2" {  } { { "pwm_generator2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Following.v 1 1 " "Found 1 design units, including 1 entities, in source file Line_Following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiate_LFA.v 1 1 " "Found 1 design units, including 1 entities, in source file instantiate_LFA.v" { { "Info" "ISGN_ENTITY_NAME" "1 instantiate_LFA " "Found entity 1: instantiate_LFA" {  } { { "instantiate_LFA.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2 " "Found entity 1: demux_2" {  } { { "demux_2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/demux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1 " "Found entity 1: demux_1" {  } { { "demux_1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "adc_controller.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/adc_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926674151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_scaling_pwm instantiate_LFA.v(35) " "Verilog HDL Implicit Net warning at instantiate_LFA.v(35): created implicit net for \"freq_scaling_pwm\"" {  } { { "instantiate_LFA.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_follower " "Elaborating entity \"line_follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703926674205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:b2v_inst " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:b2v_inst\"" {  } { { "line_follower.v" "b2v_inst" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Following Line_Following:b2v_inst2 " "Elaborating entity \"Line_Following\" for hierarchy \"Line_Following:b2v_inst2\"" {  } { { "line_follower.v" "b2v_inst2" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(65) " "Verilog HDL assignment warning at Line_Following.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703926674236 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_a Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m1_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674236 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_b Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m1_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674236 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_a Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m2_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674236 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_b Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m2_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674236 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"dc1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674236 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"dc2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "node Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"node\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1_R1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led1_R1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2_R2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led2_R2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3_R3 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led3_R3\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1_B1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led1_B1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2_B2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led2_B2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3_B3 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led3_B3\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1_G1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led1_G1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2_G2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led2_G2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3_G3 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led3_G3\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926674237 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3_G3 Line_Following.v(24) " "Inferred latch for \"led3_G3\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2_G2 Line_Following.v(24) " "Inferred latch for \"led2_G2\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1_G1 Line_Following.v(24) " "Inferred latch for \"led1_G1\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3_B3 Line_Following.v(24) " "Inferred latch for \"led3_B3\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2_B2 Line_Following.v(24) " "Inferred latch for \"led2_B2\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1_B1 Line_Following.v(24) " "Inferred latch for \"led1_B1\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3_R3 Line_Following.v(24) " "Inferred latch for \"led3_R3\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2_R2 Line_Following.v(24) " "Inferred latch for \"led2_R2\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1_R1 Line_Following.v(24) " "Inferred latch for \"led1_R1\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[0\] Line_Following.v(24) " "Inferred latch for \"node\[0\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674238 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[1\] Line_Following.v(24) " "Inferred latch for \"node\[1\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[2\] Line_Following.v(24) " "Inferred latch for \"node\[2\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[3\] Line_Following.v(24) " "Inferred latch for \"node\[3\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[0\] Line_Following.v(24) " "Inferred latch for \"dc2\[0\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[1\] Line_Following.v(24) " "Inferred latch for \"dc2\[1\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[2\] Line_Following.v(24) " "Inferred latch for \"dc2\[2\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[3\] Line_Following.v(24) " "Inferred latch for \"dc2\[3\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[0\] Line_Following.v(24) " "Inferred latch for \"dc1\[0\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[1\] Line_Following.v(24) " "Inferred latch for \"dc1\[1\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[2\] Line_Following.v(24) " "Inferred latch for \"dc1\[2\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[3\] Line_Following.v(24) " "Inferred latch for \"dc1\[3\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_b Line_Following.v(24) " "Inferred latch for \"m2_b\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_a Line_Following.v(24) " "Inferred latch for \"m2_a\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674239 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_b Line_Following.v(24) " "Inferred latch for \"m1_b\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674240 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_a Line_Following.v(24) " "Inferred latch for \"m1_a\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926674240 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1 demux_1:b2v_inst3 " "Elaborating entity \"demux_1\" for hierarchy \"demux_1:b2v_inst3\"" {  } { { "line_follower.v" "b2v_inst3" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_2 demux_2:b2v_inst4 " "Elaborating entity \"demux_2\" for hierarchy \"demux_2:b2v_inst4\"" {  } { { "line_follower.v" "b2v_inst4" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst5 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst5\"" {  } { { "line_follower.v" "b2v_inst5" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator1 pwm_generator1:b2v_inst6 " "Elaborating entity \"pwm_generator1\" for hierarchy \"pwm_generator1:b2v_inst6\"" {  } { { "line_follower.v" "b2v_inst6" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator2 pwm_generator2:b2v_inst7 " "Elaborating entity \"pwm_generator2\" for hierarchy \"pwm_generator2:b2v_inst7\"" {  } { { "line_follower.v" "b2v_inst7" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926674263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a824 " "Found entity 1: altsyncram_a824" {  } { { "db/altsyncram_a824.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/altsyncram_a824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926676791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926676791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ii " "Found entity 1: cntr_5ii" {  } { { "db/cntr_5ii.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_5ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926677528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926677528 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926678120 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1703926678286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.30.14:28:01 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl " "2023.12.30.14:28:01 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926681368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926682694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926682781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926683421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926683513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926683609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926683719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926683723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926683723 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1703926684371 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_hub sld_hub.vhd " "Entity \"sld_hub\" obtained from \"sld_hub.vhd\" instead of from Quartus Prime megafunction library" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 330 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1703926684616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/atharvak/Quartus/quartus/libraries/megafunctions/sld_hub.vhd 17 6 " "Found 17 design units, including 6 entities, in source file /home/atharvak/Quartus/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_hub_pack (altera_sld) " "Found design unit 1: sld_hub_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_hub_pack-body " "Found design unit 2: sld_hub_pack-body" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_jtag_hub_pack (altera_sld) " "Found design unit 3: sld_jtag_hub_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_hub_pack-body " "Found design unit 4: sld_jtag_hub_pack-body" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_pack (altera_sld) " "Found design unit 5: jtag_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 264 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sld_hub-rtl " "Found design unit 6: sld_hub-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_sld_fab_with_jtag_input-rtl " "Found design unit 7: alt_sld_fab_with_jtag_input-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 986 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_sld_fab_without_jtag_input-rtl " "Found design unit 8: alt_sld_fab_without_jtag_input-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1044 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sld_jtag_interface_mod-rtl " "Found design unit 9: sld_jtag_interface_mod-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sld_jtag_interface_mod_device_family_specific-rtl " "Found design unit 10: sld_jtag_interface_mod_device_family_specific-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1360 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sld_shadow_jsm-rtl " "Found design unit 11: sld_shadow_jsm-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1568 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Found entity 1: sld_hub" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_with_jtag_input " "Found entity 2: alt_sld_fab_with_jtag_input" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_sld_fab_without_jtag_input " "Found entity 3: alt_sld_fab_without_jtag_input" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_ENTITY_NAME" "4 sld_jtag_interface_mod " "Found entity 4: sld_jtag_interface_mod" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_ENTITY_NAME" "5 sld_jtag_interface_mod_device_family_specific " "Found entity 5: sld_jtag_interface_mod_device_family_specific" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""} { "Info" "ISGN_ENTITY_NAME" "6 sld_shadow_jsm " "Found entity 6: sld_shadow_jsm" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926684616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde63dadb7/alt_sld_fab.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926684730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926684859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926684861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926684970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926684970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926685105 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926685105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926685105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926685212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926685212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703926687221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1_R1 GND " "Pin \"led1_R1\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led1_R1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_G1 VCC " "Pin \"led1_G1\" is stuck at VCC" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led1_G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_B1 GND " "Pin \"led1_B1\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led1_B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_R2 GND " "Pin \"led2_R2\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led2_R2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_G2 VCC " "Pin \"led2_G2\" is stuck at VCC" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led2_G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_B2 GND " "Pin \"led2_B2\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led2_B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_R3 GND " "Pin \"led3_R3\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led3_R3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_G3 VCC " "Pin \"led3_G3\" is stuck at VCC" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led3_G3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_B3 GND " "Pin \"led3_B3\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|led3_B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703926687375 "|line_follower|B2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703926687375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926687456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/atharvak/E-yantra23/Line_Following/output_files/Line_Following.map.smsg " "Generated suppressed messages file /home/atharvak/E-yantra23/Line_Following/output_files/Line_Following.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926688081 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 41 269 0 0 228 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 41 of its 269 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 228 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1703926689216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703926689292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926689292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2416 " "Implemented 2416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703926689626 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703926689626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2275 " "Implemented 2275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703926689626 ""} { "Info" "ICUT_CUT_TM_RAMS" "118 " "Implemented 118 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1703926689626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703926689626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703926689643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 14:28:09 2023 " "Processing ended: Sat Dec 30 14:28:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703926689643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703926689643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703926689643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926689643 ""}
