{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720386397108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720386397108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 18:06:37 2024 " "Processing started: Sun Jul  7 18:06:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720386397108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386397108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386397108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720386397404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720386397404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "../../Camara/programador/programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402592 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "../../Camara/programador/programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/proyecto_final_dome/camara/programador/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gaspar/documents/github/proyecto_final_dome/camara/programador/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402593 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behav " "Found design unit 1: sram-behav" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402596 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contr-rtl " "Found design unit 1: contr-rtl" {  } { { "contr.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/contr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402598 ""} { "Info" "ISGN_ENTITY_NAME" "1 contr " "Found entity 1: contr" {  } { { "contr.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/contr.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_input_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capture_input_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Capture_Input_Controller-arch " "Found design unit 1: Capture_Input_Controller-arch" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Capture_Input_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Capture_Input_Controller " "Found entity 1: Capture_Input_Controller" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Capture_Input_Controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sram_CIC-rtl " "Found design unit 1: Sram_CIC-rtl" {  } { { "Sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402601 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sram_CIC " "Found entity 1: Sram_CIC" {  } { { "Sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sram_CIC_2-rtl " "Found design unit 1: Sram_CIC_2-rtl" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402602 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sram_CIC_2 " "Found entity 1: Sram_CIC_2" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cic_sram_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_BLOCK " "Found entity 1: CIC_SRAM_BLOCK" {  } { { "CIC_SRAM_BLOCK.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402605 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todo_junto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file todo_junto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Todo_junto " "Found entity 1: Todo_junto" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402606 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../../../intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect_3_FSM/decodificador.vhd " "Can't analyze file -- file ../../../../../../../intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect_3_FSM/decodificador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720386402608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_handler-rtl " "Found design unit 1: trigger_handler-rtl" {  } { { "trigger_handler.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/trigger_handler.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402610 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_handler " "Found entity 1: trigger_handler" {  } { { "trigger_handler.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/trigger_handler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/optativa_fpga/proyect_3_fsm/decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gaspar/documents/github/optativa_fpga/proyect_3_fsm/decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch " "Found design unit 1: decodificador-arch" {  } { { "../../../optativa_FPGA/Proyect_3_FSM/decodificador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect_3_FSM/decodificador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402611 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "../../../optativa_FPGA/Proyect_3_FSM/decodificador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect_3_FSM/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720386402611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Todo_junto " "Elaborating entity \"Todo_junto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720386402638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programador_controlador_block Programador_controlador_block:inst1 " "Elaborating entity \"Programador_controlador_block\" for hierarchy \"Programador_controlador_block:inst1\"" {  } { { "Todo_junto.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 336 416 576 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador Programador_controlador_block:inst1\|controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"Programador_controlador_block:inst1\|controlador:inst\"" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador Programador_controlador_block:inst1\|programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"Programador_controlador_block:inst1\|programador:inst1\"" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "Todo_junto.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 336 136 288 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_handler trigger_handler:inst5 " "Elaborating entity \"trigger_handler\" for hierarchy \"trigger_handler:inst5\"" {  } { { "Todo_junto.bdf" "inst5" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 464 96 280 576 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_SRAM_BLOCK CIC_SRAM_BLOCK:inst " "Elaborating entity \"CIC_SRAM_BLOCK\" for hierarchy \"CIC_SRAM_BLOCK:inst\"" {  } { { "Todo_junto.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 72 400 656 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram CIC_SRAM_BLOCK:inst\|sram:inst2 " "Elaborating entity \"sram\" for hierarchy \"CIC_SRAM_BLOCK:inst\|sram:inst2\"" {  } { { "CIC_SRAM_BLOCK.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_BLOCK.bdf" { { 160 1024 1288 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_RAM_STATE sram.vhd(35) " "Verilog HDL or VHDL warning at sram.vhd(35): object \"S_RAM_STATE\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720386402646 "|Block1|sram:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_READ sram.vhd(38) " "Verilog HDL or VHDL warning at sram.vhd(38): object \"S_READ\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720386402646 "|Block1|sram:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_N sram.vhd(45) " "VHDL Process Statement warning at sram.vhd(45): signal \"RESET_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720386402646 "|Block1|sram:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N sram.vhd(43) " "VHDL Process Statement warning at sram.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720386402646 "|Block1|sram:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N sram.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at sram.vhd(43)" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386402646 "|Block1|sram:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sram_CIC_2 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3 " "Elaborating entity \"Sram_CIC_2\" for hierarchy \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\"" {  } { { "CIC_SRAM_BLOCK.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_BLOCK.bdf" { { 192 744 952 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capture_Input_Controller CIC_SRAM_BLOCK:inst\|Capture_Input_Controller:inst " "Elaborating entity \"Capture_Input_Controller\" for hierarchy \"CIC_SRAM_BLOCK:inst\|Capture_Input_Controller:inst\"" {  } { { "CIC_SRAM_BLOCK.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_BLOCK.bdf" { { 240 464 680 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:inst3 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:inst3\"" {  } { { "Todo_junto.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 88 984 1176 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386402659 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[19\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[19\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[18\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[18\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[17\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[17\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[16\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[16\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[15\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[15\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[14\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[14\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[13\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[13\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[12\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[12\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[11\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[11\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[10\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[10\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[9\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[9\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[8\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[8\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[7\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[7\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[6\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[6\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[5\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[5\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[4\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[4\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[3\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[3\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[2\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[2\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[1\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[1\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[0\] " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|add\[0\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|reset_o " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|reset_o\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|r_w_O " "Converted tri-state buffer \"CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|r_w_O\" feeding internal logic into a wire" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720386402761 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1720386402761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Reset_camara VCC " "Pin \"Reset_camara\" is stuck at VCC" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 424 632 808 440 "Reset_camara" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720386402998 "|Todo_junto|Reset_camara"} { "Warning" "WMLS_MLS_STUCK_PIN" "Chip_enable GND " "Pin \"Chip_enable\" is stuck at GND" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 144 672 848 160 "Chip_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720386402998 "|Todo_junto|Chip_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output_enable VCC " "Pin \"Output_enable\" is stuck at VCC" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 160 672 848 176 "Output_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720386402998 "|Todo_junto|Output_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_enable GND " "Pin \"Write_enable\" is stuck at GND" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 176 672 848 192 "Write_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720386402998 "|Todo_junto|Write_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB VCC " "Pin \"UB\" is stuck at VCC" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 192 672 848 208 "UB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720386402998 "|Todo_junto|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB VCC " "Pin \"LB\" is stuck at VCC" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 208 672 848 224 "LB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720386402998 "|Todo_junto|LB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720386402998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720386403043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720386403262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720386403351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720386403351 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[7\] " "No output dependent on input pin \"Pixel_data\[7\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[6\] " "No output dependent on input pin \"Pixel_data\[6\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[5\] " "No output dependent on input pin \"Pixel_data\[5\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[4\] " "No output dependent on input pin \"Pixel_data\[4\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[3\] " "No output dependent on input pin \"Pixel_data\[3\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[2\] " "No output dependent on input pin \"Pixel_data\[2\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[1\] " "No output dependent on input pin \"Pixel_data\[1\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pixel_data\[0\] " "No output dependent on input pin \"Pixel_data\[0\]\"" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 224 168 336 240 "Pixel_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720386403383 "|Todo_junto|Pixel_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720386403383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720386403383 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720386403383 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720386403383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720386403383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720386403383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720386403398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 18:06:43 2024 " "Processing ended: Sun Jul  7 18:06:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720386403398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720386403398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720386403398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720386403398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720386404380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720386404380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 18:06:44 2024 " "Processing started: Sun Jul  7 18:06:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720386404380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720386404380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720386404380 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720386404472 ""}
{ "Info" "0" "" "Project  = Sram_CIC" {  } {  } 0 0 "Project  = Sram_CIC" 0 0 "Fitter" 0 0 1720386404473 ""}
{ "Info" "0" "" "Revision = Sram_CIC" {  } {  } 0 0 "Revision = Sram_CIC" 0 0 "Fitter" 0 0 1720386404473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720386404506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720386404506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sram_CIC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Sram_CIC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720386404512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720386404542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720386404542 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720386404752 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720386404756 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720386404856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720386404856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720386404857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720386404857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720386404857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720386404857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720386404857 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720386404857 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720386404858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sram_CIC.sdc " "Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720386405413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720386405414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720386405416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720386405417 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720386405417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720386405433 ""}  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 96 -96 72 112 "clk_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720386405433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "Automatically promoted node Programador_controlador_block:inst1\|controlador:inst\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720386405434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programador_controlador_block:inst1\|controlador:inst\|clk_int~0 " "Destination node Programador_controlador_block:inst1\|controlador:inst\|clk_int~0" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720386405434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720386405434 ""}  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720386405434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "Automatically promoted node CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720386405434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int~0 " "Destination node CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int~0" {  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720386405434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720386405434 ""}  } { { "Sram_CIC_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_2.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720386405434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "Automatically promoted node Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720386405434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programador_controlador_block:inst1\|controlador:inst\|clk_int_2~0 " "Destination node Programador_controlador_block:inst1\|controlador:inst\|clk_int_2~0" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720386405434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720386405434 ""}  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720386405434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst2\|clk_int  " "Automatically promoted node divisor:inst2\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720386405434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst2\|clk_int~0 " "Destination node divisor:inst2\|clk_int~0" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720386405434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_camara~output " "Destination node clk_camara~output" {  } { { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 360 632 808 376 "clk_camara" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720386405434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720386405434 ""}  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720386405434 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720386405600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720386405601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720386405601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720386405601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720386405602 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720386405603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720386405603 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720386405603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720386405620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1720386405620 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720386405620 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720386405687 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720386405690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720386406719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720386406815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720386406839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720386412501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720386412501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720386412672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720386414666 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720386414666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720386415173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720386415173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720386415176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720386415251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720386415261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720386415403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720386415403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720386415527 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720386415795 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[15\] a permanently disabled " "Pin DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[14\] a permanently disabled " "Pin DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[13\] a permanently disabled " "Pin DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[12\] a permanently disabled " "Pin DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[11\] a permanently disabled " "Pin DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[10\] a permanently disabled " "Pin DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[9\] a permanently disabled " "Pin DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[8\] a permanently disabled " "Pin DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[7\] a permanently disabled " "Pin DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[6\] a permanently disabled " "Pin DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[5\] a permanently disabled " "Pin DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[4\] a permanently disabled " "Pin DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[3\] a permanently disabled " "Pin DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[2\] a permanently disabled " "Pin DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[1\] a permanently disabled " "Pin DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[0\] a permanently disabled " "Pin DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "Todo_junto.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Todo_junto.bdf" { { 128 672 848 144 "DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720386415992 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1720386415992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/output_files/Sram_CIC.fit.smsg " "Generated suppressed messages file C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/output_files/Sram_CIC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720386416033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6307 " "Peak virtual memory: 6307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720386416214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 18:06:56 2024 " "Processing ended: Sun Jul  7 18:06:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720386416214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720386416214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720386416214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720386416214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720386417037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720386417037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 18:06:56 2024 " "Processing started: Sun Jul  7 18:06:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720386417037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720386417037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720386417037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720386417254 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720386418749 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720386418802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720386418953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 18:06:58 2024 " "Processing ended: Sun Jul  7 18:06:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720386418953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720386418953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720386418953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720386418953 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720386419530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720386419928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720386419928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 18:06:59 2024 " "Processing started: Sun Jul  7 18:06:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720386419928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720386419928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sram_CIC -c Sram_CIC " "Command: quartus_sta Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720386419928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720386420027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720386420148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720386420148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sram_CIC.sdc " "Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720386420448 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420449 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pixel_clk Pixel_clk " "create_clock -period 1.000 -name Pixel_clk Pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720386420449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " "create_clock -period 1.000 -name Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720386420449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Programador_controlador_block:inst1\|controlador:inst\|clk_int Programador_controlador_block:inst1\|controlador:inst\|clk_int " "create_clock -period 1.000 -name Programador_controlador_block:inst1\|controlador:inst\|clk_int Programador_controlador_block:inst1\|controlador:inst\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720386420449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst2\|clk_int divisor:inst2\|clk_int " "create_clock -period 1.000 -name divisor:inst2\|clk_int divisor:inst2\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720386420449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720386420449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " "create_clock -period 1.000 -name CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720386420449 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720386420449 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1720386420451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720386420452 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720386420452 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720386420459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720386420473 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720386420473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.359 " "Worst-case setup slack is -4.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.359             -94.955 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -4.359             -94.955 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.996             -14.390 divisor:inst2\|clk_int  " "   -2.996             -14.390 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334             -31.347 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -2.334             -31.347 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003             -23.680 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -2.003             -23.680 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -28.090 Pixel_clk  " "   -1.941             -28.090 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.755             -11.166 clk_50  " "   -1.755             -11.166 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk_50  " "    0.387               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "    0.403               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 divisor:inst2\|clk_int  " "    0.403               0.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "    0.404               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "    0.405               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 Pixel_clk  " "    0.502               0.000 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.795 " "Worst-case recovery slack is -1.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.795             -25.818 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -1.795             -25.818 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551             -32.231 Pixel_clk  " "   -1.551             -32.231 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -3.639 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -1.213              -3.639 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787              -8.637 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -0.787              -8.637 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.902 " "Worst-case removal slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "    0.902               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "    1.582               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.720               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "    1.720               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903               0.000 Pixel_clk  " "    1.903               0.000 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clk_50  " "   -3.000             -46.690 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.985 Pixel_clk  " "   -3.000             -29.985 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -1.285             -30.840 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -1.285             -29.555 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -1.285             -25.700 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 divisor:inst2\|clk_int  " "   -1.285             -14.135 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720386420623 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720386420623 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720386420627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720386420640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720386420786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720386420810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720386420817 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720386420817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.948 " "Worst-case setup slack is -3.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.948             -85.905 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -3.948             -85.905 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.653             -12.071 divisor:inst2\|clk_int  " "   -2.653             -12.071 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.082             -27.341 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -2.082             -27.341 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716             -19.509 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -1.716             -19.509 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628             -23.079 Pixel_clk  " "   -1.628             -23.079 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548              -6.961 clk_50  " "   -1.548              -6.961 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_50  " "    0.340               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 divisor:inst2\|clk_int  " "    0.354               0.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "    0.355               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "    0.355               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "    0.356               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Pixel_clk  " "    0.452               0.000 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.557 " "Worst-case recovery slack is -1.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557             -21.942 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -1.557             -21.942 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340             -27.920 Pixel_clk  " "   -1.340             -27.920 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015              -3.045 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -1.015              -3.045 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -6.216 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -0.619              -6.216 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.796 " "Worst-case removal slack is 0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "    0.796               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "    1.475               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.597               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "    1.597               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.796               0.000 Pixel_clk  " "    1.796               0.000 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clk_50  " "   -3.000             -46.690 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.985 Pixel_clk  " "   -3.000             -29.985 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -1.285             -30.840 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -1.285             -29.555 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -1.285             -25.700 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 divisor:inst2\|clk_int  " "   -1.285             -14.135 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386420835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386420835 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720386420947 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720386420947 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720386420952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720386420997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720386420999 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720386420999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.274 " "Worst-case setup slack is -2.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274             -49.860 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -2.274             -49.860 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.026              -2.942 divisor:inst2\|clk_int  " "   -1.026              -2.942 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -0.717 clk_50  " "   -0.596              -0.717 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -4.605 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -0.575              -4.605 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -3.521 Pixel_clk  " "   -0.465              -3.521 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -4.174 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -0.456              -4.174 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386421003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk_50  " "    0.175               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 divisor:inst2\|clk_int  " "    0.181               0.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "    0.182               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "    0.183               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "    0.183               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 Pixel_clk  " "    0.229               0.000 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386421009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.397 " "Worst-case recovery slack is -0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -3.672 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -0.397              -3.672 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -4.324 Pixel_clk  " "   -0.214              -4.324 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.480 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -0.160              -0.480 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "    0.064               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386421014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "    0.414               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "    0.774               0.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 Pixel_clk  " "    0.784               0.000 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "    0.784               0.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386421019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.150 clk_50  " "   -3.000             -39.150 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.719 Pixel_clk  " "   -3.000             -29.719 Pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int  " "   -1.000             -24.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int  " "   -1.000             -23.000 CIC_SRAM_BLOCK:inst\|Sram_CIC_2:inst3\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2  " "   -1.000             -20.000 Programador_controlador_block:inst1\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divisor:inst2\|clk_int  " "   -1.000             -11.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720386421023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720386421023 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720386421172 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720386421172 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720386421440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720386421441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720386421516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 18:07:01 2024 " "Processing ended: Sun Jul  7 18:07:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720386421516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720386421516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720386421516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720386421516 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1720386422389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720386422389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 18:07:02 2024 " "Processing started: Sun Jul  7 18:07:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720386422389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720386422389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720386422389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1720386422746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sram_CIC.vo C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/simulation/questa/ simulation " "Generated file Sram_CIC.vo in folder \"C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1720386422782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720386422799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 18:07:02 2024 " "Processing ended: Sun Jul  7 18:07:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720386422799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720386422799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720386422799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720386422799 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720386423399 ""}
