<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>CU Project Status (10/13/2011 - 16:29:50)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>CPU.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>CU</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc3s400-4ft256</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 12.4</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Balanced</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.unroutes'>All Signals Completely Routed</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Warnings</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentWarnings"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Synthesis Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/CU is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/CU.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/CU.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/CU/CPU_STRUCT is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/CU.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/CU.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ADR_ctl is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ADD_ctl.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADD_ctl.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ADR_ctl/Behavioral is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ADD_ctl.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADD_ctl.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ALU is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ALU.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ALU.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ALU/Behavioral is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ALU.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ALU.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/PC_ctl is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/PC_ctl.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/PC_ctl.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/PC_ctl/STRUCTURE is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/PC_ctl.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/PC_ctl.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/Reg is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/Register.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/Register.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/Reg/Behavioral is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/Register.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/Register.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/SR is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/SR.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/SR.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/SR/Behavioral is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/SR.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/SR.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ADDC is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ADDC.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADDC.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ADDC/addwc is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ADDC.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADDC.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ADD_R is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ADD_R.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADD_R.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/ADD_R/struct is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/ADD_R.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADD_R.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_AND is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_AND.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_AND.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_AND/bitand is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_AND.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_AND.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_NOT is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_NOT.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_NOT.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_NOT/bitnot is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_NOT.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_NOT.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_OR is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_OR.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_OR.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_OR/bitor is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_OR.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_OR.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_XOR is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_XOR.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_XOR.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/BIT_XOR/bitxor is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/BIT_XOR.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/BIT_XOR.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/NEG is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/NEG.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/NEG.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/NEG/neg is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/NEG.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/NEG.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/PC_REG is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/PC.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/PC.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/PC_REG/regar is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/PC.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/PC.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/SBB is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/SBB.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/SBB.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLParsers:3607: - Unit work/SBB/sbb is now defined in a different file. It was defined in "//maxwell/zjf10$/353/CPU/SBB.vhd", and is now defined in "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/SBB.vhd".</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/CU.vhd" line 207: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;opcode&gt;, &lt;ALU_out&gt;, &lt;ldd&gt;, &lt;ins_data&gt;, &lt;ADR_out&gt;, &lt;R_data_out2&gt;, &lt;dat_data&gt;, &lt;dat_ack&gt;, &lt;R_data_out1&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/PC_ctl.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;op&gt;, &lt;PC_ctl_in&gt;, &lt;REG_out&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/PC.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;PC_in&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/Register.vhd" line 60: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;SEL1&gt;, &lt;data_in&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADD_ctl.vhd" line 64: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;op&gt;, &lt;ADR_in&gt;, &lt;Curr_adr&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/ADD_R.vhd" line 45: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;SEL&gt;, &lt;ADD_in&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU/SR.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;SR_in&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r0&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r1&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r2&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r3&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r4&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r5&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r6&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 8-bit latch for signal &lt;r7&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 16-bit latch for signal &lt;SR_out&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;in2&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;INT_CARRY1&lt;8&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;in2&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;addnum&lt;8&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Map Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:266: - The function generator R_data_in_or00024 failed to merge with F5 multiplexer R_data_in_or0002_f5. There is a conflict for the GYMUX. The design will exhibit suboptimal timing.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Latches</TD>
<TD ALIGN=RIGHT>155</TD>
<TD ALIGN=RIGHT>7,168</TD>
<TD ALIGN=RIGHT>2%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>556</TD>
<TD ALIGN=RIGHT>7,168</TD>
<TD ALIGN=RIGHT>7%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>338</TD>
<TD ALIGN=RIGHT>3,584</TD>
<TD ALIGN=RIGHT>9%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>338</TD>
<TD ALIGN=RIGHT>338</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing unrelated logic</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>338</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>565</TD>
<TD ALIGN=RIGHT>7,168</TD>
<TD ALIGN=RIGHT>7%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>556</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as a route-thru</TD>
<TD ALIGN=RIGHT>9</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>92</TD>
<TD ALIGN=RIGHT>173</TD>
<TD ALIGN=RIGHT>53%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFGMUXs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>8</TD>
<TD ALIGN=RIGHT>12%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<TD ALIGN=RIGHT>3.39</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sat 6. Oct 11:43:46 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\_xmsgs/xst.xmsgs?&DataKey=Warning'>92 Warnings (37 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\_xmsgs/xst.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sat 6. Oct 11:43:58 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Sat 6. Oct 11:44:10 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\_xmsgs/map.xmsgs?&DataKey=Warning'>1 Warning (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\_xmsgs/map.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Sat 6. Oct 11:44:39 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\_xmsgs/par.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Sat 6. Oct 11:44:47 2012</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Sat 6. Oct 11:58:24 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\_xmsgs/bitgen.xmsgs?&DataKey=Info'>1 Info (1 new)</A></TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\isim.log'>ISIM Simulator Log</A></TD><TD>Current</TD><TD COLSPAN='2'>Sat 6. Oct 16:25:40 2012</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\CU_preroute.twr'>Post-Map Static Timing Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Sat 6. Oct 11:57:08 2012</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Sat 6. Oct 11:59:40 2012</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/All Other Files/Hardware/Research Project/CPU_IMPLEMENTATION/CPU\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Sat 6. Oct 11:59:49 2012</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 10/06/2012 - 17:01:25</center>
</BODY></HTML>