<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_s_p_i___type_def" xml:lang="en-US">
<title>SPI_TypeDef Struct Reference</title>
<indexterm><primary>SPI_TypeDef</primary></indexterm>
<para>

<para>Serial Peripheral Interface. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f407xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1ab0ec7102960640751d44e92ddac994f0">CR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1afdfa307571967afb1d97943e982b6586">CR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1ace450027b4b33f921dd8edd3425a717c">CRCPR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1ab4e4328504fd66285df8264d410deefd">TXCRCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_p_i___type_def_1ab9be89a916ee5904381e10da10e5e8e9">I2SPR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Serial Peripheral Interface. </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00710">710</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_s_p_i___type_def_1ab0ec7102960640751d44e92ddac994f0"/><section>
    <title>CR1</title>
<indexterm><primary>CR1</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR1</computeroutput></para>
<para>SPI control register 1 (not used in I2S mode), Address offset: 0x00 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00712">712</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1afdfa307571967afb1d97943e982b6586"/><section>
    <title>CR2</title>
<indexterm><primary>CR2</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR2</computeroutput></para>
<para>SPI control register 2, Address offset: 0x04 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00713">713</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1ace450027b4b33f921dd8edd3425a717c"/><section>
    <title>CRCPR</title>
<indexterm><primary>CRCPR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>CRCPR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CRCPR</computeroutput></para>
<para>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00716">716</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR</title>
<indexterm><primary>DR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>DR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DR</computeroutput></para>
<para>SPI data register, Address offset: 0x0C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00715">715</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1aa0c41c8883cb0812d6aaf956c393584b"/><section>
    <title>I2SCFGR</title>
<indexterm><primary>I2SCFGR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>I2SCFGR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t I2SCFGR</computeroutput></para>
<para>SPI_I2S configuration register, Address offset: 0x1C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00719">719</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1ab9be89a916ee5904381e10da10e5e8e9"/><section>
    <title>I2SPR</title>
<indexterm><primary>I2SPR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>I2SPR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t I2SPR</computeroutput></para>
<para>SPI_I2S prescaler register, Address offset: 0x20 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00720">720</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a2cf9dcd9008924334f20f0dc6b57042e"/><section>
    <title>RXCRCR</title>
<indexterm><primary>RXCRCR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RXCRCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t RXCRCR</computeroutput></para>
<para>SPI RX CRC register (not used in I2S mode), Address offset: 0x14 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00717">717</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>SPI status register, Address offset: 0x08 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00714">714</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1ab4e4328504fd66285df8264d410deefd"/><section>
    <title>TXCRCR</title>
<indexterm><primary>TXCRCR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>TXCRCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t TXCRCR</computeroutput></para>
<para>SPI TX CRC register (not used in I2S mode), Address offset: 0x18 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00718">718</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
