module test_program(CLOCK_50, SW0, LEDR, KEY);

	//inputs and outputs

	input CLOCK_50;
	input KEY;
	input SW0;

	output [3:0] LEDR;

	//reg and wire decl
	reg [27:0] count;
	wire reset_n;

	assign reset_n = KEY;

	always@(posedge CLOCK_50 or negedge reset_n)
	begin
		if(!reset_n)
			count = 0;
		else
			count = count + 1;
	end

	assign LEDR [2:0] = count[26:24];
	assign LEDR [3] = SW0;

endmodule