Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Fri Sep 20 14:06:27 2024
| Host             : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file APUF_Driver_power_routed.rpt -pb APUF_Driver_power_summary_routed.pb -rpx APUF_Driver_power_routed.rpx
| Design           : APUF_Driver
| Device           : xczu3eg-sbva484-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.183        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.958        |
| Device Static (W)        | 0.225        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 96.8         |
| Junction Temperature (C) | 28.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.155 |      118 |       --- |             --- |
|   LUT as Logic |     0.146 |       42 |     70560 |            0.06 |
|   Register     |     0.008 |       41 |    141120 |            0.03 |
|   BUFG         |    <0.001 |        1 |        24 |            4.17 |
|   Others       |     0.000 |       14 |       --- |             --- |
| Signals        |     0.472 |      131 |       --- |             --- |
| I/O            |     0.331 |       34 |        82 |           41.46 |
| Static Power   |     0.225 |          |           |                 |
| Total          |     1.183 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.790 |       0.740 |      0.049 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.134 |       0.107 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.049 |       0.023 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.109 |       0.109 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| APUF_Driver                         |     0.958 |
|   APUF_TEST_UNIT                    |     0.243 |
|     FIRST_SWITCH_BLOCK              |     0.039 |
|       EQUAL_PATHS[0].EQUAL_PATH_MUX |     0.001 |
|       EQUAL_PATHS[2].EQUAL_PATH_MUX |     0.003 |
|       EQUAL_PATHS[3].EQUAL_PATH_MUX |     0.001 |
|       PERMUTATION_COMPONENT         |     0.032 |
|     SWITCH_BLOCKS[1].SWITCH_BLOCK   |     0.044 |
|       EQUAL_PATHS[0].EQUAL_PATH_MUX |     0.001 |
|       EQUAL_PATHS[1].EQUAL_PATH_MUX |     0.002 |
|       EQUAL_PATHS[2].EQUAL_PATH_MUX |     0.003 |
|       EQUAL_PATHS[3].EQUAL_PATH_MUX |     0.001 |
|       PERMUTATION_COMPONENT         |     0.037 |
|     SWITCH_BLOCKS[2].SWITCH_BLOCK   |     0.038 |
|       EQUAL_PATHS[0].EQUAL_PATH_MUX |     0.002 |
|       EQUAL_PATHS[1].EQUAL_PATH_MUX |     0.001 |
|       EQUAL_PATHS[2].EQUAL_PATH_MUX |     0.002 |
|       EQUAL_PATHS[3].EQUAL_PATH_MUX |     0.001 |
|       PERMUTATION_COMPONENT         |     0.030 |
|     SWITCH_BLOCKS[3].SWITCH_BLOCK   |     0.060 |
|       EQUAL_PATHS[0].EQUAL_PATH_MUX |     0.002 |
|       EQUAL_PATHS[1].EQUAL_PATH_MUX |     0.003 |
|       EQUAL_PATHS[2].EQUAL_PATH_MUX |     0.002 |
|       EQUAL_PATHS[3].EQUAL_PATH_MUX |     0.002 |
|       PERMUTATION_COMPONENT         |     0.051 |
|     SWITCH_BLOCKS[4].SWITCH_BLOCK   |     0.061 |
|       EQUAL_PATHS[0].EQUAL_PATH_MUX |     0.003 |
|       EQUAL_PATHS[1].EQUAL_PATH_MUX |     0.003 |
|       EQUAL_PATHS[2].EQUAL_PATH_MUX |     0.003 |
|       EQUAL_PATHS[3].EQUAL_PATH_MUX |     0.002 |
|       PERMUTATION_COMPONENT         |     0.051 |
|   challenge_IBUF[0]_inst            |     0.016 |
|   challenge_IBUF[10]_inst           |     0.016 |
|   challenge_IBUF[11]_inst           |     0.016 |
|   challenge_IBUF[12]_inst           |     0.016 |
|   challenge_IBUF[13]_inst           |     0.016 |
|   challenge_IBUF[14]_inst           |     0.017 |
|   challenge_IBUF[15]_inst           |     0.016 |
|   challenge_IBUF[16]_inst           |     0.017 |
|   challenge_IBUF[17]_inst           |     0.016 |
|   challenge_IBUF[18]_inst           |     0.017 |
|   challenge_IBUF[19]_inst           |     0.016 |
|   challenge_IBUF[1]_inst            |     0.015 |
|   challenge_IBUF[20]_inst           |     0.017 |
|   challenge_IBUF[21]_inst           |     0.017 |
|   challenge_IBUF[22]_inst           |     0.017 |
|   challenge_IBUF[23]_inst           |     0.017 |
|   challenge_IBUF[24]_inst           |     0.017 |
|   challenge_IBUF[2]_inst            |     0.015 |
|   challenge_IBUF[3]_inst            |     0.015 |
|   challenge_IBUF[4]_inst            |     0.015 |
|   challenge_IBUF[5]_inst            |     0.015 |
|   challenge_IBUF[6]_inst            |     0.015 |
|   challenge_IBUF[7]_inst            |     0.016 |
|   challenge_IBUF[8]_inst            |     0.016 |
|   challenge_IBUF[9]_inst            |     0.015 |
|   clk_IBUF_inst                     |     0.004 |
+-------------------------------------+-----------+


