// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module channel_gen_pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] exp;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [0:0] p_Result_16_fu_267_p3;
reg   [0:0] p_Result_16_reg_1273;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] p_Result_16_reg_1273_pp0_iter1_reg;
reg   [0:0] p_Result_16_reg_1273_pp0_iter2_reg;
reg   [0:0] p_Result_16_reg_1273_pp0_iter3_reg;
reg   [0:0] p_Result_16_reg_1273_pp0_iter4_reg;
wire   [0:0] y_is_0_fu_299_p2;
reg   [0:0] y_is_0_reg_1280;
reg   [0:0] y_is_0_reg_1280_pp0_iter1_reg;
reg   [0:0] y_is_0_reg_1280_pp0_iter2_reg;
reg   [0:0] y_is_0_reg_1280_pp0_iter3_reg;
reg   [0:0] y_is_0_reg_1280_pp0_iter4_reg;
wire   [0:0] icmp_ln1003_fu_305_p2;
reg   [0:0] icmp_ln1003_reg_1286;
reg   [0:0] icmp_ln1003_reg_1286_pp0_iter1_reg;
reg   [0:0] icmp_ln1003_reg_1286_pp0_iter2_reg;
reg   [0:0] icmp_ln1003_reg_1286_pp0_iter3_reg;
reg   [0:0] icmp_ln1003_reg_1286_pp0_iter4_reg;
wire   [0:0] icmp_ln1003_1_fu_311_p2;
reg   [0:0] icmp_ln1003_1_reg_1292;
reg   [0:0] icmp_ln1003_1_reg_1292_pp0_iter1_reg;
reg   [0:0] icmp_ln1003_1_reg_1292_pp0_iter2_reg;
reg   [0:0] icmp_ln1003_1_reg_1292_pp0_iter3_reg;
reg   [0:0] icmp_ln1003_1_reg_1292_pp0_iter4_reg;
wire  signed [121:0] m_frac_l_V_fu_343_p2;
reg  signed [121:0] m_frac_l_V_reg_1298;
reg  signed [121:0] m_frac_l_V_reg_1298_pp0_iter1_reg;
reg  signed [121:0] m_frac_l_V_reg_1298_pp0_iter2_reg;
reg  signed [121:0] m_frac_l_V_reg_1298_pp0_iter3_reg;
reg  signed [121:0] m_frac_l_V_reg_1298_pp0_iter4_reg;
reg   [0:0] p_Result_18_reg_1303;
reg   [0:0] p_Result_18_reg_1303_pp0_iter1_reg;
reg   [58:0] trunc_ln_reg_1313;
reg   [58:0] trunc_ln_reg_1313_pp0_iter1_reg;
reg   [58:0] trunc_ln_reg_1313_pp0_iter2_reg;
wire   [0:0] icmp_ln657_fu_569_p2;
reg   [0:0] icmp_ln657_reg_1318;
reg   [0:0] icmp_ln657_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln657_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln657_reg_1318_pp0_iter3_reg;
reg   [0:0] icmp_ln657_reg_1318_pp0_iter4_reg;
wire   [0:0] icmp_ln1506_fu_575_p2;
reg   [0:0] icmp_ln1506_reg_1323;
reg   [0:0] icmp_ln1506_reg_1323_pp0_iter1_reg;
reg   [0:0] icmp_ln1506_reg_1323_pp0_iter2_reg;
reg   [0:0] icmp_ln1506_reg_1323_pp0_iter3_reg;
reg   [0:0] icmp_ln1506_reg_1323_pp0_iter4_reg;
wire  signed [12:0] ret_V_8_fu_631_p3;
reg  signed [12:0] ret_V_8_reg_1333;
reg  signed [12:0] ret_V_8_reg_1333_pp0_iter4_reg;
reg   [7:0] m_diff_hi_V_reg_1339;
wire   [7:0] Z2_V_fu_674_p4;
reg   [7:0] Z2_V_reg_1344;
wire   [7:0] Z3_V_fu_684_p4;
reg   [7:0] Z3_V_reg_1350;
wire   [34:0] Z4_fu_694_p1;
reg   [34:0] Z4_reg_1355;
reg   [49:0] exp_Z1P_m_1_V_reg_1380;
wire   [63:0] zext_ln527_1_fu_708_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln527_2_fu_713_p1;
wire   [63:0] zext_ln527_3_fu_718_p1;
wire   [63:0] zext_ln527_fu_723_p1;
wire   [63:0] data_V_fu_263_p1;
wire   [10:0] tmp_37_fu_275_p4;
wire   [11:0] zext_ln510_fu_289_p1;
wire   [51:0] tmp_38_fu_285_p1;
wire   [53:0] p_Result_17_fu_317_p3;
wire   [53:0] e_frac_V_1_fu_325_p2;
wire  signed [53:0] e_frac_V_2_fu_331_p3;
wire   [68:0] m_frac_l_V_fu_343_p1;
wire  signed [11:0] m_exp_fu_293_p2;
wire  signed [10:0] sub_ln1364_fu_365_p2;
wire   [0:0] isNeg_fu_357_p3;
wire  signed [11:0] sext_ln1364_fu_371_p1;
wire   [11:0] ush_fu_375_p3;
wire  signed [31:0] sext_ln1340_fu_383_p1;
wire   [121:0] sext_ln1340cast_fu_391_p1;
wire   [121:0] r_V_fu_395_p2;
wire  signed [130:0] sext_ln568_fu_349_p1;
wire   [130:0] zext_ln1340_fu_387_p1;
wire   [130:0] r_V_1_fu_405_p2;
wire  signed [129:0] sext_ln1339_fu_401_p1;
wire   [129:0] trunc_ln1339_1_fu_411_p1;
wire   [129:0] m_fix_l_fu_415_p3;
wire   [129:0] zext_ln1306_fu_423_p1;
wire   [129:0] r_V_2_fu_427_p2;
wire   [129:0] r_V_3_fu_433_p2;
wire  signed [31:0] sext_ln1306_fu_455_p1;
wire   [130:0] zext_ln1306_1_fu_459_p1;
wire   [130:0] r_V_5_fu_463_p2;
wire   [0:0] isNeg_1_fu_473_p3;
wire   [11:0] ush_2_fu_481_p3;
wire  signed [31:0] sext_ln1306_1_fu_489_p1;
wire   [130:0] zext_ln1306_2_fu_493_p1;
wire   [130:0] r_V_6_fu_497_p2;
wire   [121:0] sext_ln1306_1cast_fu_507_p1;
wire   [121:0] r_V_7_fu_511_p2;
wire   [129:0] trunc_ln1305_fu_503_p1;
wire  signed [129:0] sext_ln1305_fu_517_p1;
wire   [0:0] tmp_28_fu_447_p3;
wire   [129:0] r_V_8_fu_521_p3;
wire   [129:0] trunc_ln1339_2_fu_469_p1;
wire   [129:0] select_ln578_fu_529_p3;
wire  signed [15:0] m_fix_hi_V_fu_537_p4;
wire   [129:0] r_V_17_fu_439_p3;
wire  signed [129:0] sext_ln568_1_fu_353_p1;
wire  signed [18:0] rhs_fu_581_p3;
wire  signed [30:0] grp_fu_1262_p3;
wire   [17:0] trunc_ln856_fu_608_p1;
wire   [12:0] ret_V_cast_fu_592_p4;
wire   [0:0] icmp_ln856_fu_611_p2;
wire   [12:0] ret_V_fu_617_p2;
wire   [0:0] p_Result_s_fu_601_p3;
wire   [12:0] select_ln855_fu_623_p3;
wire   [70:0] r_V_12_fu_643_p2;
wire   [58:0] trunc_ln666_1_fu_649_p4;
wire   [58:0] m_diff_V_fu_659_p2;
wire   [7:0] Z4_ind_fu_698_p4;
wire   [9:0] r_fu_727_p4;
wire   [35:0] zext_ln666_fu_737_p1;
wire   [35:0] zext_ln666_1_fu_740_p1;
wire   [42:0] ret_V_10_fu_750_p4;
wire   [35:0] ret_V_9_fu_744_p2;
wire   [42:0] r_V_14_fu_771_p0;
wire   [35:0] r_V_14_fu_771_p1;
wire   [78:0] r_V_14_fu_771_p2;
wire   [19:0] trunc_ln666_4_fu_777_p4;
wire   [35:0] zext_ln666_2_fu_787_p1;
wire   [35:0] add_ln666_fu_791_p2;
wire   [43:0] zext_ln666_3_fu_797_p1;
wire   [43:0] zext_ln1199_fu_759_p1;
wire   [39:0] tmp_20_fu_807_p4;
wire   [48:0] exp_Z2_m_1_V_fu_817_p4;
wire   [43:0] exp_Z2P_m_1_V_fu_801_p2;
wire   [48:0] r_V_15_fu_834_p0;
wire   [43:0] r_V_15_fu_834_p1;
wire   [50:0] lhs_V_1_fu_840_p5;
wire   [92:0] r_V_15_fu_834_p2;
wire   [35:0] trunc_ln666_5_fu_855_p4;
wire   [43:0] zext_ln666_4_fu_865_p1;
wire   [43:0] add_ln666_2_fu_869_p2;
wire   [51:0] zext_ln666_5_fu_875_p1;
wire   [51:0] zext_ln1199_1_fu_851_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_879_p2;
wire   [0:0] xor_ln1007_fu_899_p2;
wire   [0:0] y_is_NaN_fu_904_p2;
wire   [0:0] y_is_inf_fu_895_p2;
wire   [49:0] exp_Z1_hi_V_fu_931_p4;
wire   [49:0] r_V_19_fu_954_p0;
wire   [49:0] r_V_19_fu_954_p1;
wire   [57:0] ret_V_11_fu_941_p2;
wire   [99:0] r_V_19_fu_954_p2;
wire   [56:0] trunc_ln1199_fu_976_p1;
wire   [55:0] trunc_ln1199_2_fu_992_p1;
wire   [106:0] lhs_V_4_fu_960_p3;
wire   [106:0] zext_ln1199_2_fu_968_p1;
wire   [104:0] trunc_ln1199_1_fu_996_p3;
wire   [104:0] zext_ln1199_4_fu_988_p1;
wire   [105:0] trunc_ln1_fu_980_p3;
wire   [105:0] zext_ln1199_3_fu_972_p1;
wire   [106:0] ret_V_6_fu_1004_p2;
wire   [0:0] tmp_33_fu_1022_p3;
wire   [12:0] r_exp_V_fu_1030_p2;
wire   [12:0] r_exp_V_2_fu_1035_p3;
wire   [2:0] tmp_34_fu_1046_p4;
wire   [0:0] and_ln657_fu_1042_p2;
wire   [0:0] icmp_ln1019_fu_1056_p2;
wire   [0:0] tmp_35_fu_1068_p3;
wire   [105:0] add_ln1199_2_fu_1016_p2;
wire   [104:0] add_ln1199_1_fu_1010_p2;
wire   [51:0] tmp_fu_1089_p4;
wire   [51:0] tmp_s_fu_1099_p4;
wire   [10:0] trunc_ln177_fu_1117_p1;
wire   [10:0] out_exp_V_fu_1121_p2;
wire   [51:0] tmp_39_fu_1109_p3;
wire   [63:0] p_Result_19_fu_1127_p4;
wire   [0:0] or_ln407_fu_909_p2;
wire   [0:0] xor_ln460_fu_1147_p2;
wire   [0:0] and_ln467_fu_926_p2;
wire   [0:0] xor_ln407_fu_1141_p2;
wire   [0:0] xor_ln467_fu_1158_p2;
wire   [0:0] and_ln467_1_fu_1164_p2;
wire   [0:0] or_ln460_fu_1153_p2;
wire   [0:0] and_ln467_2_fu_1170_p2;
wire   [0:0] or_ln657_fu_1062_p2;
wire   [0:0] and_ln657_1_fu_1176_p2;
wire   [63:0] select_ln658_fu_1075_p3;
wire   [63:0] bitcast_ln521_fu_1137_p1;
wire   [63:0] select_ln407_fu_914_p3;
wire   [63:0] select_ln657_fu_1182_p3;
wire   [0:0] xor_ln964_fu_921_p2;
wire   [0:0] and_ln460_fu_1198_p2;
wire   [0:0] icmp_ln1023_fu_1083_p2;
wire   [0:0] xor_ln657_fu_1216_p2;
wire   [0:0] and_ln1023_fu_1222_p2;
wire   [0:0] and_ln1023_1_fu_1228_p2;
wire   [0:0] and_ln467_3_fu_1210_p2;
wire   [0:0] or_ln1023_fu_1234_p2;
wire   [0:0] and_ln460_1_fu_1204_p2;
wire   [0:0] or_ln1023_1_fu_1248_p2;
wire   [63:0] select_ln1023_1_fu_1240_p3;
wire   [63:0] select_ln407_1_fu_1190_p3;
wire   [14:0] grp_fu_1262_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [78:0] r_V_14_fu_771_p00;
wire   [78:0] r_V_14_fu_771_p10;
wire   [92:0] r_V_15_fu_834_p00;
wire   [92:0] r_V_15_fu_834_p10;
wire   [99:0] r_V_19_fu_954_p00;
wire   [99:0] r_V_19_fu_954_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1)
);

channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

channel_gen_mul_54s_69ns_122_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 122 ))
mul_54s_69ns_122_1_1_U21(
    .din0(e_frac_V_2_fu_331_p3),
    .din1(m_frac_l_V_fu_343_p1),
    .dout(m_frac_l_V_fu_343_p2)
);

channel_gen_mul_13s_71s_71_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_1_1_U22(
    .din0(ret_V_8_fu_631_p3),
    .din1(71'd1636647506585939924452),
    .dout(r_V_12_fu_643_p2)
);

channel_gen_mul_43ns_36ns_79_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_1_1_U23(
    .din0(r_V_14_fu_771_p0),
    .din1(r_V_14_fu_771_p1),
    .dout(r_V_14_fu_771_p2)
);

channel_gen_mul_49ns_44ns_93_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_1_1_U24(
    .din0(r_V_15_fu_834_p0),
    .din1(r_V_15_fu_834_p1),
    .dout(r_V_15_fu_834_p2)
);

channel_gen_mul_50ns_50ns_100_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_1_1_U25(
    .din0(r_V_19_fu_954_p0),
    .din1(r_V_19_fu_954_p1),
    .dout(r_V_19_fu_954_p2)
);

channel_gen_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_V_fu_537_p4),
    .din1(grp_fu_1262_p1),
    .din2(rhs_fu_581_p3),
    .ce(1'b1),
    .dout(grp_fu_1262_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Z2_V_reg_1344 <= {{m_diff_V_fu_659_p2[50:43]}};
        Z3_V_reg_1350 <= {{m_diff_V_fu_659_p2[42:35]}};
        Z4_reg_1355 <= Z4_fu_694_p1;
        exp_Z1P_m_1_V_reg_1380 <= {{exp_Z1P_m_1_l_V_fu_879_p2[51:2]}};
        icmp_ln1003_1_reg_1292_pp0_iter2_reg <= icmp_ln1003_1_reg_1292_pp0_iter1_reg;
        icmp_ln1003_1_reg_1292_pp0_iter3_reg <= icmp_ln1003_1_reg_1292_pp0_iter2_reg;
        icmp_ln1003_1_reg_1292_pp0_iter4_reg <= icmp_ln1003_1_reg_1292_pp0_iter3_reg;
        icmp_ln1003_reg_1286_pp0_iter2_reg <= icmp_ln1003_reg_1286_pp0_iter1_reg;
        icmp_ln1003_reg_1286_pp0_iter3_reg <= icmp_ln1003_reg_1286_pp0_iter2_reg;
        icmp_ln1003_reg_1286_pp0_iter4_reg <= icmp_ln1003_reg_1286_pp0_iter3_reg;
        icmp_ln1506_reg_1323_pp0_iter2_reg <= icmp_ln1506_reg_1323_pp0_iter1_reg;
        icmp_ln1506_reg_1323_pp0_iter3_reg <= icmp_ln1506_reg_1323_pp0_iter2_reg;
        icmp_ln1506_reg_1323_pp0_iter4_reg <= icmp_ln1506_reg_1323_pp0_iter3_reg;
        icmp_ln657_reg_1318_pp0_iter2_reg <= icmp_ln657_reg_1318_pp0_iter1_reg;
        icmp_ln657_reg_1318_pp0_iter3_reg <= icmp_ln657_reg_1318_pp0_iter2_reg;
        icmp_ln657_reg_1318_pp0_iter4_reg <= icmp_ln657_reg_1318_pp0_iter3_reg;
        m_diff_hi_V_reg_1339 <= {{m_diff_V_fu_659_p2[58:51]}};
        m_frac_l_V_reg_1298_pp0_iter2_reg <= m_frac_l_V_reg_1298_pp0_iter1_reg;
        m_frac_l_V_reg_1298_pp0_iter3_reg <= m_frac_l_V_reg_1298_pp0_iter2_reg;
        m_frac_l_V_reg_1298_pp0_iter4_reg <= m_frac_l_V_reg_1298_pp0_iter3_reg;
        p_Result_16_reg_1273_pp0_iter2_reg <= p_Result_16_reg_1273_pp0_iter1_reg;
        p_Result_16_reg_1273_pp0_iter3_reg <= p_Result_16_reg_1273_pp0_iter2_reg;
        p_Result_16_reg_1273_pp0_iter4_reg <= p_Result_16_reg_1273_pp0_iter3_reg;
        ret_V_8_reg_1333 <= ret_V_8_fu_631_p3;
        ret_V_8_reg_1333_pp0_iter4_reg <= ret_V_8_reg_1333;
        trunc_ln_reg_1313_pp0_iter2_reg <= trunc_ln_reg_1313_pp0_iter1_reg;
        y_is_0_reg_1280_pp0_iter2_reg <= y_is_0_reg_1280_pp0_iter1_reg;
        y_is_0_reg_1280_pp0_iter3_reg <= y_is_0_reg_1280_pp0_iter2_reg;
        y_is_0_reg_1280_pp0_iter4_reg <= y_is_0_reg_1280_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1003_1_reg_1292 <= icmp_ln1003_1_fu_311_p2;
        icmp_ln1003_1_reg_1292_pp0_iter1_reg <= icmp_ln1003_1_reg_1292;
        icmp_ln1003_reg_1286 <= icmp_ln1003_fu_305_p2;
        icmp_ln1003_reg_1286_pp0_iter1_reg <= icmp_ln1003_reg_1286;
        icmp_ln1506_reg_1323 <= icmp_ln1506_fu_575_p2;
        icmp_ln1506_reg_1323_pp0_iter1_reg <= icmp_ln1506_reg_1323;
        icmp_ln657_reg_1318 <= icmp_ln657_fu_569_p2;
        icmp_ln657_reg_1318_pp0_iter1_reg <= icmp_ln657_reg_1318;
        m_frac_l_V_reg_1298 <= m_frac_l_V_fu_343_p2;
        m_frac_l_V_reg_1298_pp0_iter1_reg <= m_frac_l_V_reg_1298;
        p_Result_16_reg_1273 <= data_V_fu_263_p1[32'd63];
        p_Result_16_reg_1273_pp0_iter1_reg <= p_Result_16_reg_1273;
        p_Result_18_reg_1303 <= select_ln578_fu_529_p3[32'd129];
        p_Result_18_reg_1303_pp0_iter1_reg <= p_Result_18_reg_1303;
        trunc_ln_reg_1313 <= {{select_ln578_fu_529_p3[117:59]}};
        trunc_ln_reg_1313_pp0_iter1_reg <= trunc_ln_reg_1313;
        y_is_0_reg_1280 <= y_is_0_fu_299_p2;
        y_is_0_reg_1280_pp0_iter1_reg <= y_is_0_reg_1280;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z2_V_fu_674_p4 = {{m_diff_V_fu_659_p2[50:43]}};

assign Z3_V_fu_684_p4 = {{m_diff_V_fu_659_p2[42:35]}};

assign Z4_fu_694_p1 = m_diff_V_fu_659_p2[34:0];

assign Z4_ind_fu_698_p4 = {{m_diff_V_fu_659_p2[34:27]}};

assign add_ln1199_1_fu_1010_p2 = (trunc_ln1199_1_fu_996_p3 + zext_ln1199_4_fu_988_p1);

assign add_ln1199_2_fu_1016_p2 = (trunc_ln1_fu_980_p3 + zext_ln1199_3_fu_972_p1);

assign add_ln666_2_fu_869_p2 = (exp_Z2P_m_1_V_fu_801_p2 + zext_ln666_4_fu_865_p1);

assign add_ln666_fu_791_p2 = (ret_V_9_fu_744_p2 + zext_ln666_2_fu_787_p1);

assign and_ln1023_1_fu_1228_p2 = (and_ln467_2_fu_1170_p2 & and_ln1023_fu_1222_p2);

assign and_ln1023_fu_1222_p2 = (xor_ln657_fu_1216_p2 & icmp_ln1023_fu_1083_p2);

assign and_ln460_1_fu_1204_p2 = (y_is_inf_fu_895_p2 & and_ln460_fu_1198_p2);

assign and_ln460_fu_1198_p2 = (xor_ln964_fu_921_p2 & xor_ln407_fu_1141_p2);

assign and_ln467_1_fu_1164_p2 = (xor_ln467_fu_1158_p2 & xor_ln407_fu_1141_p2);

assign and_ln467_2_fu_1170_p2 = (or_ln460_fu_1153_p2 & and_ln467_1_fu_1164_p2);

assign and_ln467_3_fu_1210_p2 = (xor_ln407_fu_1141_p2 & and_ln467_fu_926_p2);

assign and_ln467_fu_926_p2 = (y_is_inf_fu_895_p2 & p_Result_16_reg_1273_pp0_iter4_reg);

assign and_ln657_1_fu_1176_p2 = (or_ln657_fu_1062_p2 & and_ln467_2_fu_1170_p2);

assign and_ln657_fu_1042_p2 = (icmp_ln657_reg_1318_pp0_iter4_reg & icmp_ln1506_reg_1323_pp0_iter4_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((or_ln1023_1_fu_1248_p2[0:0] == 1'b1) ? select_ln1023_1_fu_1240_p3 : select_ln407_1_fu_1190_p3);

assign bitcast_ln521_fu_1137_p1 = p_Result_19_fu_1127_p4;

assign data_V_fu_263_p1 = exp;

assign e_frac_V_1_fu_325_p2 = (54'd0 - p_Result_17_fu_317_p3);

assign e_frac_V_2_fu_331_p3 = ((p_Result_16_fu_267_p3[0:0] == 1'b1) ? e_frac_V_1_fu_325_p2 : p_Result_17_fu_317_p3);

assign exp_Z1P_m_1_l_V_fu_879_p2 = (zext_ln666_5_fu_875_p1 + zext_ln1199_1_fu_851_p1);

assign exp_Z1_hi_V_fu_931_p4 = {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[57:8]}};

assign exp_Z2P_m_1_V_fu_801_p2 = (zext_ln666_3_fu_797_p1 + zext_ln1199_fu_759_p1);

assign exp_Z2_m_1_V_fu_817_p4 = {{{Z2_V_reg_1344}, {1'd0}}, {tmp_20_fu_807_p4}};

assign grp_fu_1262_p1 = 31'd23637;

assign icmp_ln1003_1_fu_311_p2 = ((tmp_38_fu_285_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_fu_305_p2 = ((tmp_37_fu_275_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1056_p2 = (($signed(tmp_34_fu_1046_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_1083_p2 = (($signed(r_exp_V_2_fu_1035_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign icmp_ln1506_fu_575_p2 = ((r_V_17_fu_439_p3 != sext_ln568_1_fu_353_p1) ? 1'b1 : 1'b0);

assign icmp_ln657_fu_569_p2 = (($signed(m_exp_fu_293_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln856_fu_611_p2 = ((trunc_ln856_fu_608_p1 == 18'd0) ? 1'b1 : 1'b0);

assign isNeg_1_fu_473_p3 = sub_ln1364_fu_365_p2[32'd10];

assign isNeg_fu_357_p3 = m_exp_fu_293_p2[32'd11];

assign lhs_V_1_fu_840_p5 = {{{{Z2_V_reg_1344}, {1'd0}}, {tmp_20_fu_807_p4}}, {2'd0}};

assign lhs_V_4_fu_960_p3 = {{ret_V_11_fu_941_p2}, {49'd0}};

assign m_diff_V_fu_659_p2 = (trunc_ln_reg_1313_pp0_iter2_reg - trunc_ln666_1_fu_649_p4);

assign m_exp_fu_293_p2 = ($signed(zext_ln510_fu_289_p1) + $signed(12'd3073));

assign m_fix_hi_V_fu_537_p4 = {{select_ln578_fu_529_p3[129:114]}};

assign m_fix_l_fu_415_p3 = ((isNeg_fu_357_p3[0:0] == 1'b1) ? sext_ln1339_fu_401_p1 : trunc_ln1339_1_fu_411_p1);

assign m_frac_l_V_fu_343_p1 = 122'd169900791673599476078;

assign or_ln1023_1_fu_1248_p2 = (or_ln1023_fu_1234_p2 | and_ln460_1_fu_1204_p2);

assign or_ln1023_fu_1234_p2 = (and_ln467_3_fu_1210_p2 | and_ln1023_1_fu_1228_p2);

assign or_ln407_fu_909_p2 = (y_is_NaN_fu_904_p2 | y_is_0_reg_1280_pp0_iter4_reg);

assign or_ln460_fu_1153_p2 = (xor_ln460_fu_1147_p2 | p_Result_16_reg_1273_pp0_iter4_reg);

assign or_ln657_fu_1062_p2 = (icmp_ln1019_fu_1056_p2 | and_ln657_fu_1042_p2);

assign out_exp_V_fu_1121_p2 = (trunc_ln177_fu_1117_p1 + 11'd1023);

assign p_Result_16_fu_267_p3 = data_V_fu_263_p1[32'd63];

assign p_Result_17_fu_317_p3 = {{2'd1}, {tmp_38_fu_285_p1}};

assign p_Result_19_fu_1127_p4 = {{{{1'd0}, {out_exp_V_fu_1121_p2}}}, {tmp_39_fu_1109_p3}};

assign p_Result_s_fu_601_p3 = grp_fu_1262_p3[32'd30];

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln527_fu_723_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln527_3_fu_718_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln527_2_fu_713_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1 = zext_ln527_1_fu_708_p1;

assign r_V_14_fu_771_p0 = r_V_14_fu_771_p00;

assign r_V_14_fu_771_p00 = ret_V_10_fu_750_p4;

assign r_V_14_fu_771_p1 = r_V_14_fu_771_p10;

assign r_V_14_fu_771_p10 = ret_V_9_fu_744_p2;

assign r_V_15_fu_834_p0 = r_V_15_fu_834_p00;

assign r_V_15_fu_834_p00 = exp_Z2_m_1_V_fu_817_p4;

assign r_V_15_fu_834_p1 = r_V_15_fu_834_p10;

assign r_V_15_fu_834_p10 = exp_Z2P_m_1_V_fu_801_p2;

assign r_V_17_fu_439_p3 = ((isNeg_fu_357_p3[0:0] == 1'b1) ? r_V_2_fu_427_p2 : r_V_3_fu_433_p2);

assign r_V_19_fu_954_p0 = r_V_19_fu_954_p00;

assign r_V_19_fu_954_p00 = exp_Z1P_m_1_V_reg_1380;

assign r_V_19_fu_954_p1 = r_V_19_fu_954_p10;

assign r_V_19_fu_954_p10 = exp_Z1_hi_V_fu_931_p4;

assign r_V_1_fu_405_p2 = sext_ln568_fu_349_p1 << zext_ln1340_fu_387_p1;

assign r_V_2_fu_427_p2 = m_fix_l_fu_415_p3 << zext_ln1306_fu_423_p1;

assign r_V_3_fu_433_p2 = $signed(m_fix_l_fu_415_p3) >>> zext_ln1306_fu_423_p1;

assign r_V_5_fu_463_p2 = sext_ln568_fu_349_p1 << zext_ln1306_1_fu_459_p1;

assign r_V_6_fu_497_p2 = sext_ln568_fu_349_p1 << zext_ln1306_2_fu_493_p1;

assign r_V_7_fu_511_p2 = $signed(m_frac_l_V_fu_343_p2) >>> sext_ln1306_1cast_fu_507_p1;

assign r_V_8_fu_521_p3 = ((isNeg_1_fu_473_p3[0:0] == 1'b1) ? trunc_ln1305_fu_503_p1 : sext_ln1305_fu_517_p1);

assign r_V_fu_395_p2 = $signed(m_frac_l_V_fu_343_p2) >>> sext_ln1340cast_fu_391_p1;

assign r_exp_V_2_fu_1035_p3 = ((tmp_33_fu_1022_p3[0:0] == 1'b1) ? ret_V_8_reg_1333_pp0_iter4_reg : r_exp_V_fu_1030_p2);

assign r_exp_V_fu_1030_p2 = ($signed(ret_V_8_reg_1333_pp0_iter4_reg) + $signed(13'd8191));

assign r_fu_727_p4 = {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1[25:16]}};

assign ret_V_10_fu_750_p4 = {{{Z3_V_reg_1350}, {9'd0}}, {pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0}};

assign ret_V_11_fu_941_p2 = (pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0 + 58'd16);

assign ret_V_6_fu_1004_p2 = (lhs_V_4_fu_960_p3 + zext_ln1199_2_fu_968_p1);

assign ret_V_8_fu_631_p3 = ((p_Result_s_fu_601_p3[0:0] == 1'b1) ? select_ln855_fu_623_p3 : ret_V_cast_fu_592_p4);

assign ret_V_9_fu_744_p2 = (zext_ln666_fu_737_p1 + zext_ln666_1_fu_740_p1);

assign ret_V_cast_fu_592_p4 = {{grp_fu_1262_p3[30:18]}};

assign ret_V_fu_617_p2 = (ret_V_cast_fu_592_p4 + 13'd1);

assign rhs_fu_581_p3 = {{p_Result_18_reg_1303_pp0_iter1_reg}, {18'd131072}};

assign select_ln1023_1_fu_1240_p3 = ((or_ln1023_fu_1234_p2[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign select_ln407_1_fu_1190_p3 = ((or_ln407_fu_909_p2[0:0] == 1'b1) ? select_ln407_fu_914_p3 : select_ln657_fu_1182_p3);

assign select_ln407_fu_914_p3 = ((y_is_0_reg_1280_pp0_iter4_reg[0:0] == 1'b1) ? 64'd4607182418800017408 : 64'd9223372036854775807);

assign select_ln578_fu_529_p3 = ((tmp_28_fu_447_p3[0:0] == 1'b1) ? r_V_8_fu_521_p3 : trunc_ln1339_2_fu_469_p1);

assign select_ln657_fu_1182_p3 = ((and_ln657_1_fu_1176_p2[0:0] == 1'b1) ? select_ln658_fu_1075_p3 : bitcast_ln521_fu_1137_p1);

assign select_ln658_fu_1075_p3 = ((tmp_35_fu_1068_p3[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign select_ln855_fu_623_p3 = ((icmp_ln856_fu_611_p2[0:0] == 1'b1) ? ret_V_cast_fu_592_p4 : ret_V_fu_617_p2);

assign sext_ln1305_fu_517_p1 = $signed(r_V_7_fu_511_p2);

assign sext_ln1306_1_fu_489_p1 = $signed(ush_2_fu_481_p3);

assign sext_ln1306_1cast_fu_507_p1 = $unsigned(sext_ln1306_1_fu_489_p1);

assign sext_ln1306_fu_455_p1 = m_exp_fu_293_p2;

assign sext_ln1339_fu_401_p1 = $signed(r_V_fu_395_p2);

assign sext_ln1340_fu_383_p1 = $signed(ush_fu_375_p3);

assign sext_ln1340cast_fu_391_p1 = $unsigned(sext_ln1340_fu_383_p1);

assign sext_ln1364_fu_371_p1 = sub_ln1364_fu_365_p2;

assign sext_ln568_1_fu_353_p1 = m_frac_l_V_fu_343_p2;

assign sext_ln568_fu_349_p1 = m_frac_l_V_fu_343_p2;

assign sub_ln1364_fu_365_p2 = (11'd1023 - tmp_37_fu_275_p4);

assign tmp_20_fu_807_p4 = {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[41:2]}};

assign tmp_28_fu_447_p3 = m_exp_fu_293_p2[32'd11];

assign tmp_33_fu_1022_p3 = ret_V_6_fu_1004_p2[32'd106];

assign tmp_34_fu_1046_p4 = {{r_exp_V_2_fu_1035_p3[12:10]}};

assign tmp_35_fu_1068_p3 = m_frac_l_V_reg_1298_pp0_iter4_reg[32'd121];

assign tmp_37_fu_275_p4 = {{data_V_fu_263_p1[62:52]}};

assign tmp_38_fu_285_p1 = data_V_fu_263_p1[51:0];

assign tmp_39_fu_1109_p3 = ((tmp_33_fu_1022_p3[0:0] == 1'b1) ? tmp_fu_1089_p4 : tmp_s_fu_1099_p4);

assign tmp_fu_1089_p4 = {{add_ln1199_2_fu_1016_p2[105:54]}};

assign tmp_s_fu_1099_p4 = {{add_ln1199_1_fu_1010_p2[104:53]}};

assign trunc_ln1199_1_fu_996_p3 = {{trunc_ln1199_2_fu_992_p1}, {49'd0}};

assign trunc_ln1199_2_fu_992_p1 = ret_V_11_fu_941_p2[55:0];

assign trunc_ln1199_fu_976_p1 = ret_V_11_fu_941_p2[56:0];

assign trunc_ln1305_fu_503_p1 = r_V_6_fu_497_p2[129:0];

assign trunc_ln1339_1_fu_411_p1 = r_V_1_fu_405_p2[129:0];

assign trunc_ln1339_2_fu_469_p1 = r_V_5_fu_463_p2[129:0];

assign trunc_ln177_fu_1117_p1 = r_exp_V_2_fu_1035_p3[10:0];

assign trunc_ln1_fu_980_p3 = {{trunc_ln1199_fu_976_p1}, {49'd0}};

assign trunc_ln666_1_fu_649_p4 = {{r_V_12_fu_643_p2[70:12]}};

assign trunc_ln666_4_fu_777_p4 = {{r_V_14_fu_771_p2[78:59]}};

assign trunc_ln666_5_fu_855_p4 = {{r_V_15_fu_834_p2[92:57]}};

assign trunc_ln856_fu_608_p1 = grp_fu_1262_p3[17:0];

assign ush_2_fu_481_p3 = ((isNeg_1_fu_473_p3[0:0] == 1'b1) ? m_exp_fu_293_p2 : sext_ln1364_fu_371_p1);

assign ush_fu_375_p3 = ((isNeg_fu_357_p3[0:0] == 1'b1) ? sext_ln1364_fu_371_p1 : m_exp_fu_293_p2);

assign xor_ln1007_fu_899_p2 = (icmp_ln1003_1_reg_1292_pp0_iter4_reg ^ 1'd1);

assign xor_ln407_fu_1141_p2 = (or_ln407_fu_909_p2 ^ 1'd1);

assign xor_ln460_fu_1147_p2 = (y_is_inf_fu_895_p2 ^ 1'd1);

assign xor_ln467_fu_1158_p2 = (1'd1 ^ and_ln467_fu_926_p2);

assign xor_ln657_fu_1216_p2 = (or_ln657_fu_1062_p2 ^ 1'd1);

assign xor_ln964_fu_921_p2 = (p_Result_16_reg_1273_pp0_iter4_reg ^ 1'd1);

assign y_is_0_fu_299_p2 = ((tmp_37_fu_275_p4 == 11'd0) ? 1'b1 : 1'b0);

assign y_is_NaN_fu_904_p2 = (xor_ln1007_fu_899_p2 & icmp_ln1003_reg_1286_pp0_iter4_reg);

assign y_is_inf_fu_895_p2 = (icmp_ln1003_reg_1286_pp0_iter4_reg & icmp_ln1003_1_reg_1292_pp0_iter4_reg);

assign zext_ln1199_1_fu_851_p1 = lhs_V_1_fu_840_p5;

assign zext_ln1199_2_fu_968_p1 = r_V_19_fu_954_p2;

assign zext_ln1199_3_fu_972_p1 = r_V_19_fu_954_p2;

assign zext_ln1199_4_fu_988_p1 = r_V_19_fu_954_p2;

assign zext_ln1199_fu_759_p1 = ret_V_10_fu_750_p4;

assign zext_ln1306_1_fu_459_p1 = $unsigned(sext_ln1306_fu_455_p1);

assign zext_ln1306_2_fu_493_p1 = $unsigned(sext_ln1306_1_fu_489_p1);

assign zext_ln1306_fu_423_p1 = $unsigned(sext_ln1340_fu_383_p1);

assign zext_ln1340_fu_387_p1 = $unsigned(sext_ln1340_fu_383_p1);

assign zext_ln510_fu_289_p1 = tmp_37_fu_275_p4;

assign zext_ln527_1_fu_708_p1 = Z4_ind_fu_698_p4;

assign zext_ln527_2_fu_713_p1 = Z3_V_fu_684_p4;

assign zext_ln527_3_fu_718_p1 = Z2_V_fu_674_p4;

assign zext_ln527_fu_723_p1 = m_diff_hi_V_reg_1339;

assign zext_ln666_1_fu_740_p1 = r_fu_727_p4;

assign zext_ln666_2_fu_787_p1 = trunc_ln666_4_fu_777_p4;

assign zext_ln666_3_fu_797_p1 = add_ln666_fu_791_p2;

assign zext_ln666_4_fu_865_p1 = trunc_ln666_5_fu_855_p4;

assign zext_ln666_5_fu_875_p1 = add_ln666_2_fu_869_p2;

assign zext_ln666_fu_737_p1 = Z4_reg_1355;

endmodule //channel_gen_pow_generic_double_s
