<stg><name>Sobel</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %p_dst_maty_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_maty_cols_read)

]]></Node>
<StgValue><ssdm name="p_dst_maty_cols_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:1  %p_dst_matx_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_cols_read)

]]></Node>
<StgValue><ssdm name="p_dst_matx_cols_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:2  %p_dst_matx_rows_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_rows_read)

]]></Node>
<StgValue><ssdm name="p_dst_matx_rows_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %p_src_mat_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_cols_read)

]]></Node>
<StgValue><ssdm name="p_src_mat_cols_read_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:4  %p_src_mat_rows_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_rows_read)

]]></Node>
<StgValue><ssdm name="p_src_mat_rows_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:5  %p_dst_maty_cols_read_s = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="p_dst_maty_cols_read_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:6  %p_dst_matx_cols_read_s = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="p_dst_matx_cols_read_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:7  %p_dst_matx_rows_read_s = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="p_dst_matx_rows_read_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:8  %p_src_mat_cols_read_c = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="p_src_mat_cols_read_c"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:9  %p_src_mat_rows_read_c = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="p_src_mat_rows_read_c"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
codeRepl:11  %p_src_V_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="p_src_V_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
codeRepl:14  %p_dstx_V_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="p_dstx_V_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
codeRepl:17  %p_dsty_V_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="p_dsty_V_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
codeRepl:30  call fastcc void @Sobel_Loop_1_proc374(i32 %p_src_mat_rows_read_3, i32 %p_src_mat_cols_read_3, [307200 x i8]* %p_src_mat_data_V, i8* %p_src_V_V, i32 %p_dst_matx_rows_read_3, i32 %p_dst_matx_cols_read_3, i32 %p_dst_maty_cols_read_3, i32* %p_src_mat_rows_read_c, i32* %p_src_mat_cols_read_c, i32* %p_dst_matx_rows_read_s, i32* %p_dst_matx_cols_read_s, i32* %p_dst_maty_cols_read_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
codeRepl:30  call fastcc void @Sobel_Loop_1_proc374(i32 %p_src_mat_rows_read_3, i32 %p_src_mat_cols_read_3, [307200 x i8]* %p_src_mat_data_V, i8* %p_src_V_V, i32 %p_dst_matx_rows_read_3, i32 %p_dst_matx_cols_read_3, i32 %p_dst_maty_cols_read_3, i32* %p_src_mat_rows_read_c, i32* %p_src_mat_cols_read_c, i32* %p_dst_matx_rows_read_s, i32* %p_dst_matx_cols_read_s, i32* %p_dst_maty_cols_read_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32">
<![CDATA[
codeRepl:31  call fastcc void @xFSobelFilter3x3(i8* %p_src_V_V, i8* %p_dstx_V_V, i8* %p_dsty_V_V, i32* nocapture %p_src_mat_rows_read_c, i32* nocapture %p_src_mat_cols_read_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32">
<![CDATA[
codeRepl:31  call fastcc void @xFSobelFilter3x3(i8* %p_src_V_V, i8* %p_dstx_V_V, i8* %p_dsty_V_V, i32* nocapture %p_src_mat_rows_read_c, i32* nocapture %p_src_mat_cols_read_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8">
<![CDATA[
codeRepl:32  call fastcc void @Sobel_Loop_2_proc38(i32* nocapture %p_dst_matx_rows_read_s, i32* nocapture %p_dst_matx_cols_read_s, i8* %p_dstx_V_V, [307200 x i8]* %p_dst_matx_data_V, i32* nocapture %p_dst_maty_cols_read_s, i8* %p_dsty_V_V, [307200 x i8]* %p_dst_maty_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:12  %empty = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_src_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src_V_V, i8* %p_src_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  %empty_38 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:15  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @p_dstx_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dstx_V_V, i8* %p_dstx_V_V)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  %empty_40 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dstx_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:18  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @p_dsty_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dsty_V_V, i8* %p_dsty_V_V)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  %empty_42 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dsty_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:20  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @p_src_mat_OC_rows_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_mat_rows_read_c, i32* %p_src_mat_rows_read_c)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  %empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_rows_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:22  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @p_src_mat_OC_cols_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_mat_cols_read_c, i32* %p_src_mat_cols_read_c)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  %empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_cols_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:24  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_matx_OC_rows_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_dst_matx_rows_read_s, i32* %p_dst_matx_rows_read_s)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25  %empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_rows_read_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:26  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_matx_OC_cols_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_dst_matx_cols_read_s, i32* %p_dst_matx_cols_read_s)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  %empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_cols_read_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:28  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_maty_OC_cols_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_dst_maty_cols_read_s, i32* %p_dst_maty_cols_read_s)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:29  %empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_maty_cols_read_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8">
<![CDATA[
codeRepl:32  call fastcc void @Sobel_Loop_2_proc38(i32* nocapture %p_dst_matx_rows_read_s, i32* nocapture %p_dst_matx_cols_read_s, i8* %p_dstx_V_V, [307200 x i8]* %p_dst_matx_data_V, i32* nocapture %p_dst_maty_cols_read_s, i8* %p_dsty_V_V, [307200 x i8]* %p_dst_maty_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
codeRepl:33  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
