<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>backward_lite</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>backward_lite</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.657</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1082009</Best-caseLatency>
<Average-caseLatency>1083481</Average-caseLatency>
<Worst-caseLatency>1084953</Worst-caseLatency>
<PipelineInitiationInterval>1082010 ~ 1084954</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>64</TripCount>
<Latency>256 ~ 3200</Latency>
<IterationLatency>
<range>
<min>4</min>
<max>50</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 50</PipelineDepth>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>1024</TripCount>
<Latency>3072</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop3>
<Loop4>
<Name>Loop 4</Name>
<TripCount>1024</TripCount>
<Latency>3072</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop4>
<Loop5>
<Name>Loop 5</Name>
<TripCount>224</TripCount>
<Latency>672</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop5>
<Loop6>
<Name>Loop 6</Name>
<TripCount>288</TripCount>
<Latency>864</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop6>
<Loop7>
<Name>Loop 7</Name>
<TripCount>434</TripCount>
<Latency>434</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop7>
<Loop8>
<Name>Loop 8</Name>
<TripCount>32</TripCount>
<Latency>1070400</Latency>
<IterationLatency>33450</IterationLatency>
<PipelineDepth>33450</PipelineDepth>
<Loop8.1>
<Name>Loop 8.1</Name>
<TripCount>2</TripCount>
<Latency>33448</Latency>
<IterationLatency>16724</IterationLatency>
<PipelineDepth>16724</PipelineDepth>
<Loop8.1.1>
<Name>Loop 8.1.1</Name>
<TripCount>16</TripCount>
<Latency>16720</Latency>
<IterationLatency>1045</IterationLatency>
<PipelineDepth>1045</PipelineDepth>
<Loop8.1.1.1>
<Name>Loop 8.1.1.1</Name>
<TripCount>16</TripCount>
<Latency>1040</Latency>
<IterationLatency>65</IterationLatency>
<PipelineDepth>65</PipelineDepth>
<Loop8.1.1.1.1>
<Name>Loop 8.1.1.1.1</Name>
<TripCount>7</TripCount>
<Latency>56</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</Loop8.1.1.1.1>
</Loop8.1.1.1>
</Loop8.1.1>
</Loop8.1>
</Loop8>
<Loop9>
<Name>Loop 9</Name>
<TripCount>434</TripCount>
<Latency>3038</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</Loop9>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>11</BRAM_18K>
<DSP48E>33</DSP48E>
<FF>4952</FF>
<LUT>8595</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>backward_lite</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>backward_lite</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_TDATA</name>
<Object>in_stream_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_TVALID</name>
<Object>in_stream_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_TREADY</name>
<Object>in_stream_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_TLAST</name>
<Object>in_stream_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TDATA</name>
<Object>out_stream_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TREADY</name>
<Object>out_stream_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TVALID</name>
<Object>out_stream_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TLAST</name>
<Object>out_stream_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
