0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v,1539247272,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v,1539247272,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/BankLib.h,1539247272,verilog,,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1539247272,verilog,,,,,,,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h,1539247272,verilog,,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/UserData.h,1539247272,verilog,,,,,,,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/data.h,1539247272,verilog,,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/def.h,1539247272,verilog,,,,,,,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v,1539247272,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv,1543670724,systemVerilog,,,,tb,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v,1543581612,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,ALU,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v,1543538468,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,ALU_Control,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v,1543501550,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,CHFU,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v,1543506252,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Compare,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v,1543551381,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Control,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v,1543642849,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Core,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v,1543638829,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Data_Mem,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v,1543596710,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Decode,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v,1543642327,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,EX_MEM,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v,1543644728,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Execute,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v,1543538641,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,FU,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v,1543604511,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Fetch,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v,1543540188,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v,,HDU,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v,1543596655,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,ID_EX,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v,1543596458,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,IF_ID,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v,1543547426,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Imm_Gen,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v,1543638174,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,Ins_Mem,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v,1543671605,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,MEM,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v,1543642367,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,MEM_WB,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v,1543643703,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,PC,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v,1543473950,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,RegFile,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v,1543643257,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,SCU,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1539247272,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v,,SEG7_LUT,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v,1543669732,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,TC,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v,1543596809,verilog,,C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v,,WB,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/define.v,1543623626,verilog,,,,,,,,,,,,
C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v,1543668878,verilog,,,,thinpad_top,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;D:/Vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
