-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NonMaxSuppression is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    fifo3_value_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    fifo3_value_empty_n : IN STD_LOGIC;
    fifo3_value_read : OUT STD_LOGIC;
    fifo3_grad_dout : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo3_grad_empty_n : IN STD_LOGIC;
    fifo3_grad_read : OUT STD_LOGIC;
    fifo4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    fifo4_full_n : IN STD_LOGIC;
    fifo4_write : OUT STD_LOGIC );
end;


architecture behav of NonMaxSuppression is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_2CD : STD_LOGIC_VECTOR (9 downto 0) := "1011001101";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_4FD : STD_LOGIC_VECTOR (10 downto 0) := "10011111101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal fifo3_value_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_31_i_reg_715 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo3_grad_blk_n : STD_LOGIC;
    signal fifo4_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter1_tmp_31_i_reg_715 : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_i_reg_234 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_i_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal yi_fu_251_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal yi_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp1_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_reg_710 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_i_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal xi_fu_291_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal line_buf_value_addr_reg_724 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buf_grad_addr_reg_730 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp3_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_reg_736 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_icmp3_reg_736 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_i_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_i_reg_741 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_48_i_reg_741 : STD_LOGIC_VECTOR (0 downto 0);
    signal window_buf_1_1_val_reg_746 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_i_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_i_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_i_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_i_reg_757 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_i_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_i_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_i_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_i_reg_767 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_i_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_i_reg_772 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_reg_777 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_534_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp5_reg_782 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp1_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal line_buf_value_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buf_value_ce0 : STD_LOGIC;
    signal line_buf_value_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_value_ce1 : STD_LOGIC;
    signal line_buf_value_we1 : STD_LOGIC;
    signal line_buf_value_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_grad_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buf_grad_ce0 : STD_LOGIC;
    signal line_buf_grad_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal line_buf_grad_ce1 : STD_LOGIC;
    signal line_buf_grad_we1 : STD_LOGIC;
    signal line_buf_grad_d1 : STD_LOGIC_VECTOR (5 downto 0);
    signal yi_i_reg_223 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_32_i_fu_297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal window_buf_0_1_val_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_1_val_1_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_2_val_fu_346_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_nms_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_nms_1_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_2_val_fu_356_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_val_fu_156 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_val_1_fu_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_nms_fu_164 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_257_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_i_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_303_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_i_fu_376_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_i_fu_395_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_36_i_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_i_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_i_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_demorgan_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_i_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_window_buf_value_lo_fu_488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_window_buf_1_1_va_fu_438_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp4_fu_526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp13_demorgan_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_i_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_window_buf_1_1_va_1_fu_599_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_window_buf_1_1_va_2_fu_610_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp8_fu_627_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_i_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal value_nms_7_i_fu_634_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component Sobel_1280u_720u_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component NonMaxSuppressionmb6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    line_buf_value_U : component Sobel_1280u_720u_fYi
    generic map (
        DataWidth => 24,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_value_address0,
        ce0 => line_buf_value_ce0,
        q0 => line_buf_value_q0,
        address1 => line_buf_value_addr_reg_724,
        ce1 => line_buf_value_ce1,
        we1 => line_buf_value_we1,
        d1 => line_buf_value_d1);

    line_buf_grad_U : component NonMaxSuppressionmb6
    generic map (
        DataWidth => 6,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_grad_address0,
        ce0 => line_buf_grad_ce0,
        q0 => line_buf_grad_q0,
        address1 => line_buf_grad_addr_reg_730,
        ce1 => line_buf_grad_ce1,
        we1 => line_buf_grad_we1,
        d1 => line_buf_grad_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((tmp_31_i_fu_285_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    xi_i_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_i_fu_285_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                xi_i_reg_234 <= xi_fu_291_p2;
            elsif (((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                xi_i_reg_234 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    yi_i_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                yi_i_reg_223 <= yi_reg_705;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                yi_i_reg_223 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_reg_pp0_iter1_icmp3_reg_736 <= icmp3_reg_736;
                ap_reg_pp0_iter1_tmp_31_i_reg_715 <= tmp_31_i_reg_715;
                ap_reg_pp0_iter1_tmp_48_i_reg_741 <= tmp_48_i_reg_741;
                tmp_31_i_reg_715 <= tmp_31_i_fu_285_p2;
                window_buf_1_1_val_reg_746 <= value_nms_1_fu_152;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                grad_nms_fu_164 <= line_buf_grad_q0(5 downto 4);
                value_nms_1_fu_152 <= line_buf_value_q0(23 downto 16);
                value_nms_fu_148 <= value_nms_1_fu_152;
                window_buf_0_1_val_1_fu_144 <= line_buf_value_q0(15 downto 8);
                window_buf_0_1_val_fu_140 <= window_buf_0_1_val_1_fu_144;
                window_buf_2_1_val_1_fu_160 <= fifo3_value_dout;
                window_buf_2_1_val_fu_156 <= window_buf_2_1_val_1_fu_160;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_i_fu_285_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp3_reg_736 <= icmp3_fu_313_p2;
                line_buf_grad_addr_reg_730 <= tmp_32_i_fu_297_p1(11 - 1 downto 0);
                line_buf_value_addr_reg_724 <= tmp_32_i_fu_297_p1(11 - 1 downto 0);
                tmp_48_i_reg_741 <= tmp_48_i_fu_319_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                sel_tmp1_reg_787 <= sel_tmp1_fu_554_p2;
                sel_tmp5_reg_782 <= sel_tmp5_fu_534_p3;
                tmp_35_i_reg_752 <= tmp_35_i_fu_414_p2;
                tmp_37_i_reg_757 <= tmp_37_i_fu_446_p2;
                tmp_39_i_reg_762 <= tmp_39_i_fu_452_p2;
                tmp_41_i_reg_767 <= tmp_41_i_fu_458_p2;
                tmp_42_i_reg_772 <= tmp_42_i_fu_470_p2;
                tmp_45_i_reg_777 <= tmp_45_i_fu_502_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp1_reg_710 <= tmp1_fu_279_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                yi_reg_705 <= yi_fu_251_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_fu_245_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo3_value_empty_n, fifo3_grad_empty_n, fifo4_full_n, ap_enable_reg_pp0_iter1, tmp_31_i_reg_715, ap_enable_reg_pp0_iter2, ap_reg_pp0_iter1_tmp_31_i_reg_715)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_reg_pp0_iter1_tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_grad_empty_n = ap_const_logic_0)) or ((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_value_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo3_value_empty_n, fifo3_grad_empty_n, fifo4_full_n, ap_enable_reg_pp0_iter1, tmp_31_i_reg_715, ap_enable_reg_pp0_iter2, ap_reg_pp0_iter1_tmp_31_i_reg_715)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_reg_pp0_iter1_tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_grad_empty_n = ap_const_logic_0)) or ((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_value_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo3_value_empty_n, fifo3_grad_empty_n, fifo4_full_n, ap_enable_reg_pp0_iter1, tmp_31_i_reg_715, ap_enable_reg_pp0_iter2, ap_reg_pp0_iter1_tmp_31_i_reg_715)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_reg_pp0_iter1_tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_grad_empty_n = ap_const_logic_0)) or ((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_value_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(fifo3_value_empty_n, fifo3_grad_empty_n, tmp_31_i_reg_715)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_grad_empty_n = ap_const_logic_0)) or ((tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo3_value_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state5_pp0_stage0_iter2_assign_proc : process(fifo4_full_n, ap_reg_pp0_iter1_tmp_31_i_reg_715)
    begin
                ap_block_state5_pp0_stage0_iter2 <= ((ap_reg_pp0_iter1_tmp_31_i_reg_715 = ap_const_lv1_0) and (fifo4_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_i_fu_245_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    fifo3_grad_blk_n_assign_proc : process(fifo3_grad_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_31_i_reg_715)
    begin
        if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo3_grad_blk_n <= fifo3_grad_empty_n;
        else 
            fifo3_grad_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo3_grad_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_31_i_reg_715, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo3_grad_read <= ap_const_logic_1;
        else 
            fifo3_grad_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo3_value_blk_n_assign_proc : process(fifo3_value_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_31_i_reg_715)
    begin
        if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo3_value_blk_n <= fifo3_value_empty_n;
        else 
            fifo3_value_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo3_value_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_31_i_reg_715, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo3_value_read <= ap_const_logic_1;
        else 
            fifo3_value_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo4_blk_n_assign_proc : process(fifo4_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_reg_pp0_iter1_tmp_31_i_reg_715)
    begin
        if (((ap_reg_pp0_iter1_tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            fifo4_blk_n <= fifo4_full_n;
        else 
            fifo4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo4_din <= 
        value_nms_7_i_fu_634_p3 when (or_cond5_i_fu_645_p2(0) = '1') else 
        ap_const_lv8_0;

    fifo4_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_reg_pp0_iter1_tmp_31_i_reg_715, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter1_tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo4_write <= ap_const_logic_1;
        else 
            fifo4_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp3_fu_313_p2 <= "0" when (tmp_13_fu_303_p4 = ap_const_lv9_0) else "1";
    icmp_fu_267_p2 <= "0" when (tmp_12_fu_257_p4 = ap_const_lv8_0) else "1";

    internal_ap_ready_assign_proc : process(tmp_i_fu_245_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_grad_address0 <= tmp_32_i_fu_297_p1(11 - 1 downto 0);

    line_buf_grad_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_grad_ce0 <= ap_const_logic_1;
        else 
            line_buf_grad_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_grad_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_grad_ce1 <= ap_const_logic_1;
        else 
            line_buf_grad_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_grad_d1 <= (fifo3_grad_dout & tmp_23_i_fu_395_p4);

    line_buf_grad_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_31_i_reg_715, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_grad_we1 <= ap_const_logic_1;
        else 
            line_buf_grad_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_value_address0 <= tmp_32_i_fu_297_p1(11 - 1 downto 0);

    line_buf_value_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_value_ce0 <= ap_const_logic_1;
        else 
            line_buf_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_value_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_value_ce1 <= ap_const_logic_1;
        else 
            line_buf_value_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_value_d1 <= (fifo3_value_dout & tmp_21_i_fu_376_p4);

    line_buf_value_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_31_i_reg_715, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_31_i_reg_715 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_value_we1 <= ap_const_logic_1;
        else 
            line_buf_value_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond1_fu_595_p2 <= (tmp_41_i_reg_767 or tmp_39_i_reg_762);
    or_cond1_i_fu_482_p2 <= (tmp_43_i_fu_476_p2 or tmp_42_i_fu_470_p2);
    or_cond2_fu_606_p2 <= (tmp_45_i_reg_777 or tmp_42_i_reg_772);
    or_cond5_i_fu_645_p2 <= (tmp_fu_641_p2 and tmp1_reg_710);
    or_cond_fu_432_p2 <= (tmp_38_i_fu_426_p2 or tmp_36_i_fu_420_p2);
    p_window_buf_1_1_va_1_fu_599_p3 <= 
        ap_const_lv8_0 when (or_cond1_fu_595_p2(0) = '1') else 
        window_buf_1_1_val_reg_746;
    p_window_buf_1_1_va_2_fu_610_p3 <= 
        ap_const_lv8_0 when (or_cond2_fu_606_p2(0) = '1') else 
        window_buf_1_1_val_reg_746;
    p_window_buf_1_1_va_fu_438_p3 <= 
        ap_const_lv8_0 when (or_cond_fu_432_p2(0) = '1') else 
        value_nms_1_fu_152;
    p_window_buf_value_lo_fu_488_p3 <= 
        ap_const_lv8_0 when (or_cond1_i_fu_482_p2(0) = '1') else 
        value_nms_1_fu_152;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    sel_tmp13_demorgan_fu_542_p2 <= (tmp_40_i_fu_464_p2 or sel_tmp2_demorgan_fu_508_p2);
    sel_tmp1_fu_554_p2 <= (tmp_44_i_fu_496_p2 and sel_tmp_fu_548_p2);
    sel_tmp2_demorgan_fu_508_p2 <= (tmp_37_i_fu_446_p2 or tmp_35_i_fu_414_p2);
    sel_tmp2_fu_514_p2 <= (sel_tmp2_demorgan_fu_508_p2 xor ap_const_lv1_1);
    sel_tmp3_fu_520_p2 <= (tmp_40_i_fu_464_p2 and sel_tmp2_fu_514_p2);
    sel_tmp4_fu_526_p3 <= 
        p_window_buf_value_lo_fu_488_p3 when (sel_tmp3_fu_520_p2(0) = '1') else 
        value_nms_1_fu_152;
    sel_tmp5_fu_534_p3 <= 
        p_window_buf_1_1_va_fu_438_p3 when (tmp_35_i_fu_414_p2(0) = '1') else 
        sel_tmp4_fu_526_p3;
    sel_tmp6_fu_617_p2 <= (tmp_35_i_reg_752 xor ap_const_lv1_1);
    sel_tmp7_fu_622_p2 <= (tmp_37_i_reg_757 and sel_tmp6_fu_617_p2);
    sel_tmp8_fu_627_p3 <= 
        p_window_buf_1_1_va_1_fu_599_p3 when (sel_tmp7_fu_622_p2(0) = '1') else 
        sel_tmp5_reg_782;
    sel_tmp_fu_548_p2 <= (sel_tmp13_demorgan_fu_542_p2 xor ap_const_lv1_1);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_279_p2 <= (tmp_30_i_fu_273_p2 and icmp_fu_267_p2);
    tmp_12_fu_257_p4 <= yi_i_reg_223(9 downto 2);
    tmp_13_fu_303_p4 <= xi_i_reg_234(10 downto 2);
    tmp_21_i_fu_376_p4 <= line_buf_value_q0(23 downto 8);
    tmp_23_i_fu_395_p4 <= line_buf_grad_q0(5 downto 2);
    tmp_30_i_fu_273_p2 <= "1" when (unsigned(yi_i_reg_223) < unsigned(ap_const_lv10_2CD)) else "0";
    tmp_31_i_fu_285_p2 <= "1" when (xi_i_reg_234 = ap_const_lv11_500) else "0";
    tmp_32_i_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xi_i_reg_234),64));
    tmp_35_i_fu_414_p2 <= "1" when (grad_nms_fu_164 = ap_const_lv2_0) else "0";
    tmp_36_i_fu_420_p2 <= "1" when (unsigned(value_nms_1_fu_152) < unsigned(value_nms_fu_148)) else "0";
    tmp_37_i_fu_446_p2 <= "1" when (grad_nms_fu_164 = ap_const_lv2_1) else "0";
    tmp_38_i_fu_426_p2 <= "1" when (unsigned(value_nms_1_fu_152) < unsigned(window_buf_1_2_val_fu_356_p4)) else "0";
    tmp_39_i_fu_452_p2 <= "1" when (unsigned(value_nms_1_fu_152) < unsigned(window_buf_0_1_val_fu_140)) else "0";
    tmp_40_i_fu_464_p2 <= "1" when (grad_nms_fu_164 = ap_const_lv2_2) else "0";
    tmp_41_i_fu_458_p2 <= "1" when (unsigned(value_nms_1_fu_152) < unsigned(fifo3_value_dout)) else "0";
    tmp_42_i_fu_470_p2 <= "1" when (unsigned(value_nms_1_fu_152) < unsigned(window_buf_0_2_val_fu_346_p4)) else "0";
    tmp_43_i_fu_476_p2 <= "1" when (unsigned(value_nms_1_fu_152) < unsigned(window_buf_2_1_val_1_fu_160)) else "0";
    tmp_44_i_fu_496_p2 <= "1" when (grad_nms_fu_164 = ap_const_lv2_3) else "0";
    tmp_45_i_fu_502_p2 <= "1" when (unsigned(value_nms_1_fu_152) < unsigned(window_buf_2_1_val_fu_156)) else "0";
    tmp_48_i_fu_319_p2 <= "1" when (unsigned(xi_i_reg_234) < unsigned(ap_const_lv11_4FD)) else "0";
    tmp_fu_641_p2 <= (ap_reg_pp0_iter1_tmp_48_i_reg_741 and ap_reg_pp0_iter1_icmp3_reg_736);
    tmp_i_fu_245_p2 <= "1" when (yi_i_reg_223 = ap_const_lv10_2D0) else "0";
    value_nms_7_i_fu_634_p3 <= 
        p_window_buf_1_1_va_2_fu_610_p3 when (sel_tmp1_reg_787(0) = '1') else 
        sel_tmp8_fu_627_p3;
    window_buf_0_2_val_fu_346_p4 <= line_buf_value_q0(15 downto 8);
    window_buf_1_2_val_fu_356_p4 <= line_buf_value_q0(23 downto 16);
    xi_fu_291_p2 <= std_logic_vector(unsigned(xi_i_reg_234) + unsigned(ap_const_lv11_1));
    yi_fu_251_p2 <= std_logic_vector(unsigned(yi_i_reg_223) + unsigned(ap_const_lv10_1));
end behav;
