<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="XilinxProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testfixture_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testfixture_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testfixture_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1343162657" xil_pn:in_ck="-5790517860916064189" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1343162657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../verilog/arbiter.v"/>
      <outfile xil_pn:name="../verilog/clock.v"/>
      <outfile xil_pn:name="../verilog/cpu.v"/>
      <outfile xil_pn:name="../verilog/cpu_ex.v"/>
      <outfile xil_pn:name="../verilog/cpu_id.v"/>
      <outfile xil_pn:name="../verilog/cpu_if.v"/>
      <outfile xil_pn:name="../verilog/cpu_mem.v"/>
      <outfile xil_pn:name="../verilog/cpu_wb.v"/>
      <outfile xil_pn:name="../verilog/debounce.v"/>
      <outfile xil_pn:name="../verilog/defines.v"/>
      <outfile xil_pn:name="../verilog/inferred_ram.v"/>
      <outfile xil_pn:name="../verilog/inferred_rom.v"/>
      <outfile xil_pn:name="../verilog/mm.v"/>
      <outfile xil_pn:name="../verilog/mod_gpio.v"/>
      <outfile xil_pn:name="../verilog/mod_interrupt.v"/>
      <outfile xil_pn:name="../verilog/mod_leds.v"/>
      <outfile xil_pn:name="../verilog/mod_memory_hierarchy.v"/>
      <outfile xil_pn:name="../verilog/mod_plpid.v"/>
      <outfile xil_pn:name="../verilog/mod_pmc.v"/>
      <outfile xil_pn:name="../verilog/mod_rom.v"/>
      <outfile xil_pn:name="../verilog/mod_sram.v"/>
      <outfile xil_pn:name="../verilog/mod_sseg.v"/>
      <outfile xil_pn:name="../verilog/mod_switches.v"/>
      <outfile xil_pn:name="../verilog/mod_timer.v"/>
      <outfile xil_pn:name="../verilog/mod_uart.v"/>
      <outfile xil_pn:name="../verilog/mod_vga.v"/>
      <outfile xil_pn:name="../verilog/parameters.v"/>
      <outfile xil_pn:name="../verilog/testfixture.v"/>
      <outfile xil_pn:name="../verilog/top.v"/>
    </transform>
    <transform xil_pn:end_ts="1343162260" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-847527597590278242" xil_pn:start_ts="1343162260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1343162260" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6204084418232179876" xil_pn:start_ts="1343162260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1343162260" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4990106746368420233" xil_pn:start_ts="1343162260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1343162657" xil_pn:in_ck="-5790517860916064189" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1343162657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../verilog/arbiter.v"/>
      <outfile xil_pn:name="../verilog/clock.v"/>
      <outfile xil_pn:name="../verilog/cpu.v"/>
      <outfile xil_pn:name="../verilog/cpu_ex.v"/>
      <outfile xil_pn:name="../verilog/cpu_id.v"/>
      <outfile xil_pn:name="../verilog/cpu_if.v"/>
      <outfile xil_pn:name="../verilog/cpu_mem.v"/>
      <outfile xil_pn:name="../verilog/cpu_wb.v"/>
      <outfile xil_pn:name="../verilog/debounce.v"/>
      <outfile xil_pn:name="../verilog/defines.v"/>
      <outfile xil_pn:name="../verilog/inferred_ram.v"/>
      <outfile xil_pn:name="../verilog/inferred_rom.v"/>
      <outfile xil_pn:name="../verilog/mm.v"/>
      <outfile xil_pn:name="../verilog/mod_gpio.v"/>
      <outfile xil_pn:name="../verilog/mod_interrupt.v"/>
      <outfile xil_pn:name="../verilog/mod_leds.v"/>
      <outfile xil_pn:name="../verilog/mod_memory_hierarchy.v"/>
      <outfile xil_pn:name="../verilog/mod_plpid.v"/>
      <outfile xil_pn:name="../verilog/mod_pmc.v"/>
      <outfile xil_pn:name="../verilog/mod_rom.v"/>
      <outfile xil_pn:name="../verilog/mod_sram.v"/>
      <outfile xil_pn:name="../verilog/mod_sseg.v"/>
      <outfile xil_pn:name="../verilog/mod_switches.v"/>
      <outfile xil_pn:name="../verilog/mod_timer.v"/>
      <outfile xil_pn:name="../verilog/mod_uart.v"/>
      <outfile xil_pn:name="../verilog/mod_vga.v"/>
      <outfile xil_pn:name="../verilog/parameters.v"/>
      <outfile xil_pn:name="../verilog/testfixture.v"/>
      <outfile xil_pn:name="../verilog/top.v"/>
    </transform>
    <transform xil_pn:end_ts="1343162660" xil_pn:in_ck="-5790517860916064189" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4360183164207763718" xil_pn:start_ts="1343162657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testfixture_beh.prj"/>
      <outfile xil_pn:name="testfixture_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1343162697" xil_pn:in_ck="6968365916103336054" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1732036942460317758" xil_pn:start_ts="1343162697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testfixture_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
