// Seed: 710018725
module module_0 (
    output supply1 id_0
    , id_13,
    input tri id_1,
    input wire id_2,
    output uwire id_3,
    input tri id_4,
    input uwire id_5,
    output tri0 id_6,
    output wire id_7
    , id_14,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri id_11
);
  always begin : LABEL_0
    $signed(14);
    ;
  end
  wire id_15;
  wire id_16;
  initial disable id_17;
  assign module_1.id_24 = 0;
  wire [1 : -1] id_18;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    input tri1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wor id_13,
    input wand id_14,
    output tri0 id_15,
    input wire id_16,
    output wor id_17,
    output wor id_18,
    output wand id_19,
    output tri0 id_20,
    output wand id_21,
    input tri id_22,
    inout wire id_23,
    input uwire id_24,
    input wor id_25,
    input uwire id_26,
    input tri0 id_27,
    input tri id_28,
    input wor id_29
);
  and primCall (
      id_7,
      id_9,
      id_24,
      id_16,
      id_0,
      id_26,
      id_6,
      id_8,
      id_14,
      id_23,
      id_12,
      id_27,
      id_11,
      id_28,
      id_22,
      id_29,
      id_25
  );
  module_0 modCall_1 (
      id_19,
      id_27,
      id_22,
      id_5,
      id_22,
      id_25,
      id_4,
      id_19,
      id_17,
      id_24,
      id_14,
      id_9
  );
endmodule
