Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ADC128S102.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ADC128S102.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ADC128S102"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : ADC128S102
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\fpga\adc_wing_RevB\adc.v" into library work
Parsing module <ADC128S102>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ADC128S102>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ADC128S102>.
    Related source file is "E:\fpga\adc_wing_RevB\adc.v".
    Found 16-bit register for signal <conversion_data_1>.
    Found 16-bit register for signal <conversion_data_0>.
    Found 4-bit register for signal <counter>.
    Found 16-bit register for signal <data_1>.
    Found 16-bit register for signal <data_0>.
    Found 2-bit register for signal <o_single_data>.
    Found 2-bit register for signal <cs>.
    Found finite state machine <FSM_0> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_32M (falling_edge)                         |
    | Power Up State     | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <PWR_1_o_counter[3]_sub_11_OUT> created at line 75.
    Found 4-bit adder for signal <counter[3]_GND_1_o_add_15_OUT> created at line 79.
    Found 4-bit comparator lessequal for signal <counter[3]_PWR_1_o_LessThan_15_o> created at line 77
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ADC128S102> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 6
 16-bit register                                       : 4
 2-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ADC128S102>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ADC128S102> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cs[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 11    | 1
-------------------
INFO:Xst:2261 - The FF/Latch <o_single_data_0> in Unit <ADC128S102> is equivalent to the following FF/Latch, which will be removed : <o_single_data_1> 

Optimizing unit <ADC128S102> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ADC128S102, actual ratio is 1.
FlipFlop counter_0 has been replicated 1 time(s)
FlipFlop counter_1 has been replicated 1 time(s)
FlipFlop counter_2 has been replicated 1 time(s)
FlipFlop counter_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ADC128S102.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 118
#      INV                         : 4
#      LUT3                        : 4
#      LUT4                        : 70
#      LUT5                        : 1
#      LUT6                        : 38
#      MUXF7                       : 1
# FlipFlops/Latches                : 74
#      FD                          : 8
#      FD_1                        : 1
#      FDRE_1                      : 65
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 12
#      OBUF                        : 38

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              74  out of  11440     0%  
 Number of Slice LUTs:                  117  out of   5720     2%  
    Number used as Logic:               117  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    120
   Number with an unused Flip Flop:      46  out of    120    38%  
   Number with an unused LUT:             3  out of    120     2%  
   Number of fully used LUT-FF pairs:    71  out of    120    59%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    102    50%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_32M                            | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.698ns (Maximum Frequency: 270.414MHz)
   Minimum input arrival time before clock: 5.985ns
   Maximum output required time after clock: 5.514ns
   Maximum combinational path delay: 7.427ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_32M'
  Clock period: 3.698ns (frequency: 270.414MHz)
  Total number of paths / destination ports: 366 / 140
-------------------------------------------------------------------------
Delay:               3.698ns (Levels of Logic = 1)
  Source:            cs_FSM_FFd1 (FF)
  Destination:       conversion_data_1_0 (FF)
  Source Clock:      clk_32M falling
  Destination Clock: clk_32M falling

  Data Path: cs_FSM_FFd1 to conversion_data_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            13   0.525   1.097  cs_FSM_FFd1 (cs_FSM_FFd1)
     INV:I->O             32   0.255   1.519  _n0167_inv1_cepot_INV_0 (_n0167_inv1_cepot)
     FDRE_1:CE                 0.302          data_0_0
    ----------------------------------------
    Total                      3.698ns (1.082ns logic, 2.616ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_32M'
  Total number of paths / destination ports: 274 / 140
-------------------------------------------------------------------------
Offset:              5.985ns (Levels of Logic = 2)
  Source:            set_rst_flag (PAD)
  Destination:       conversion_data_1_0 (FF)
  Destination Clock: clk_32M falling

  Data Path: set_rst_flag to conversion_data_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.328   2.014  set_rst_flag_IBUF (set_rst_flag_IBUF)
     INV:I->O             64   0.255   1.929  set_rst_flag_inv1_INV_0 (set_rst_flag_inv)
     FDRE_1:R                  0.459          conversion_data_1_0
    ----------------------------------------
    Total                      5.985ns (2.042ns logic, 3.943ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_32M'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              5.514ns (Levels of Logic = 2)
  Source:            cs_FSM_FFd1 (FF)
  Destination:       sck<1> (PAD)
  Source Clock:      clk_32M falling

  Data Path: cs_FSM_FFd1 to sck<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            13   0.525   1.098  cs_FSM_FFd1 (cs_FSM_FFd1)
     LUT3:I2->O            2   0.254   0.725  sck<0>1 (sck_0_OBUF)
     OBUF:I->O                 2.912          sck_1_OBUF (sck<1>)
    ----------------------------------------
    Total                      5.514ns (3.691ns logic, 1.823ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               7.427ns (Levels of Logic = 3)
  Source:            clk_16M (PAD)
  Destination:       sck<1> (PAD)

  Data Path: clk_16M to sck<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            73   1.328   2.227  clk_16M_IBUF (clk_16M_IBUF)
     LUT3:I0->O            2   0.235   0.725  sck<0>1 (sck_0_OBUF)
     OBUF:I->O                 2.912          sck_1_OBUF (sck<1>)
    ----------------------------------------
    Total                      7.427ns (4.475ns logic, 2.952ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_32M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_32M        |         |         |    3.698|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.39 secs
 
--> 

Total memory usage is 4494332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

