============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Thu Mar  2 20:23:56 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(84)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 11 trigger nets, 11 data nets.
KIT-1004 : Chipwatcher code = 0010101101111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=60) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=60) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_rx"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=60)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=60)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model uart_rx
SYN-1032 : 985/16 useful/useless nets, 395/11 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 806/6 useful/useless nets, 675/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 790/16 useful/useless nets, 663/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 258 better
SYN-1014 : Optimize round 2
SYN-1032 : 637/15 useful/useless nets, 510/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module uart_rx"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 641/42 useful/useless nets, 518/15 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 59 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 962/4 useful/useless nets, 839/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 137 (3.92), #lev = 5 (2.21)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 159 (3.92), #lev = 4 (1.99)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 366 instances into 159 LUTs, name keeping = 77%.
SYN-1001 : Packing model "uart_rx" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 236 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.178352s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (53.0%)

RUN-1004 : used memory is 107 MB, reserved memory is 72 MB, peak memory is 111 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (138 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 505 instances
RUN-0007 : 162 luts, 247 seqs, 45 mslices, 30 lslices, 12 pads, 5 brams, 0 dsps
RUN-1001 : There are total 629 nets
RUN-1001 : 347 nets have 2 pins
RUN-1001 : 222 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     108     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     134     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 503 instances, 162 luts, 247 seqs, 75 slices, 12 macros(75 instances: 45 mslices 30 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187526
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 503.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 111454, overlap = 11.25
PHY-3002 : Step(2): len = 72887.2, overlap = 4.5
PHY-3002 : Step(3): len = 52356.2, overlap = 11.25
PHY-3002 : Step(4): len = 42067.7, overlap = 11.25
PHY-3002 : Step(5): len = 37309.2, overlap = 11.25
PHY-3002 : Step(6): len = 30649.7, overlap = 11.25
PHY-3002 : Step(7): len = 26579, overlap = 11.25
PHY-3002 : Step(8): len = 24910.1, overlap = 11.25
PHY-3002 : Step(9): len = 21941.7, overlap = 11.25
PHY-3002 : Step(10): len = 19587.9, overlap = 11.25
PHY-3002 : Step(11): len = 18413, overlap = 11.25
PHY-3002 : Step(12): len = 17818.6, overlap = 11.25
PHY-3002 : Step(13): len = 15712, overlap = 11.25
PHY-3002 : Step(14): len = 14032.9, overlap = 11.25
PHY-3002 : Step(15): len = 14045.4, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60433e-05
PHY-3002 : Step(16): len = 13818.7, overlap = 9
PHY-3002 : Step(17): len = 13711.6, overlap = 6.75
PHY-3002 : Step(18): len = 13659.3, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20867e-05
PHY-3002 : Step(19): len = 13592.1, overlap = 9
PHY-3002 : Step(20): len = 13592.1, overlap = 9
PHY-3002 : Step(21): len = 13546.8, overlap = 6.75
PHY-3002 : Step(22): len = 13537.1, overlap = 6.75
PHY-3002 : Step(23): len = 13436.2, overlap = 4.5
PHY-3002 : Step(24): len = 13418.9, overlap = 4.5
PHY-3002 : Step(25): len = 13227.1, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.41733e-05
PHY-3002 : Step(26): len = 13249.9, overlap = 4.5
PHY-3002 : Step(27): len = 13236.1, overlap = 4.5
PHY-3002 : Step(28): len = 13213.4, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011827s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(29): len = 13909.7, overlap = 11.75
PHY-3002 : Step(30): len = 13991.4, overlap = 12.375
PHY-3002 : Step(31): len = 13704.2, overlap = 12.4375
PHY-3002 : Step(32): len = 13964.3, overlap = 12.875
PHY-3002 : Step(33): len = 13926.3, overlap = 12.8125
PHY-3002 : Step(34): len = 14048.6, overlap = 14.5938
PHY-3002 : Step(35): len = 13435.6, overlap = 16.25
PHY-3002 : Step(36): len = 13243.7, overlap = 17.625
PHY-3002 : Step(37): len = 13318, overlap = 18.7812
PHY-3002 : Step(38): len = 13408, overlap = 18.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165421
PHY-3002 : Step(39): len = 13114.5, overlap = 15.2188
PHY-3002 : Step(40): len = 13192.2, overlap = 13.5938
PHY-3002 : Step(41): len = 13237.1, overlap = 9.90625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000330842
PHY-3002 : Step(42): len = 12932.9, overlap = 11.0625
PHY-3002 : Step(43): len = 12968.3, overlap = 11.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.34695e-06
PHY-3002 : Step(44): len = 13098.7, overlap = 26.5
PHY-3002 : Step(45): len = 13231.8, overlap = 26.5625
PHY-3002 : Step(46): len = 13499.2, overlap = 26.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86939e-05
PHY-3002 : Step(47): len = 13489.8, overlap = 27.8125
PHY-3002 : Step(48): len = 13676.7, overlap = 28.4688
PHY-3002 : Step(49): len = 14194.9, overlap = 27.8438
PHY-3002 : Step(50): len = 14333.3, overlap = 25.0938
PHY-3002 : Step(51): len = 13852.8, overlap = 27.3125
PHY-3002 : Step(52): len = 13876.4, overlap = 26.75
PHY-3002 : Step(53): len = 13968.3, overlap = 26.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.73878e-05
PHY-3002 : Step(54): len = 13772.8, overlap = 23.8438
PHY-3002 : Step(55): len = 13853, overlap = 23.0938
PHY-3002 : Step(56): len = 14013.7, overlap = 22.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.47756e-05
PHY-3002 : Step(57): len = 14227.5, overlap = 20.7188
PHY-3002 : Step(58): len = 14227.5, overlap = 20.7188
PHY-3002 : Step(59): len = 13978.4, overlap = 18.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133559
PHY-3002 : Step(60): len = 14433, overlap = 19.0938
PHY-3002 : Step(61): len = 14560.5, overlap = 19.0312
PHY-3002 : Step(62): len = 14873.7, overlap = 17.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000267118
PHY-3002 : Step(63): len = 14711.9, overlap = 18.1875
PHY-3002 : Step(64): len = 14679.7, overlap = 17.7812
PHY-3002 : Step(65): len = 14718.8, overlap = 18.1562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000534236
PHY-3002 : Step(66): len = 14912.8, overlap = 17.7188
PHY-3002 : Step(67): len = 14912.8, overlap = 17.7188
PHY-3002 : Step(68): len = 14726.1, overlap = 17.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00104603
PHY-3002 : Step(69): len = 14883.5, overlap = 17.625
PHY-3002 : Step(70): len = 14883.5, overlap = 17.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00201558
PHY-3002 : Step(71): len = 15044.6, overlap = 18.1875
PHY-3002 : Step(72): len = 15044.6, overlap = 18.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00403116
PHY-3002 : Step(73): len = 15086.9, overlap = 17.9375
PHY-3002 : Step(74): len = 15086.9, overlap = 17.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00806231
PHY-3002 : Step(75): len = 15090.5, overlap = 18.0625
PHY-3002 : Step(76): len = 15090.5, overlap = 18.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0161246
PHY-3002 : Step(77): len = 15106.8, overlap = 18.0625
PHY-3002 : Step(78): len = 15106.8, overlap = 18.0625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0322493
PHY-3002 : Step(79): len = 15110.1, overlap = 18.0625
PHY-3002 : Step(80): len = 15110.1, overlap = 18.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.81 peak overflow 2.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/629.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 18224, over cnt = 55(0%), over = 237, worst = 19
PHY-1001 : End global iterations;  0.066537s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.5%)

PHY-1001 : Congestion index: top1 = 25.26, top5 = 9.58, top10 = 5.52, top15 = 3.72.
PHY-1001 : End incremental global routing;  0.141319s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2610, tnet num: 627, tinst num: 503, tnode num: 3537, tedge num: 4403.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.112127s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.265826s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (64.7%)

OPT-1001 : Current memory(MB): used = 156, reserve = 120, peak = 156.
OPT-1001 : End physical optimization;  0.275057s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (62.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 61 SEQ to BLE.
SYN-4003 : Packing 186 remaining SEQ's ...
SYN-4005 : Packed 86 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 100 single SEQ's are left
SYN-4011 : Packing model "uart_rx" (AL_USER_NORMAL) with 262/380 primitive instances ...
PHY-3001 : End packing;  0.023729s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.7%)

PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 261 instances
RUN-1001 : 120 mslices, 120 lslices, 12 pads, 5 brams, 0 dsps
RUN-1001 : There are total 569 nets
RUN-1001 : 266 nets have 2 pins
RUN-1001 : 243 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 259 instances, 240 slices, 12 macros(75 instances: 45 mslices 30 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 15458, Over = 22.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.90227e-05
PHY-3002 : Step(81): len = 14953.6, overlap = 21.5
PHY-3002 : Step(82): len = 14966.7, overlap = 21.25
PHY-3002 : Step(83): len = 14960.2, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.80455e-05
PHY-3002 : Step(84): len = 15004.9, overlap = 19
PHY-3002 : Step(85): len = 15172.8, overlap = 19
PHY-3002 : Step(86): len = 15315.8, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.60909e-05
PHY-3002 : Step(87): len = 15610.4, overlap = 18.5
PHY-3002 : Step(88): len = 15752.3, overlap = 18
PHY-3002 : Step(89): len = 15900.7, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.125965s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (62.0%)

PHY-3001 : Trial Legalized: Len = 21555.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000596034
PHY-3002 : Step(90): len = 19060.1, overlap = 4.25
PHY-3002 : Step(91): len = 18713, overlap = 6.5
PHY-3002 : Step(92): len = 18084.2, overlap = 8.25
PHY-3002 : Step(93): len = 17972.2, overlap = 9
PHY-3002 : Step(94): len = 17580.2, overlap = 8.75
PHY-3002 : Step(95): len = 17538.8, overlap = 9.25
PHY-3002 : Step(96): len = 17377, overlap = 9.5
PHY-3002 : Step(97): len = 17339.1, overlap = 9.5
PHY-3002 : Step(98): len = 17278.6, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00119207
PHY-3002 : Step(99): len = 17292.5, overlap = 9.5
PHY-3002 : Step(100): len = 17237.9, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00238414
PHY-3002 : Step(101): len = 17251.9, overlap = 9.5
PHY-3002 : Step(102): len = 17251.9, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19211.6, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005903s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 19379.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 72/569.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24112, over cnt = 72(0%), over = 119, worst = 4
PHY-1002 : len = 24800, over cnt = 27(0%), over = 33, worst = 3
PHY-1002 : len = 25160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137068s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 24.63, top5 = 13.31, top10 = 7.55, top15 = 5.29.
PHY-1001 : End incremental global routing;  0.220287s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (49.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2313, tnet num: 567, tinst num: 259, tnode num: 3008, tedge num: 4019.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.126853s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (49.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.360021s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (47.7%)

OPT-1001 : Current memory(MB): used = 158, reserve = 122, peak = 158.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 494/569.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013634s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.6%)

PHY-1001 : Congestion index: top1 = 24.63, top5 = 13.31, top10 = 7.55, top15 = 5.29.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001542s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (2026.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.474391s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (56.0%)

RUN-1003 : finish command "place" in  6.483336s wall, 1.468750s user + 1.218750s system = 2.687500s CPU (41.5%)

RUN-1004 : used memory is 143 MB, reserved memory is 107 MB, peak memory is 159 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 261 instances
RUN-1001 : 120 mslices, 120 lslices, 12 pads, 5 brams, 0 dsps
RUN-1001 : There are total 569 nets
RUN-1001 : 266 nets have 2 pins
RUN-1001 : 243 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2313, tnet num: 567, tinst num: 259, tnode num: 3008, tedge num: 4019.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 120 mslices, 120 lslices, 12 pads, 5 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 567 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 348 clock pins, and constraint 695 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23576, over cnt = 76(0%), over = 121, worst = 4
PHY-1002 : len = 24264, over cnt = 30(0%), over = 39, worst = 3
PHY-1002 : len = 24640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.134081s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.6%)

PHY-1001 : Congestion index: top1 = 24.96, top5 = 13.23, top10 = 7.46, top15 = 5.13.
PHY-1001 : End global routing;  0.206326s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (60.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 184, reserve = 148, peak = 198.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 452, reserve = 420, peak = 452.
PHY-1001 : End build detailed router design. 4.363800s wall, 3.781250s user + 0.109375s system = 3.890625s CPU (89.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 19568, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.700774s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (93.6%)

PHY-1001 : Current memory(MB): used = 482, reserve = 452, peak = 482.
PHY-1001 : End phase 1; 0.719543s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (91.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 97240, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 483, reserve = 452, peak = 483.
PHY-1001 : End initial routed; 2.260977s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (62.9%)

PHY-1001 : Current memory(MB): used = 483, reserve = 452, peak = 483.
PHY-1001 : End phase 2; 2.261042s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (62.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 97008, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.052812s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (59.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 97064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.027634s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.087928s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.3%)

PHY-1001 : Current memory(MB): used = 493, reserve = 462, peak = 493.
PHY-1001 : End phase 3; 0.297797s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.0%)

PHY-1003 : Routed, final wirelength = 97064
PHY-1001 : Current memory(MB): used = 493, reserve = 462, peak = 493.
PHY-1001 : End export database. 0.015706s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.5%)

PHY-1001 : End detail routing;  7.947131s wall, 6.312500s user + 0.125000s system = 6.437500s CPU (81.0%)

RUN-1003 : finish command "route" in  8.393424s wall, 6.671875s user + 0.125000s system = 6.796875s CPU (81.0%)

RUN-1004 : used memory is 433 MB, reserved memory is 402 MB, peak memory is 493 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: uart_rx Device: EG4S20NG88***

IO Statistics
#IO                        12
  #input                    3
  #output                   9
  #inout                    0

Utilization Statistics
#lut                      326   out of  19600    1.66%
#reg                      247   out of  19600    1.26%
#le                       426
  #lut only               179   out of    426   42.02%
  #reg only               100   out of    426   23.47%
  #lut&reg                147   out of    426   34.51%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       12   out of     66   18.18%
  #ireg                     1
  #oreg                     9
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver              Fanout
#1        clk_dup_1            GCLK               io                 clk_syn_2.di        93
#2        config_inst_syn_9    GCLK               config             config_inst.jtck    81


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk           INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
    reset_n         INPUT        P23        LVCMOS25          N/A           N/A        NONE    
    uart_rxd        INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
  uart_data[7]     OUTPUT        P14        LVCMOS25           8            N/A        OREG    
  uart_data[6]     OUTPUT         P8        LVCMOS25           8            N/A        OREG    
  uart_data[5]     OUTPUT         P2        LVCMOS25           8            N/A        OREG    
  uart_data[4]     OUTPUT        P62        LVCMOS25           8            N/A        OREG    
  uart_data[3]     OUTPUT        P75        LVCMOS25           8            N/A        OREG    
  uart_data[2]     OUTPUT        P42        LVCMOS25           8            N/A        OREG    
  uart_data[1]     OUTPUT         P4        LVCMOS25           8            N/A        OREG    
  uart_data[0]     OUTPUT        P68        LVCMOS25           8            N/A        OREG    
     valid         OUTPUT        P31        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |uart_rx        |426    |251     |75      |257     |5       |0       |
|  cw_top                            |CW_TOP_WRAPPER |404    |245     |75      |227     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |404    |245     |75      |227     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |136    |68      |0       |132     |0       |0       |
|        reg_inst                    |register       |133    |65      |0       |129     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |268    |177     |75      |95      |0       |0       |
|        bus_inst                    |bus_top        |30     |15      |10      |10      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |13      |10      |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |150    |117     |33      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       254   
    #2         2       188   
    #3         3        45   
    #4         4        10   
    #5        5-10      35   
    #6       11-50      19   
    #7       51-100     2    
  Average     2.82           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 25f43cdc62f02dc0e8ae23cbebac60719ae8c8c9ed9cfd21d60c40278d2a3a19 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 569, pip num: 5831
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 990 valid insts, and 15392 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000110110010101101111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.175681s wall, 9.093750s user + 0.109375s system = 9.203125s CPU (423.0%)

RUN-1004 : used memory is 437 MB, reserved memory is 408 MB, peak memory is 631 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230302_202356.log"
