# ASCON – SystemVerilog Implementation

This folder contains the deliverables of the ASCON project completed in April/May 2025 as part of the *Digital System Design* course at Mines Saint-Étienne.  

Files included:  
- Project report (PDF)  
- Source code archive (.zip) containing RTL modules and testbenches  
