
STM32F411_LVGL_ILI9341.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008200  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  080083a0  080083a0  000183a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a98  08008a98  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008a98  08008a98  00018a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008aa0  08008aa0  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008aa0  08008aa0  00018aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008aa4  08008aa4  00018aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008aa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  200001d8  08008c80  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005e4  08008c80  000205e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a150  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003da2  00000000  00000000  0003a39b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00009988  00000000  00000000  0003e13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ed0  00000000  00000000  00047ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e35  00000000  00000000  00048998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001a328  00000000  00000000  000497cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c1b6  00000000  00000000  00063af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0009e118  00000000  00000000  0007fcab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000042dc  00000000  00000000  0011ddc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  001220a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008388 	.word	0x08008388

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008388 	.word	0x08008388

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001000:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001002:	2210      	movs	r2, #16
 8001004:	2100      	movs	r1, #0
 8001006:	4668      	mov	r0, sp
 8001008:	f003 fd81 	bl	8004b0e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <MX_ADC1_Init+0x5c>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800100e:	4a14      	ldr	r2, [pc, #80]	; (8001060 <MX_ADC1_Init+0x60>)
 8001010:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001014:	e9c0 2300 	strd	r2, r3, [r0]
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8001018:	2401      	movs	r4, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101a:	2300      	movs	r3, #0
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800101c:	4a11      	ldr	r2, [pc, #68]	; (8001064 <MX_ADC1_Init+0x64>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101e:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001020:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001022:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001024:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001028:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800102a:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 800102e:	61c4      	str	r4, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001030:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001034:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001036:	f000 fc7f 	bl	8001938 <HAL_ADC_Init>
 800103a:	b108      	cbz	r0, 8001040 <MX_ADC1_Init+0x40>
  {
    Error_Handler();
 800103c:	f000 f952 	bl	80012e4 <Error_Handler>

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001040:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001042:	4806      	ldr	r0, [pc, #24]	; (800105c <MX_ADC1_Init+0x5c>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001044:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001046:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 8001048:	e9cd 4400 	strd	r4, r4, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800104c:	f000 fd1a 	bl	8001a84 <HAL_ADC_ConfigChannel>
 8001050:	b108      	cbz	r0, 8001056 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 8001052:	f000 f947 	bl	80012e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001056:	b004      	add	sp, #16
 8001058:	bd10      	pop	{r4, pc}
 800105a:	bf00      	nop
 800105c:	200001f4 	.word	0x200001f4
 8001060:	40012000 	.word	0x40012000
 8001064:	0f000001 	.word	0x0f000001

08001068 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001068:	b510      	push	{r4, lr}
 800106a:	4604      	mov	r4, r0
 800106c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106e:	2214      	movs	r2, #20
 8001070:	2100      	movs	r1, #0
 8001072:	a803      	add	r0, sp, #12
 8001074:	f003 fd4b 	bl	8004b0e <memset>
  if(adcHandle->Instance==ADC1)
 8001078:	6822      	ldr	r2, [r4, #0]
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <HAL_ADC_MspInit+0x5c>)
 800107c:	429a      	cmp	r2, r3
 800107e:	d11e      	bne.n	80010be <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001080:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001084:	2100      	movs	r1, #0
 8001086:	9101      	str	r1, [sp, #4]
 8001088:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC_VA_Pin|ADC_VB_Pin|ADC_IA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108a:	480f      	ldr	r0, [pc, #60]	; (80010c8 <HAL_ADC_MspInit+0x60>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800108c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001090:	645a      	str	r2, [r3, #68]	; 0x44
 8001092:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001094:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001098:	9201      	str	r2, [sp, #4]
 800109a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109c:	9102      	str	r1, [sp, #8]
 800109e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010a0:	f042 0201 	orr.w	r2, r2, #1
 80010a4:	631a      	str	r2, [r3, #48]	; 0x30
 80010a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	220e      	movs	r2, #14
 80010b2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b6:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ba:	f000 ff87 	bl	8001fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010be:	b008      	add	sp, #32
 80010c0:	bd10      	pop	{r4, pc}
 80010c2:	bf00      	nop
 80010c4:	40012000 	.word	0x40012000
 80010c8:	40020000 	.word	0x40020000

080010cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010cc:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_DMA_Init+0x40>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	9201      	str	r2, [sp, #4]
 80010d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010d6:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 80010da:	6319      	str	r1, [r3, #48]	; 0x30
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010e2:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e4:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010e6:	203a      	movs	r0, #58	; 0x3a
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010ea:	f000 fd77 	bl	8001bdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010ee:	203a      	movs	r0, #58	; 0x3a
 80010f0:	f000 fda6 	bl	8001c40 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80010f4:	2200      	movs	r2, #0
 80010f6:	4611      	mov	r1, r2
 80010f8:	2046      	movs	r0, #70	; 0x46
 80010fa:	f000 fd6f 	bl	8001bdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80010fe:	2046      	movs	r0, #70	; 0x46

}
 8001100:	b003      	add	sp, #12
 8001102:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001106:	f000 bd9b 	b.w	8001c40 <HAL_NVIC_EnableIRQ>
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001110:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	2214      	movs	r2, #20
{
 8001114:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	eb0d 0002 	add.w	r0, sp, r2
 800111a:	2100      	movs	r1, #0
 800111c:	f003 fcf7 	bl	8004b0e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001120:	2400      	movs	r4, #0
 8001122:	4b2c      	ldr	r3, [pc, #176]	; (80011d4 <MX_GPIO_Init+0xc4>)
 8001124:	9401      	str	r4, [sp, #4]
 8001126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001128:	4f2b      	ldr	r7, [pc, #172]	; (80011d8 <MX_GPIO_Init+0xc8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800112a:	4d2c      	ldr	r5, [pc, #176]	; (80011dc <MX_GPIO_Init+0xcc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800112c:	f042 0204 	orr.w	r2, r2, #4
 8001130:	631a      	str	r2, [r3, #48]	; 0x30
 8001132:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001134:	f002 0204 	and.w	r2, r2, #4
 8001138:	9201      	str	r2, [sp, #4]
 800113a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800113c:	9402      	str	r4, [sp, #8]
 800113e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001140:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001144:	631a      	str	r2, [r3, #48]	; 0x30
 8001146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001148:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800114c:	9202      	str	r2, [sp, #8]
 800114e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001150:	9403      	str	r4, [sp, #12]
 8001152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001154:	f042 0201 	orr.w	r2, r2, #1
 8001158:	631a      	str	r2, [r3, #48]	; 0x30
 800115a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800115c:	f002 0201 	and.w	r2, r2, #1
 8001160:	9203      	str	r2, [sp, #12]
 8001162:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001164:	9404      	str	r4, [sp, #16]
 8001166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001168:	f042 0202 	orr.w	r2, r2, #2
 800116c:	631a      	str	r2, [r3, #48]	; 0x30
 800116e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001176:	4622      	mov	r2, r4
 8001178:	4638      	mov	r0, r7
 800117a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001180:	f000 ffec 	bl	800215c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001184:	4622      	mov	r2, r4
 8001186:	4628      	mov	r0, r5
 8001188:	f241 4106 	movw	r1, #5126	; 0x1406
 800118c:	f000 ffe6 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2601      	movs	r6, #1
 8001192:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001196:	a905      	add	r1, sp, #20
 8001198:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119a:	e9cd 3605 	strd	r3, r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f000 ff13 	bl	8001fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin;
 80011a6:	f241 4306 	movw	r3, #5126	; 0x1406
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	a905      	add	r1, sp, #20
 80011ac:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	e9cd 3605 	strd	r3, r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b2:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f000 ff09 	bl	8001fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ba:	2240      	movs	r2, #64	; 0x40
 80011bc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80011c0:	a905      	add	r1, sp, #20
 80011c2:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f000 feff 	bl	8001fcc <HAL_GPIO_Init>

}
 80011ce:	b00b      	add	sp, #44	; 0x2c
 80011d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40020800 	.word	0x40020800
 80011dc:	40020400 	.word	0x40020400

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b510      	push	{r4, lr}
 80011e2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e4:	2210      	movs	r2, #16
 80011e6:	2100      	movs	r1, #0
 80011e8:	a80a      	add	r0, sp, #40	; 0x28
 80011ea:	f003 fc90 	bl	8004b0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ee:	2214      	movs	r2, #20
 80011f0:	2100      	movs	r1, #0
 80011f2:	a803      	add	r0, sp, #12
 80011f4:	f003 fc8b 	bl	8004b0e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <SystemClock_Config+0x98>)
 80011fa:	2100      	movs	r1, #0
 80011fc:	9101      	str	r1, [sp, #4]
 80011fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001200:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001204:	641a      	str	r2, [r3, #64]	; 0x40
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <SystemClock_Config+0x9c>)
 8001212:	9102      	str	r1, [sp, #8]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001222:	9302      	str	r3, [sp, #8]
 8001224:	9b02      	ldr	r3, [sp, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001226:	2201      	movs	r2, #1
 8001228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800122c:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800122e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001232:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001236:	e9cd 430e 	strd	r4, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 12;
  RCC_OscInitStruct.PLL.PLLN = 96;
 800123a:	210c      	movs	r1, #12
 800123c:	2360      	movs	r3, #96	; 0x60
 800123e:	e9cd 1310 	strd	r1, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001242:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001244:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001246:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001248:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800124a:	f000 ff95 	bl	8002178 <HAL_RCC_OscConfig>
 800124e:	b108      	cbz	r0, 8001254 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001250:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001252:	e7fe      	b.n	8001252 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001254:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001256:	e9cd 3403 	strd	r3, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125e:	e9cd 3006 	strd	r3, r0, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001264:	4621      	mov	r1, r4
 8001266:	a803      	add	r0, sp, #12
 8001268:	f001 f960 	bl	800252c <HAL_RCC_ClockConfig>
 800126c:	b108      	cbz	r0, 8001272 <SystemClock_Config+0x92>
 800126e:	b672      	cpsid	i
	while (1) {
 8001270:	e7fe      	b.n	8001270 <SystemClock_Config+0x90>
}
 8001272:	b014      	add	sp, #80	; 0x50
 8001274:	bd10      	pop	{r4, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40007000 	.word	0x40007000

08001280 <main>:
{
 8001280:	b508      	push	{r3, lr}
  HAL_Init();
 8001282:	f000 fb19 	bl	80018b8 <HAL_Init>
  SystemClock_Config();
 8001286:	f7ff ffab 	bl	80011e0 <SystemClock_Config>
  MX_GPIO_Init();
 800128a:	f7ff ff41 	bl	8001110 <MX_GPIO_Init>
  MX_DMA_Init();
 800128e:	f7ff ff1d 	bl	80010cc <MX_DMA_Init>
  MX_SPI1_Init();
 8001292:	f000 f829 	bl	80012e8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001296:	f000 f849 	bl	800132c <MX_SPI2_Init>
  MX_TIM1_Init();
 800129a:	f000 f9eb 	bl	8001674 <MX_TIM1_Init>
  MX_SPI3_Init();
 800129e:	f000 f867 	bl	8001370 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80012a2:	f000 fa37 	bl	8001714 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80012a6:	f7ff feab 	bl	8001000 <MX_ADC1_Init>
	ILI9341_Init(); //initial driver setup to drive ili9341
 80012aa:	f002 f945 	bl	8003538 <ILI9341_Init>
	HAL_Delay(1000);
 80012ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012b2:	f000 fb2d 	bl	8001910 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_SET);
 80012b6:	4809      	ldr	r0, [pc, #36]	; (80012dc <main+0x5c>)
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80012b8:	4c09      	ldr	r4, [pc, #36]	; (80012e0 <main+0x60>)
	HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_SET);
 80012ba:	2201      	movs	r2, #1
 80012bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012c0:	f000 ff4c 	bl	800215c <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80012c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012c8:	4620      	mov	r0, r4
 80012ca:	f000 ff4c 	bl	8002166 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80012ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012d2:	f000 fb1d 	bl	8001910 <HAL_Delay>
		PERFORMANCE_TEST();
 80012d6:	f002 fb93 	bl	8003a00 <PERFORMANCE_TEST>
	while (1) {
 80012da:	e7f3      	b.n	80012c4 <main+0x44>
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40020800 	.word	0x40020800

080012e4 <Error_Handler>:
 80012e4:	b672      	cpsid	i
	while (1) {
 80012e6:	e7fe      	b.n	80012e6 <Error_Handler+0x2>

080012e8 <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80012e8:	480e      	ldr	r0, [pc, #56]	; (8001324 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012ea:	4a0f      	ldr	r2, [pc, #60]	; (8001328 <MX_SPI1_Init+0x40>)
{
 80012ec:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012ee:	f44f 7382 	mov.w	r3, #260	; 0x104
 80012f2:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012f6:	2300      	movs	r3, #0
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f8:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012fc:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001300:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001304:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001308:	2210      	movs	r2, #16
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800130a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800130c:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800130e:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001312:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001314:	f001 fa46 	bl	80027a4 <HAL_SPI_Init>
 8001318:	b118      	cbz	r0, 8001322 <MX_SPI1_Init+0x3a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800131a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800131e:	f7ff bfe1 	b.w	80012e4 <Error_Handler>
}
 8001322:	bd08      	pop	{r3, pc}
 8001324:	2000029c 	.word	0x2000029c
 8001328:	40013000 	.word	0x40013000

0800132c <MX_SPI2_Init>:
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800132c:	480e      	ldr	r0, [pc, #56]	; (8001368 <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <MX_SPI2_Init+0x40>)
{
 8001330:	b508      	push	{r3, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001332:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001336:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800133a:	2300      	movs	r3, #0
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800133c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001340:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001344:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001348:	f44f 7100 	mov.w	r1, #512	; 0x200
 800134c:	2210      	movs	r2, #16
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800134e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001350:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001352:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 8001356:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001358:	f001 fa24 	bl	80027a4 <HAL_SPI_Init>
 800135c:	b118      	cbz	r0, 8001366 <MX_SPI2_Init+0x3a>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800135e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001362:	f7ff bfbf 	b.w	80012e4 <Error_Handler>
}
 8001366:	bd08      	pop	{r3, pc}
 8001368:	200002f4 	.word	0x200002f4
 800136c:	40003800 	.word	0x40003800

08001370 <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001370:	480e      	ldr	r0, [pc, #56]	; (80013ac <MX_SPI3_Init+0x3c>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001372:	4a0f      	ldr	r2, [pc, #60]	; (80013b0 <MX_SPI3_Init+0x40>)
{
 8001374:	b508      	push	{r3, lr}
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001376:	f44f 7382 	mov.w	r3, #260	; 0x104
 800137a:	e9c0 2300 	strd	r2, r3, [r0]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800137e:	2300      	movs	r3, #0
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001380:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001384:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.NSS = SPI_NSS_SOFT;
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001388:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800138c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001390:	2218      	movs	r2, #24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001392:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001394:	230a      	movs	r3, #10
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001396:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi3.Init.CRCPolynomial = 10;
 800139a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800139c:	f001 fa02 	bl	80027a4 <HAL_SPI_Init>
 80013a0:	b118      	cbz	r0, 80013aa <MX_SPI3_Init+0x3a>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013a6:	f7ff bf9d 	b.w	80012e4 <Error_Handler>
}
 80013aa:	bd08      	pop	{r3, pc}
 80013ac:	2000034c 	.word	0x2000034c
 80013b0:	40003c00 	.word	0x40003c00

080013b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b6:	4606      	mov	r6, r0
 80013b8:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ba:	2214      	movs	r2, #20
 80013bc:	2100      	movs	r1, #0
 80013be:	a807      	add	r0, sp, #28
 80013c0:	f003 fba5 	bl	8004b0e <memset>
  if(spiHandle->Instance==SPI1)
 80013c4:	6833      	ldr	r3, [r6, #0]
 80013c6:	4a53      	ldr	r2, [pc, #332]	; (8001514 <HAL_SPI_MspInit+0x160>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d144      	bne.n	8001456 <HAL_SPI_MspInit+0xa2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013cc:	4b52      	ldr	r3, [pc, #328]	; (8001518 <HAL_SPI_MspInit+0x164>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 80013ce:	4f53      	ldr	r7, [pc, #332]	; (800151c <HAL_SPI_MspInit+0x168>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013d0:	2500      	movs	r5, #0
 80013d2:	9500      	str	r5, [sp, #0]
 80013d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80013da:	645a      	str	r2, [r3, #68]	; 0x44
 80013dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013de:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80013e2:	9200      	str	r2, [sp, #0]
 80013e4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e6:	9501      	str	r5, [sp, #4]
 80013e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013ea:	f042 0201 	orr.w	r2, r2, #1
 80013ee:	631a      	str	r2, [r3, #48]	; 0x30
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	20f0      	movs	r0, #240	; 0xf0
 80013fc:	2302      	movs	r3, #2
 80013fe:	e9cd 0307 	strd	r0, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001402:	2403      	movs	r4, #3
 8001404:	2305      	movs	r3, #5
 8001406:	e9cd 430a 	strd	r4, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140a:	4845      	ldr	r0, [pc, #276]	; (8001520 <HAL_SPI_MspInit+0x16c>)
    hdma_spi1_tx.Instance = DMA2_Stream2;
 800140c:	4c45      	ldr	r4, [pc, #276]	; (8001524 <HAL_SPI_MspInit+0x170>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140e:	a907      	add	r1, sp, #28
 8001410:	f000 fddc 	bl	8001fcc <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001414:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001418:	e9c4 7300 	strd	r7, r3, [r4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800141c:	2340      	movs	r3, #64	; 0x40
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800141e:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001422:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001424:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001428:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800142c:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001430:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001434:	f000 fc3c 	bl	8001cb0 <HAL_DMA_Init>
 8001438:	b108      	cbz	r0, 800143e <HAL_SPI_MspInit+0x8a>
    {
      Error_Handler();
 800143a:	f7ff ff53 	bl	80012e4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800143e:	2200      	movs	r2, #0
 8001440:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001442:	64b4      	str	r4, [r6, #72]	; 0x48
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001444:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001446:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001448:	f000 fbc8 	bl	8001bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800144c:	2023      	movs	r0, #35	; 0x23
 800144e:	f000 fbf7 	bl	8001c40 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001452:	b00d      	add	sp, #52	; 0x34
 8001454:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(spiHandle->Instance==SPI2)
 8001456:	4a34      	ldr	r2, [pc, #208]	; (8001528 <HAL_SPI_MspInit+0x174>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d123      	bne.n	80014a4 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800145c:	4b2e      	ldr	r3, [pc, #184]	; (8001518 <HAL_SPI_MspInit+0x164>)
 800145e:	2100      	movs	r1, #0
 8001460:	9102      	str	r1, [sp, #8]
 8001462:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001464:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001468:	641a      	str	r2, [r3, #64]	; 0x40
 800146a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800146c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001470:	9202      	str	r2, [sp, #8]
 8001472:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001474:	9103      	str	r1, [sp, #12]
 8001476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001478:	f042 0202 	orr.w	r2, r2, #2
 800147c:	631a      	str	r2, [r3, #48]	; 0x30
 800147e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	9303      	str	r3, [sp, #12]
 8001486:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001488:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800148c:	2302      	movs	r3, #2
 800148e:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001492:	2103      	movs	r1, #3
 8001494:	2305      	movs	r3, #5
 8001496:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149a:	4824      	ldr	r0, [pc, #144]	; (800152c <HAL_SPI_MspInit+0x178>)
 800149c:	a907      	add	r1, sp, #28
 800149e:	f000 fd95 	bl	8001fcc <HAL_GPIO_Init>
}
 80014a2:	e7d6      	b.n	8001452 <HAL_SPI_MspInit+0x9e>
  else if(spiHandle->Instance==SPI3)
 80014a4:	4a22      	ldr	r2, [pc, #136]	; (8001530 <HAL_SPI_MspInit+0x17c>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d1d3      	bne.n	8001452 <HAL_SPI_MspInit+0x9e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014aa:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <HAL_SPI_MspInit+0x164>)
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 80014ac:	481c      	ldr	r0, [pc, #112]	; (8001520 <HAL_SPI_MspInit+0x16c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014ae:	2400      	movs	r4, #0
 80014b0:	9404      	str	r4, [sp, #16]
 80014b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014b8:	641a      	str	r2, [r3, #64]	; 0x40
 80014ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014bc:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80014c0:	9204      	str	r2, [sp, #16]
 80014c2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c4:	9405      	str	r4, [sp, #20]
 80014c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014c8:	f042 0201 	orr.w	r2, r2, #1
 80014cc:	631a      	str	r2, [r3, #48]	; 0x30
 80014ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014d0:	f002 0201 	and.w	r2, r2, #1
 80014d4:	9205      	str	r2, [sp, #20]
 80014d6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d8:	9406      	str	r4, [sp, #24]
 80014da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014dc:	f042 0202 	orr.w	r2, r2, #2
 80014e0:	631a      	str	r2, [r3, #48]	; 0x30
 80014e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	9306      	str	r3, [sp, #24]
 80014ea:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2702      	movs	r7, #2
 80014ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014f2:	2603      	movs	r6, #3
 80014f4:	2506      	movs	r5, #6
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 80014f6:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f8:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014fc:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 8001500:	f000 fd64 	bl	8001fcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TP_CLK_Pin|TP_MISO_Pin|TP_MOSI_Pin;
 8001504:	2338      	movs	r3, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150a:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800150e:	950b      	str	r5, [sp, #44]	; 0x2c
 8001510:	e7c3      	b.n	800149a <HAL_SPI_MspInit+0xe6>
 8001512:	bf00      	nop
 8001514:	40013000 	.word	0x40013000
 8001518:	40023800 	.word	0x40023800
 800151c:	40026440 	.word	0x40026440
 8001520:	40020000 	.word	0x40020000
 8001524:	2000023c 	.word	0x2000023c
 8001528:	40003800 	.word	0x40003800
 800152c:	40020400 	.word	0x40020400
 8001530:	40003c00 	.word	0x40003c00

08001534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001534:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001536:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <HAL_MspInit+0x34>)
 8001538:	2100      	movs	r1, #0
 800153a:	9100      	str	r1, [sp, #0]
 800153c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800153e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001542:	645a      	str	r2, [r3, #68]	; 0x44
 8001544:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001546:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800154a:	9200      	str	r2, [sp, #0]
 800154c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	9101      	str	r1, [sp, #4]
 8001550:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001552:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001556:	641a      	str	r2, [r3, #64]	; 0x40
 8001558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001562:	b002      	add	sp, #8
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800

0800156c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800156c:	e7fe      	b.n	800156c <NMI_Handler>

0800156e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800156e:	e7fe      	b.n	800156e <HardFault_Handler>

08001570 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001570:	e7fe      	b.n	8001570 <MemManage_Handler>

08001572 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001572:	e7fe      	b.n	8001572 <BusFault_Handler>

08001574 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001574:	e7fe      	b.n	8001574 <UsageFault_Handler>

08001576 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001576:	4770      	bx	lr

08001578 <DebugMon_Handler>:
 8001578:	4770      	bx	lr

0800157a <PendSV_Handler>:
 800157a:	4770      	bx	lr

0800157c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800157c:	f000 b9b6 	b.w	80018ec <HAL_IncTick>

08001580 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001580:	4801      	ldr	r0, [pc, #4]	; (8001588 <SPI1_IRQHandler+0x8>)
 8001582:	f001 ba19 	b.w	80029b8 <HAL_SPI_IRQHandler>
 8001586:	bf00      	nop
 8001588:	2000029c 	.word	0x2000029c

0800158c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800158c:	4801      	ldr	r0, [pc, #4]	; (8001594 <USART1_IRQHandler+0x8>)
 800158e:	f001 bd4f 	b.w	8003030 <HAL_UART_IRQHandler>
 8001592:	bf00      	nop
 8001594:	20000450 	.word	0x20000450

08001598 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001598:	4801      	ldr	r0, [pc, #4]	; (80015a0 <DMA2_Stream2_IRQHandler+0x8>)
 800159a:	f000 bc59 	b.w	8001e50 <HAL_DMA_IRQHandler>
 800159e:	bf00      	nop
 80015a0:	2000023c 	.word	0x2000023c

080015a4 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80015a4:	4801      	ldr	r0, [pc, #4]	; (80015ac <DMA2_Stream7_IRQHandler+0x8>)
 80015a6:	f000 bc53 	b.w	8001e50 <HAL_DMA_IRQHandler>
 80015aa:	bf00      	nop
 80015ac:	200003f0 	.word	0x200003f0

080015b0 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80015b0:	2001      	movs	r0, #1
 80015b2:	4770      	bx	lr

080015b4 <_kill>:

int _kill(int pid, int sig)
{
 80015b4:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015b6:	f003 fafd 	bl	8004bb4 <__errno>
 80015ba:	2316      	movs	r3, #22
 80015bc:	6003      	str	r3, [r0, #0]
  return -1;
}
 80015be:	f04f 30ff 	mov.w	r0, #4294967295
 80015c2:	bd08      	pop	{r3, pc}

080015c4 <_exit>:

void _exit (int status)
{
 80015c4:	b508      	push	{r3, lr}
  errno = EINVAL;
 80015c6:	f003 faf5 	bl	8004bb4 <__errno>
 80015ca:	2316      	movs	r3, #22
 80015cc:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80015ce:	e7fe      	b.n	80015ce <_exit+0xa>

080015d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d0:	b570      	push	{r4, r5, r6, lr}
 80015d2:	460d      	mov	r5, r1
 80015d4:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d6:	460e      	mov	r6, r1
 80015d8:	1b73      	subs	r3, r6, r5
 80015da:	429c      	cmp	r4, r3
 80015dc:	dc01      	bgt.n	80015e2 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80015de:	4620      	mov	r0, r4
 80015e0:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80015e2:	f3af 8000 	nop.w
 80015e6:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ea:	e7f5      	b.n	80015d8 <_read+0x8>

080015ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015ec:	b570      	push	{r4, r5, r6, lr}
 80015ee:	460d      	mov	r5, r1
 80015f0:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f2:	460e      	mov	r6, r1
 80015f4:	1b73      	subs	r3, r6, r5
 80015f6:	429c      	cmp	r4, r3
 80015f8:	dc01      	bgt.n	80015fe <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 80015fa:	4620      	mov	r0, r4
 80015fc:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 80015fe:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001602:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001606:	e7f5      	b.n	80015f4 <_write+0x8>

08001608 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	4770      	bx	lr

0800160e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800160e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001612:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001614:	2000      	movs	r0, #0
 8001616:	4770      	bx	lr

08001618 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001618:	2001      	movs	r0, #1
 800161a:	4770      	bx	lr

0800161c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800161c:	2000      	movs	r0, #0
 800161e:	4770      	bx	lr

08001620 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001620:	4a0b      	ldr	r2, [pc, #44]	; (8001650 <_sbrk+0x30>)
 8001622:	6811      	ldr	r1, [r2, #0]
{
 8001624:	b510      	push	{r4, lr}
 8001626:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001628:	b909      	cbnz	r1, 800162e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800162a:	490a      	ldr	r1, [pc, #40]	; (8001654 <_sbrk+0x34>)
 800162c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162e:	6810      	ldr	r0, [r2, #0]
 8001630:	4909      	ldr	r1, [pc, #36]	; (8001658 <_sbrk+0x38>)
 8001632:	4c0a      	ldr	r4, [pc, #40]	; (800165c <_sbrk+0x3c>)
 8001634:	4403      	add	r3, r0
 8001636:	1b09      	subs	r1, r1, r4
 8001638:	428b      	cmp	r3, r1
 800163a:	d906      	bls.n	800164a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 800163c:	f003 faba 	bl	8004bb4 <__errno>
 8001640:	230c      	movs	r3, #12
 8001642:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001644:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001648:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800164a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800164c:	e7fc      	b.n	8001648 <_sbrk+0x28>
 800164e:	bf00      	nop
 8001650:	200003a4 	.word	0x200003a4
 8001654:	200005e8 	.word	0x200005e8
 8001658:	20020000 	.word	0x20020000
 800165c:	00000400 	.word	0x00000400

08001660 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001660:	4a03      	ldr	r2, [pc, #12]	; (8001670 <SystemInit+0x10>)
 8001662:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001666:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800166a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800166e:	4770      	bx	lr
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001674:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001676:	2210      	movs	r2, #16
 8001678:	2100      	movs	r1, #0
 800167a:	a802      	add	r0, sp, #8
 800167c:	f003 fa47 	bl	8004b0e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001680:	4816      	ldr	r0, [pc, #88]	; (80016dc <MX_TIM1_Init+0x68>)
  htim1.Init.Prescaler = 10000;
 8001682:	4917      	ldr	r1, [pc, #92]	; (80016e0 <MX_TIM1_Init+0x6c>)
 8001684:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001688:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 10000;
 800168a:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800168e:	f64f 7cff 	movw	ip, #65535	; 0xffff
 8001692:	f44f 7280 	mov.w	r2, #256	; 0x100
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001696:	e9cd 3300 	strd	r3, r3, [sp]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800169a:	e9c0 c203 	strd	ip, r2, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169e:	e9c0 3305 	strd	r3, r3, [r0, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a2:	6083      	str	r3, [r0, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016a4:	f001 fa9e 	bl	8002be4 <HAL_TIM_Base_Init>
 80016a8:	b108      	cbz	r0, 80016ae <MX_TIM1_Init+0x3a>
  {
    Error_Handler();
 80016aa:	f7ff fe1b 	bl	80012e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016b2:	480a      	ldr	r0, [pc, #40]	; (80016dc <MX_TIM1_Init+0x68>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016b4:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016b6:	a902      	add	r1, sp, #8
 80016b8:	f001 faca 	bl	8002c50 <HAL_TIM_ConfigClockSource>
 80016bc:	b108      	cbz	r0, 80016c2 <MX_TIM1_Init+0x4e>
  {
    Error_Handler();
 80016be:	f7ff fe11 	bl	80012e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c2:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_TIM1_Init+0x68>)
 80016c6:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c8:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016cc:	f001 fb5a 	bl	8002d84 <HAL_TIMEx_MasterConfigSynchronization>
 80016d0:	b108      	cbz	r0, 80016d6 <MX_TIM1_Init+0x62>
  {
    Error_Handler();
 80016d2:	f7ff fe07 	bl	80012e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016d6:	b007      	add	sp, #28
 80016d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80016dc:	200003a8 	.word	0x200003a8
 80016e0:	40010000 	.word	0x40010000

080016e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 80016e4:	6802      	ldr	r2, [r0, #0]
 80016e6:	4b09      	ldr	r3, [pc, #36]	; (800170c <HAL_TIM_Base_MspInit+0x28>)
 80016e8:	429a      	cmp	r2, r3
{
 80016ea:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 80016ec:	d10b      	bne.n	8001706 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	9301      	str	r3, [sp, #4]
 80016f2:	4b07      	ldr	r3, [pc, #28]	; (8001710 <HAL_TIM_Base_MspInit+0x2c>)
 80016f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016f6:	f042 0201 	orr.w	r2, r2, #1
 80016fa:	645a      	str	r2, [r3, #68]	; 0x44
 80016fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001706:	b002      	add	sp, #8
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	40010000 	.word	0x40010000
 8001710:	40023800 	.word	0x40023800

08001714 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001714:	480b      	ldr	r0, [pc, #44]	; (8001744 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8001716:	4a0c      	ldr	r2, [pc, #48]	; (8001748 <MX_USART1_UART_Init+0x34>)
{
 8001718:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 115200;
 800171a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800171e:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001724:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001726:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800172a:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 800172e:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001730:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001732:	f001 fbe9 	bl	8002f08 <HAL_UART_Init>
 8001736:	b118      	cbz	r0, 8001740 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001738:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800173c:	f7ff bdd2 	b.w	80012e4 <Error_Handler>
}
 8001740:	bd08      	pop	{r3, pc}
 8001742:	bf00      	nop
 8001744:	20000450 	.word	0x20000450
 8001748:	40011000 	.word	0x40011000

0800174c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	4606      	mov	r6, r0
 8001750:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001752:	2214      	movs	r2, #20
 8001754:	2100      	movs	r1, #0
 8001756:	a803      	add	r0, sp, #12
 8001758:	f003 f9d9 	bl	8004b0e <memset>
  if(uartHandle->Instance==USART1)
 800175c:	6832      	ldr	r2, [r6, #0]
 800175e:	4b25      	ldr	r3, [pc, #148]	; (80017f4 <HAL_UART_MspInit+0xa8>)
 8001760:	429a      	cmp	r2, r3
 8001762:	d144      	bne.n	80017ee <HAL_UART_MspInit+0xa2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001764:	2500      	movs	r5, #0
 8001766:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800176a:	9501      	str	r5, [sp, #4]
 800176c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176e:	4822      	ldr	r0, [pc, #136]	; (80017f8 <HAL_UART_MspInit+0xac>)

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001770:	4c22      	ldr	r4, [pc, #136]	; (80017fc <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001772:	f042 0210 	orr.w	r2, r2, #16
 8001776:	645a      	str	r2, [r3, #68]	; 0x44
 8001778:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800177a:	f002 0210 	and.w	r2, r2, #16
 800177e:	9201      	str	r2, [sp, #4]
 8001780:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	9502      	str	r5, [sp, #8]
 8001784:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001786:	f042 0201 	orr.w	r2, r2, #1
 800178a:	631a      	str	r2, [r3, #48]	; 0x30
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	9302      	str	r3, [sp, #8]
 8001794:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800179a:	2302      	movs	r3, #2
 800179c:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017a0:	2103      	movs	r1, #3
 80017a2:	2307      	movs	r3, #7
 80017a4:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a8:	a903      	add	r1, sp, #12
 80017aa:	f000 fc0f 	bl	8001fcc <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80017ae:	4814      	ldr	r0, [pc, #80]	; (8001800 <HAL_UART_MspInit+0xb4>)
 80017b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80017b4:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017b8:	2340      	movs	r3, #64	; 0x40
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ba:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80017be:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017c4:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80017c8:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017cc:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80017d0:	f000 fa6e 	bl	8001cb0 <HAL_DMA_Init>
 80017d4:	b108      	cbz	r0, 80017da <HAL_UART_MspInit+0x8e>
    {
      Error_Handler();
 80017d6:	f7ff fd85 	bl	80012e4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017da:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80017dc:	6374      	str	r4, [r6, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017de:	2025      	movs	r0, #37	; 0x25
 80017e0:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80017e2:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017e4:	f000 f9fa 	bl	8001bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017e8:	2025      	movs	r0, #37	; 0x25
 80017ea:	f000 fa29 	bl	8001c40 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80017ee:	b008      	add	sp, #32
 80017f0:	bd70      	pop	{r4, r5, r6, pc}
 80017f2:	bf00      	nop
 80017f4:	40011000 	.word	0x40011000
 80017f8:	40020000 	.word	0x40020000
 80017fc:	200003f0 	.word	0x200003f0
 8001800:	400264b8 	.word	0x400264b8

08001804 <HAL_UART_TxCpltCallback>:
 * @param huart UART
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
  // ?UART
  if (huart->Instance == USART1)
 8001804:	6802      	ldr	r2, [r0, #0]
 8001806:	4b03      	ldr	r3, [pc, #12]	; (8001814 <HAL_UART_TxCpltCallback+0x10>)
 8001808:	429a      	cmp	r2, r3
  {
    usart_dma_tx_over = 1;
 800180a:	bf02      	ittt	eq
 800180c:	4b02      	ldreq	r3, [pc, #8]	; (8001818 <HAL_UART_TxCpltCallback+0x14>)
 800180e:	2201      	moveq	r2, #1
 8001810:	701a      	strbeq	r2, [r3, #0]
  }
}
 8001812:	4770      	bx	lr
 8001814:	40011000 	.word	0x40011000
 8001818:	20000004 	.word	0x20000004

0800181c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800181c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001854 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001820:	480d      	ldr	r0, [pc, #52]	; (8001858 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001822:	490e      	ldr	r1, [pc, #56]	; (800185c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001824:	4a0e      	ldr	r2, [pc, #56]	; (8001860 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001828:	e002      	b.n	8001830 <LoopCopyDataInit>

0800182a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800182a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800182c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800182e:	3304      	adds	r3, #4

08001830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001834:	d3f9      	bcc.n	800182a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001836:	4a0b      	ldr	r2, [pc, #44]	; (8001864 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001838:	4c0b      	ldr	r4, [pc, #44]	; (8001868 <LoopFillZerobss+0x26>)
  movs r3, #0
 800183a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800183c:	e001      	b.n	8001842 <LoopFillZerobss>

0800183e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800183e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001840:	3204      	adds	r2, #4

08001842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001844:	d3fb      	bcc.n	800183e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001846:	f7ff ff0b 	bl	8001660 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800184a:	f003 f9b9 	bl	8004bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800184e:	f7ff fd17 	bl	8001280 <main>
  bx  lr    
 8001852:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001854:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800185c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001860:	08008aa8 	.word	0x08008aa8
  ldr r2, =_sbss
 8001864:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001868:	200005e4 	.word	0x200005e4

0800186c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800186c:	e7fe      	b.n	800186c <ADC_IRQHandler>
	...

08001870 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001870:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <HAL_InitTick+0x3c>)
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800187a:	fbb3 f3f2 	udiv	r3, r3, r2
 800187e:	4a0c      	ldr	r2, [pc, #48]	; (80018b0 <HAL_InitTick+0x40>)
{
 8001880:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001882:	6810      	ldr	r0, [r2, #0]
 8001884:	fbb0 f0f3 	udiv	r0, r0, r3
 8001888:	f000 f9e8 	bl	8001c5c <HAL_SYSTICK_Config>
 800188c:	4604      	mov	r4, r0
 800188e:	b958      	cbnz	r0, 80018a8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001890:	2d0f      	cmp	r5, #15
 8001892:	d809      	bhi.n	80018a8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001894:	4602      	mov	r2, r0
 8001896:	4629      	mov	r1, r5
 8001898:	f04f 30ff 	mov.w	r0, #4294967295
 800189c:	f000 f99e 	bl	8001bdc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018a0:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <HAL_InitTick+0x44>)
 80018a2:	4620      	mov	r0, r4
 80018a4:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80018a6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80018a8:	2001      	movs	r0, #1
 80018aa:	e7fc      	b.n	80018a6 <HAL_InitTick+0x36>
 80018ac:	20000005 	.word	0x20000005
 80018b0:	20000000 	.word	0x20000000
 80018b4:	20000008 	.word	0x20000008

080018b8 <HAL_Init>:
{
 80018b8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018ba:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <HAL_Init+0x30>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018c2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80018ca:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018d2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d4:	2003      	movs	r0, #3
 80018d6:	f000 f96f 	bl	8001bb8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80018da:	200f      	movs	r0, #15
 80018dc:	f7ff ffc8 	bl	8001870 <HAL_InitTick>
  HAL_MspInit();
 80018e0:	f7ff fe28 	bl	8001534 <HAL_MspInit>
}
 80018e4:	2000      	movs	r0, #0
 80018e6:	bd08      	pop	{r3, pc}
 80018e8:	40023c00 	.word	0x40023c00

080018ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80018ec:	4a03      	ldr	r2, [pc, #12]	; (80018fc <HAL_IncTick+0x10>)
 80018ee:	4b04      	ldr	r3, [pc, #16]	; (8001900 <HAL_IncTick+0x14>)
 80018f0:	6811      	ldr	r1, [r2, #0]
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	440b      	add	r3, r1
 80018f6:	6013      	str	r3, [r2, #0]
}
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	20000494 	.word	0x20000494
 8001900:	20000005 	.word	0x20000005

08001904 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001904:	4b01      	ldr	r3, [pc, #4]	; (800190c <HAL_GetTick+0x8>)
 8001906:	6818      	ldr	r0, [r3, #0]
}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20000494 	.word	0x20000494

08001910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001910:	b538      	push	{r3, r4, r5, lr}
 8001912:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001914:	f7ff fff6 	bl	8001904 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001918:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800191a:	bf1c      	itt	ne
 800191c:	4b05      	ldrne	r3, [pc, #20]	; (8001934 <HAL_Delay+0x24>)
 800191e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001920:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001922:	bf18      	it	ne
 8001924:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001926:	f7ff ffed 	bl	8001904 <HAL_GetTick>
 800192a:	1b43      	subs	r3, r0, r5
 800192c:	42a3      	cmp	r3, r4
 800192e:	d3fa      	bcc.n	8001926 <HAL_Delay+0x16>
  {
  }
}
 8001930:	bd38      	pop	{r3, r4, r5, pc}
 8001932:	bf00      	nop
 8001934:	20000005 	.word	0x20000005

08001938 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001938:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800193a:	4604      	mov	r4, r0
 800193c:	2800      	cmp	r0, #0
 800193e:	f000 809b 	beq.w	8001a78 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001942:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001944:	b925      	cbnz	r5, 8001950 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001946:	f7ff fb8f 	bl	8001068 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800194a:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800194c:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001950:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001952:	06db      	lsls	r3, r3, #27
 8001954:	f100 808e 	bmi.w	8001a74 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001958:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800195a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800195e:	f023 0302 	bic.w	r3, r3, #2
 8001962:	f043 0302 	orr.w	r3, r3, #2
 8001966:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001968:	4b44      	ldr	r3, [pc, #272]	; (8001a7c <HAL_ADC_Init+0x144>)
 800196a:	685a      	ldr	r2, [r3, #4]
 800196c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001970:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	6861      	ldr	r1, [r4, #4]
 8001976:	430a      	orrs	r2, r1
 8001978:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800197a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800197c:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800197e:	685a      	ldr	r2, [r3, #4]
 8001980:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001984:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001986:	685a      	ldr	r2, [r3, #4]
 8001988:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800198c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800198e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001990:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001992:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001996:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	430a      	orrs	r2, r1
 800199c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800199e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80019a0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80019a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	430a      	orrs	r2, r1
 80019ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019ae:	4934      	ldr	r1, [pc, #208]	; (8001a80 <HAL_ADC_Init+0x148>)
 80019b0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80019b2:	428a      	cmp	r2, r1
 80019b4:	d052      	beq.n	8001a5c <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019b6:	6899      	ldr	r1, [r3, #8]
 80019b8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80019bc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80019be:	6899      	ldr	r1, [r3, #8]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019c4:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80019c6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019d2:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019d4:	689a      	ldr	r2, [r3, #8]
 80019d6:	f022 0202 	bic.w	r2, r2, #2
 80019da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019dc:	689a      	ldr	r2, [r3, #8]
 80019de:	7e21      	ldrb	r1, [r4, #24]
 80019e0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80019e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80019e6:	f894 2020 	ldrb.w	r2, [r4, #32]
 80019ea:	2a00      	cmp	r2, #0
 80019ec:	d03e      	beq.n	8001a6c <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80019ee:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80019f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80019f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80019fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	3901      	subs	r1, #1
 8001a04:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a08:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a0c:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a0e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001a12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a16:	3901      	subs	r1, #1
 8001a18:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001a1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a1e:	689a      	ldr	r2, [r3, #8]
 8001a20:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8001a2c:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001a30:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a32:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a34:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a3c:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001a3e:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a40:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001a44:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001a46:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001a48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a4a:	f023 0303 	bic.w	r3, r3, #3
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001a54:	2300      	movs	r3, #0
 8001a56:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001a5a:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a64:	689a      	ldr	r2, [r3, #8]
 8001a66:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a6a:	e7b2      	b.n	80019d2 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a6c:	685a      	ldr	r2, [r3, #4]
 8001a6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a72:	e7c9      	b.n	8001a08 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001a74:	2001      	movs	r0, #1
 8001a76:	e7ed      	b.n	8001a54 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001a78:	2001      	movs	r0, #1
 8001a7a:	e7ee      	b.n	8001a5a <HAL_ADC_Init+0x122>
 8001a7c:	40012300 	.word	0x40012300
 8001a80:	0f000001 	.word	0x0f000001

08001a84 <HAL_ADC_ConfigChannel>:
{
 8001a84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001a8a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d067      	beq.n	8001b62 <HAL_ADC_ConfigChannel+0xde>
 8001a92:	2301      	movs	r3, #1
 8001a94:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a98:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a9a:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a9c:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a9e:	2d09      	cmp	r5, #9
 8001aa0:	b2ac      	uxth	r4, r5
 8001aa2:	d934      	bls.n	8001b0e <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001aa4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001aa8:	68df      	ldr	r7, [r3, #12]
 8001aaa:	3a1e      	subs	r2, #30
 8001aac:	f04f 0c07 	mov.w	ip, #7
 8001ab0:	fa0c fc02 	lsl.w	ip, ip, r2
 8001ab4:	ea27 070c 	bic.w	r7, r7, ip
 8001ab8:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001aba:	68df      	ldr	r7, [r3, #12]
 8001abc:	fa06 f202 	lsl.w	r2, r6, r2
 8001ac0:	433a      	orrs	r2, r7
 8001ac2:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8001ac4:	6849      	ldr	r1, [r1, #4]
 8001ac6:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ac8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 8001acc:	d82e      	bhi.n	8001b2c <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ace:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ad0:	3a05      	subs	r2, #5
 8001ad2:	261f      	movs	r6, #31
 8001ad4:	4096      	lsls	r6, r2
 8001ad6:	ea21 0106 	bic.w	r1, r1, r6
 8001ada:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001adc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ade:	fa04 f202 	lsl.w	r2, r4, r2
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ae6:	4a2f      	ldr	r2, [pc, #188]	; (8001ba4 <HAL_ADC_ConfigChannel+0x120>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d10a      	bne.n	8001b02 <HAL_ADC_ConfigChannel+0x7e>
 8001aec:	2d12      	cmp	r5, #18
 8001aee:	d13a      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0xe2>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001af0:	4b2d      	ldr	r3, [pc, #180]	; (8001ba8 <HAL_ADC_ConfigChannel+0x124>)
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001af8:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001b00:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8001b02:	2300      	movs	r3, #0
 8001b04:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001b08:	4618      	mov	r0, r3
}
 8001b0a:	b003      	add	sp, #12
 8001b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b0e:	691a      	ldr	r2, [r3, #16]
 8001b10:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8001b14:	2707      	movs	r7, #7
 8001b16:	fa07 f70c 	lsl.w	r7, r7, ip
 8001b1a:	ea22 0207 	bic.w	r2, r2, r7
 8001b1e:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b20:	691a      	ldr	r2, [r3, #16]
 8001b22:	fa06 f60c 	lsl.w	r6, r6, ip
 8001b26:	4316      	orrs	r6, r2
 8001b28:	611e      	str	r6, [r3, #16]
 8001b2a:	e7cb      	b.n	8001ac4 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8001b2c:	290c      	cmp	r1, #12
 8001b2e:	f04f 011f 	mov.w	r1, #31
 8001b32:	d80b      	bhi.n	8001b4c <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b34:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8001b36:	3a23      	subs	r2, #35	; 0x23
 8001b38:	4091      	lsls	r1, r2
 8001b3a:	ea26 0101 	bic.w	r1, r6, r1
 8001b3e:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b40:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b42:	fa04 f202 	lsl.w	r2, r4, r2
 8001b46:	430a      	orrs	r2, r1
 8001b48:	631a      	str	r2, [r3, #48]	; 0x30
 8001b4a:	e7cc      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b4c:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8001b4e:	3a41      	subs	r2, #65	; 0x41
 8001b50:	4091      	lsls	r1, r2
 8001b52:	ea26 0101 	bic.w	r1, r6, r1
 8001b56:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b5a:	4094      	lsls	r4, r2
 8001b5c:	430c      	orrs	r4, r1
 8001b5e:	62dc      	str	r4, [r3, #44]	; 0x2c
 8001b60:	e7c1      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8001b62:	2002      	movs	r0, #2
 8001b64:	e7d1      	b.n	8001b0a <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b66:	4b11      	ldr	r3, [pc, #68]	; (8001bac <HAL_ADC_ConfigChannel+0x128>)
 8001b68:	429d      	cmp	r5, r3
 8001b6a:	d001      	beq.n	8001b70 <HAL_ADC_ConfigChannel+0xec>
 8001b6c:	2d11      	cmp	r5, #17
 8001b6e:	d1c8      	bne.n	8001b02 <HAL_ADC_ConfigChannel+0x7e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001b70:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <HAL_ADC_ConfigChannel+0x124>)
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001b78:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b80:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b82:	4b0a      	ldr	r3, [pc, #40]	; (8001bac <HAL_ADC_ConfigChannel+0x128>)
 8001b84:	429d      	cmp	r5, r3
 8001b86:	d1bc      	bne.n	8001b02 <HAL_ADC_ConfigChannel+0x7e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b88:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <HAL_ADC_ConfigChannel+0x12c>)
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <HAL_ADC_ConfigChannel+0x130>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001b92:	220a      	movs	r2, #10
 8001b94:	4353      	muls	r3, r2
        counter--;
 8001b96:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001b98:	9b01      	ldr	r3, [sp, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0b1      	beq.n	8001b02 <HAL_ADC_ConfigChannel+0x7e>
        counter--;
 8001b9e:	9b01      	ldr	r3, [sp, #4]
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	e7f8      	b.n	8001b96 <HAL_ADC_ConfigChannel+0x112>
 8001ba4:	40012000 	.word	0x40012000
 8001ba8:	40012300 	.word	0x40012300
 8001bac:	10000012 	.word	0x10000012
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	000f4240 	.word	0x000f4240

08001bb8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb8:	4907      	ldr	r1, [pc, #28]	; (8001bd8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001bba:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bc0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc2:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bc4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001bd4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001bd6:	4770      	bx	lr
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bdc:	4b16      	ldr	r3, [pc, #88]	; (8001c38 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bde:	b530      	push	{r4, r5, lr}
 8001be0:	68dc      	ldr	r4, [r3, #12]
 8001be2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bea:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bec:	2b04      	cmp	r3, #4
 8001bee:	bf28      	it	cs
 8001bf0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf8:	bf8c      	ite	hi
 8001bfa:	3c03      	subhi	r4, #3
 8001bfc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfe:	fa05 f303 	lsl.w	r3, r5, r3
 8001c02:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c06:	40a5      	lsls	r5, r4
 8001c08:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8001c0e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c10:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c14:	bfac      	ite	ge
 8001c16:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1a:	4a08      	ldrlt	r2, [pc, #32]	; (8001c3c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c20:	bfb8      	it	lt
 8001c22:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	bfaa      	itet	ge
 8001c2a:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c30:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c34:	bd30      	pop	{r4, r5, pc}
 8001c36:	bf00      	nop
 8001c38:	e000ed00 	.word	0xe000ed00
 8001c3c:	e000ed14 	.word	0xe000ed14

08001c40 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001c40:	2800      	cmp	r0, #0
 8001c42:	db07      	blt.n	8001c54 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c44:	0941      	lsrs	r1, r0, #5
 8001c46:	4a04      	ldr	r2, [pc, #16]	; (8001c58 <HAL_NVIC_EnableIRQ+0x18>)
 8001c48:	f000 001f 	and.w	r0, r0, #31
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	4083      	lsls	r3, r0
 8001c50:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	e000e100 	.word	0xe000e100

08001c5c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c5c:	3801      	subs	r0, #1
 8001c5e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001c62:	d20b      	bcs.n	8001c7c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c64:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c68:	4a05      	ldr	r2, [pc, #20]	; (8001c80 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c6a:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c6c:	21f0      	movs	r1, #240	; 0xf0
 8001c6e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c72:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c74:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c76:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c78:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c7a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001c7c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c84:	6803      	ldr	r3, [r0, #0]
{
 8001c86:	b510      	push	{r4, lr}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c88:	b2da      	uxtb	r2, r3
 8001c8a:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c8c:	4c07      	ldr	r4, [pc, #28]	; (8001cac <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001c8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001c92:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8001c96:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001c98:	bf88      	it	hi
 8001c9a:	3304      	addhi	r3, #4
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c9c:	2118      	movs	r1, #24
 8001c9e:	fbb2 f1f1 	udiv	r1, r2, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ca2:	5c61      	ldrb	r1, [r4, r1]
 8001ca4:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ca6:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	bd10      	pop	{r4, pc}
 8001cac:	080083b8 	.word	0x080083b8

08001cb0 <HAL_DMA_Init>:
{
 8001cb0:	b570      	push	{r4, r5, r6, lr}
 8001cb2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001cb4:	f7ff fe26 	bl	8001904 <HAL_GetTick>
 8001cb8:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001cba:	2c00      	cmp	r4, #0
 8001cbc:	d071      	beq.n	8001da2 <HAL_DMA_Init+0xf2>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001cc4:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001ccc:	6813      	ldr	r3, [r2, #0]
 8001cce:	f023 0301 	bic.w	r3, r3, #1
 8001cd2:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cd4:	6822      	ldr	r2, [r4, #0]
 8001cd6:	6813      	ldr	r3, [r2, #0]
 8001cd8:	07d8      	lsls	r0, r3, #31
 8001cda:	d42e      	bmi.n	8001d3a <HAL_DMA_Init+0x8a>
  tmp = hdma->Instance->CR;
 8001cdc:	6813      	ldr	r3, [r2, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cde:	4832      	ldr	r0, [pc, #200]	; (8001da8 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce0:	69a1      	ldr	r1, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ce2:	4018      	ands	r0, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ce4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8001ce8:	432b      	orrs	r3, r5
 8001cea:	68e5      	ldr	r5, [r4, #12]
 8001cec:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cee:	6925      	ldr	r5, [r4, #16]
 8001cf0:	432b      	orrs	r3, r5
 8001cf2:	6965      	ldr	r5, [r4, #20]
 8001cf4:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf6:	69e5      	ldr	r5, [r4, #28]
 8001cf8:	430b      	orrs	r3, r1
 8001cfa:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cfc:	6a25      	ldr	r5, [r4, #32]
 8001cfe:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d00:	4303      	orrs	r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001d04:	2804      	cmp	r0, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d06:	bf02      	ittt	eq
 8001d08:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8001d0c:	4335      	orreq	r5, r6
 8001d0e:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001d10:	6013      	str	r3, [r2, #0]
  tmp = hdma->Instance->FCR;
 8001d12:	6953      	ldr	r3, [r2, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d14:	2804      	cmp	r0, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d16:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001d1a:	ea43 0300 	orr.w	r3, r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d1e:	d132      	bne.n	8001d86 <HAL_DMA_Init+0xd6>
    tmp |= hdma->Init.FIFOThreshold;
 8001d20:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d22:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001d24:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d26:	b375      	cbz	r5, 8001d86 <HAL_DMA_Init+0xd6>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d28:	b991      	cbnz	r1, 8001d50 <HAL_DMA_Init+0xa0>
  {
    switch (tmp)
 8001d2a:	2801      	cmp	r0, #1
 8001d2c:	d020      	beq.n	8001d70 <HAL_DMA_Init+0xc0>
 8001d2e:	f030 0102 	bics.w	r1, r0, #2
 8001d32:	d128      	bne.n	8001d86 <HAL_DMA_Init+0xd6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d34:	01e9      	lsls	r1, r5, #7
 8001d36:	d526      	bpl.n	8001d86 <HAL_DMA_Init+0xd6>
 8001d38:	e01d      	b.n	8001d76 <HAL_DMA_Init+0xc6>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d3a:	f7ff fde3 	bl	8001904 <HAL_GetTick>
 8001d3e:	1b40      	subs	r0, r0, r5
 8001d40:	2805      	cmp	r0, #5
 8001d42:	d9c7      	bls.n	8001cd4 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d44:	2320      	movs	r3, #32
 8001d46:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d48:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001d4a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001d4e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d50:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8001d54:	d113      	bne.n	8001d7e <HAL_DMA_Init+0xce>
    switch (tmp)
 8001d56:	2803      	cmp	r0, #3
 8001d58:	d815      	bhi.n	8001d86 <HAL_DMA_Init+0xd6>
 8001d5a:	a101      	add	r1, pc, #4	; (adr r1, 8001d60 <HAL_DMA_Init+0xb0>)
 8001d5c:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8001d60:	08001d77 	.word	0x08001d77
 8001d64:	08001d35 	.word	0x08001d35
 8001d68:	08001d77 	.word	0x08001d77
 8001d6c:	08001d71 	.word	0x08001d71
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d70:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001d74:	d107      	bne.n	8001d86 <HAL_DMA_Init+0xd6>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d76:	2340      	movs	r3, #64	; 0x40
 8001d78:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	e7e5      	b.n	8001d4a <HAL_DMA_Init+0x9a>
    switch (tmp)
 8001d7e:	2802      	cmp	r0, #2
 8001d80:	d9f9      	bls.n	8001d76 <HAL_DMA_Init+0xc6>
 8001d82:	2803      	cmp	r0, #3
 8001d84:	d0d6      	beq.n	8001d34 <HAL_DMA_Init+0x84>
  hdma->Instance->FCR = tmp;
 8001d86:	6153      	str	r3, [r2, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d88:	4620      	mov	r0, r4
 8001d8a:	f7ff ff7b 	bl	8001c84 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d8e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001d90:	233f      	movs	r3, #63	; 0x3f
 8001d92:	4093      	lsls	r3, r2
 8001d94:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d96:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001d98:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d9a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001d9c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001da0:	e7d5      	b.n	8001d4e <HAL_DMA_Init+0x9e>
    return HAL_ERROR;
 8001da2:	2001      	movs	r0, #1
 8001da4:	e7d3      	b.n	8001d4e <HAL_DMA_Init+0x9e>
 8001da6:	bf00      	nop
 8001da8:	f010803f 	.word	0xf010803f

08001dac <HAL_DMA_Abort>:
{
 8001dac:	b570      	push	{r4, r5, r6, lr}
 8001dae:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001db0:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001db2:	f7ff fda7 	bl	8001904 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001db6:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001dba:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8001dbc:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dbe:	d006      	beq.n	8001dce <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001dc4:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8001dcc:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dce:	6823      	ldr	r3, [r4, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	f022 0216 	bic.w	r2, r2, #22
 8001dd6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001dd8:	695a      	ldr	r2, [r3, #20]
 8001dda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dde:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001de0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001de2:	b90a      	cbnz	r2, 8001de8 <HAL_DMA_Abort+0x3c>
 8001de4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001de6:	b11a      	cbz	r2, 8001df0 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	f022 0208 	bic.w	r2, r2, #8
 8001dee:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	f022 0201 	bic.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001df8:	6823      	ldr	r3, [r4, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f013 0301 	ands.w	r3, r3, #1
 8001e00:	d108      	bne.n	8001e14 <HAL_DMA_Abort+0x68>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e02:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001e04:	223f      	movs	r2, #63	; 0x3f
 8001e06:	408a      	lsls	r2, r1
 8001e08:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  return HAL_OK;
 8001e10:	4618      	mov	r0, r3
 8001e12:	e7d8      	b.n	8001dc6 <HAL_DMA_Abort+0x1a>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e14:	f7ff fd76 	bl	8001904 <HAL_GetTick>
 8001e18:	1b40      	subs	r0, r0, r5
 8001e1a:	2805      	cmp	r0, #5
 8001e1c:	d9ec      	bls.n	8001df8 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e1e:	2320      	movs	r3, #32
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e20:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e22:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e24:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8001e28:	e7cd      	b.n	8001dc6 <HAL_DMA_Abort+0x1a>

08001e2a <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e2a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d003      	beq.n	8001e3a <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e32:	2380      	movs	r3, #128	; 0x80
 8001e34:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001e36:	2001      	movs	r0, #1
 8001e38:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001e3a:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e3c:	2305      	movs	r3, #5
 8001e3e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001e42:	6813      	ldr	r3, [r2, #0]
 8001e44:	f023 0301 	bic.w	r3, r3, #1
 8001e48:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001e4a:	2000      	movs	r0, #0
}
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_DMA_IRQHandler>:
{
 8001e50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e56:	4b5c      	ldr	r3, [pc, #368]	; (8001fc8 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e58:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e5a:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e5c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001e5e:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e60:	2208      	movs	r2, #8
 8001e62:	409a      	lsls	r2, r3
 8001e64:	4232      	tst	r2, r6
{
 8001e66:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e68:	d00c      	beq.n	8001e84 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e6a:	6801      	ldr	r1, [r0, #0]
 8001e6c:	6808      	ldr	r0, [r1, #0]
 8001e6e:	0740      	lsls	r0, r0, #29
 8001e70:	d508      	bpl.n	8001e84 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e72:	6808      	ldr	r0, [r1, #0]
 8001e74:	f020 0004 	bic.w	r0, r0, #4
 8001e78:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e7a:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e7c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001e7e:	f042 0201 	orr.w	r2, r2, #1
 8001e82:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e84:	2201      	movs	r2, #1
 8001e86:	409a      	lsls	r2, r3
 8001e88:	4232      	tst	r2, r6
 8001e8a:	d008      	beq.n	8001e9e <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e8c:	6821      	ldr	r1, [r4, #0]
 8001e8e:	6949      	ldr	r1, [r1, #20]
 8001e90:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e92:	bf41      	itttt	mi
 8001e94:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e96:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001e98:	f042 0202 	orrmi.w	r2, r2, #2
 8001e9c:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e9e:	2204      	movs	r2, #4
 8001ea0:	409a      	lsls	r2, r3
 8001ea2:	4232      	tst	r2, r6
 8001ea4:	d008      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ea6:	6821      	ldr	r1, [r4, #0]
 8001ea8:	6809      	ldr	r1, [r1, #0]
 8001eaa:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001eac:	bf41      	itttt	mi
 8001eae:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001eb0:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001eb2:	f042 0204 	orrmi.w	r2, r2, #4
 8001eb6:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb8:	2210      	movs	r2, #16
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	4232      	tst	r2, r6
 8001ebe:	d010      	beq.n	8001ee2 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ec0:	6823      	ldr	r3, [r4, #0]
 8001ec2:	6819      	ldr	r1, [r3, #0]
 8001ec4:	0709      	lsls	r1, r1, #28
 8001ec6:	d50c      	bpl.n	8001ee2 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ec8:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	0350      	lsls	r0, r2, #13
 8001ece:	d537      	bpl.n	8001f40 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	0319      	lsls	r1, r3, #12
 8001ed4:	d401      	bmi.n	8001eda <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001ed6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ed8:	e000      	b.n	8001edc <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001eda:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001edc:	b10b      	cbz	r3, 8001ee2 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001ede:	4620      	mov	r0, r4
 8001ee0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ee2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001ee4:	2220      	movs	r2, #32
 8001ee6:	408a      	lsls	r2, r1
 8001ee8:	4232      	tst	r2, r6
 8001eea:	d03a      	beq.n	8001f62 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001eec:	6823      	ldr	r3, [r4, #0]
 8001eee:	6818      	ldr	r0, [r3, #0]
 8001ef0:	06c6      	lsls	r6, r0, #27
 8001ef2:	d536      	bpl.n	8001f62 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ef4:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ef6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001efa:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001efc:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001efe:	d127      	bne.n	8001f50 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f00:	f022 0216 	bic.w	r2, r2, #22
 8001f04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f06:	695a      	ldr	r2, [r3, #20]
 8001f08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f0c:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f0e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f10:	b90a      	cbnz	r2, 8001f16 <HAL_DMA_IRQHandler+0xc6>
 8001f12:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001f14:	b11a      	cbz	r2, 8001f1e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	f022 0208 	bic.w	r2, r2, #8
 8001f1c:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f1e:	233f      	movs	r3, #63	; 0x3f
 8001f20:	408b      	lsls	r3, r1
 8001f22:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001f24:	2301      	movs	r3, #1
 8001f26:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8001f30:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d045      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8001f36:	4620      	mov	r0, r4
}
 8001f38:	b003      	add	sp, #12
 8001f3a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8001f3e:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f44:	bf5e      	ittt	pl
 8001f46:	681a      	ldrpl	r2, [r3, #0]
 8001f48:	f022 0208 	bicpl.w	r2, r2, #8
 8001f4c:	601a      	strpl	r2, [r3, #0]
 8001f4e:	e7c2      	b.n	8001ed6 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f50:	0350      	lsls	r0, r2, #13
 8001f52:	d527      	bpl.n	8001fa4 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	0319      	lsls	r1, r3, #12
 8001f58:	d431      	bmi.n	8001fbe <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8001f5a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001f5c:	b10b      	cbz	r3, 8001f62 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8001f5e:	4620      	mov	r0, r4
 8001f60:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f62:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f64:	b36b      	cbz	r3, 8001fc2 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f66:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f68:	07da      	lsls	r2, r3, #31
 8001f6a:	d519      	bpl.n	8001fa0 <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8001f6c:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f6e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001f72:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f76:	2305      	movs	r3, #5
 8001f78:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001f7c:	6813      	ldr	r3, [r2, #0]
 8001f7e:	f023 0301 	bic.w	r3, r3, #1
 8001f82:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001f84:	9b01      	ldr	r3, [sp, #4]
 8001f86:	3301      	adds	r3, #1
 8001f88:	42bb      	cmp	r3, r7
 8001f8a:	9301      	str	r3, [sp, #4]
 8001f8c:	d802      	bhi.n	8001f94 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f8e:	6813      	ldr	r3, [r2, #0]
 8001f90:	07db      	lsls	r3, r3, #31
 8001f92:	d4f7      	bmi.n	8001f84 <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 8001f94:	2301      	movs	r3, #1
 8001f96:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8001fa0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001fa2:	e7c6      	b.n	8001f32 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001faa:	d108      	bne.n	8001fbe <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fac:	6819      	ldr	r1, [r3, #0]
 8001fae:	f021 0110 	bic.w	r1, r1, #16
 8001fb2:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8001fba:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8001fbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001fc0:	e7cc      	b.n	8001f5c <HAL_DMA_IRQHandler+0x10c>
}
 8001fc2:	b003      	add	sp, #12
 8001fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000000 	.word	0x20000000

08001fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd0:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8002158 <HAL_GPIO_Init+0x18c>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fd4:	4a5e      	ldr	r2, [pc, #376]	; (8002150 <HAL_GPIO_Init+0x184>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fd6:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fd8:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8001fda:	2401      	movs	r4, #1
 8001fdc:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fde:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 8001fe2:	43ac      	bics	r4, r5
 8001fe4:	f040 80a5 	bne.w	8002132 <HAL_GPIO_Init+0x166>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fe8:	684d      	ldr	r5, [r1, #4]
 8001fea:	f005 0403 	and.w	r4, r5, #3
 8001fee:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ff2:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ff4:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ff6:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ffa:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ffc:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002000:	d834      	bhi.n	800206c <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 8002002:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002004:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002008:	68cf      	ldr	r7, [r1, #12]
 800200a:	fa07 f708 	lsl.w	r7, r7, r8
 800200e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002012:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002014:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002016:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800201a:	f3c5 1700 	ubfx	r7, r5, #4, #1
 800201e:	409f      	lsls	r7, r3
 8002020:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002024:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002026:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002028:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800202c:	688f      	ldr	r7, [r1, #8]
 800202e:	fa07 f708 	lsl.w	r7, r7, r8
 8002032:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002036:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8002038:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800203a:	d119      	bne.n	8002070 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 800203c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002040:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002044:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002048:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800204c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002050:	f04f 0e0f 	mov.w	lr, #15
 8002054:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002058:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800205c:	690f      	ldr	r7, [r1, #16]
 800205e:	fa07 f70b 	lsl.w	r7, r7, fp
 8002062:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002066:	f8ca 7020 	str.w	r7, [sl, #32]
 800206a:	e001      	b.n	8002070 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800206c:	2c03      	cmp	r4, #3
 800206e:	d1da      	bne.n	8002026 <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8002070:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002072:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002076:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002078:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800207a:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 800207e:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002080:	d057      	beq.n	8002132 <HAL_GPIO_Init+0x166>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002082:	f04f 0a00 	mov.w	sl, #0
 8002086:	f8cd a004 	str.w	sl, [sp, #4]
 800208a:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800208e:	4c31      	ldr	r4, [pc, #196]	; (8002154 <HAL_GPIO_Init+0x188>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002090:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8002094:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8002098:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 800209c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80020a0:	9601      	str	r6, [sp, #4]
 80020a2:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80020a4:	f023 0603 	bic.w	r6, r3, #3
 80020a8:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80020ac:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020b0:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80020b4:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020b8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80020bc:	270f      	movs	r7, #15
 80020be:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020c2:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020c4:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020c8:	d03a      	beq.n	8002140 <HAL_GPIO_Init+0x174>
 80020ca:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020ce:	42a0      	cmp	r0, r4
 80020d0:	d038      	beq.n	8002144 <HAL_GPIO_Init+0x178>
 80020d2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020d6:	42a0      	cmp	r0, r4
 80020d8:	d036      	beq.n	8002148 <HAL_GPIO_Init+0x17c>
 80020da:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020de:	42a0      	cmp	r0, r4
 80020e0:	d034      	beq.n	800214c <HAL_GPIO_Init+0x180>
 80020e2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020e6:	42a0      	cmp	r0, r4
 80020e8:	bf0c      	ite	eq
 80020ea:	2404      	moveq	r4, #4
 80020ec:	2407      	movne	r4, #7
 80020ee:	fa04 f40e 	lsl.w	r4, r4, lr
 80020f2:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020f4:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 80020f6:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80020f8:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020fc:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 80020fe:	bf54      	ite	pl
 8002100:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002102:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8002106:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8002108:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800210a:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 800210c:	bf54      	ite	pl
 800210e:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002110:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8002114:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8002116:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002118:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 800211a:	bf54      	ite	pl
 800211c:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800211e:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 8002122:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002124:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002126:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8002128:	bf54      	ite	pl
 800212a:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800212c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 8002130:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002132:	3301      	adds	r3, #1
 8002134:	2b10      	cmp	r3, #16
 8002136:	f47f af4f 	bne.w	8001fd8 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 800213a:	b003      	add	sp, #12
 800213c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002140:	4654      	mov	r4, sl
 8002142:	e7d4      	b.n	80020ee <HAL_GPIO_Init+0x122>
 8002144:	2401      	movs	r4, #1
 8002146:	e7d2      	b.n	80020ee <HAL_GPIO_Init+0x122>
 8002148:	2402      	movs	r4, #2
 800214a:	e7d0      	b.n	80020ee <HAL_GPIO_Init+0x122>
 800214c:	2403      	movs	r4, #3
 800214e:	e7ce      	b.n	80020ee <HAL_GPIO_Init+0x122>
 8002150:	40013c00 	.word	0x40013c00
 8002154:	40020000 	.word	0x40020000
 8002158:	40023800 	.word	0x40023800

0800215c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800215c:	b10a      	cbz	r2, 8002162 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800215e:	6181      	str	r1, [r0, #24]
  }
}
 8002160:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002162:	0409      	lsls	r1, r1, #16
 8002164:	e7fb      	b.n	800215e <HAL_GPIO_WritePin+0x2>

08002166 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002166:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002168:	ea01 0203 	and.w	r2, r1, r3
 800216c:	ea21 0103 	bic.w	r1, r1, r3
 8002170:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002174:	6181      	str	r1, [r0, #24]
}
 8002176:	4770      	bx	lr

08002178 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002178:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800217c:	4604      	mov	r4, r0
 800217e:	b340      	cbz	r0, 80021d2 <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002180:	6803      	ldr	r3, [r0, #0]
 8002182:	07dd      	lsls	r5, r3, #31
 8002184:	d410      	bmi.n	80021a8 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002186:	6823      	ldr	r3, [r4, #0]
 8002188:	0798      	lsls	r0, r3, #30
 800218a:	d45b      	bmi.n	8002244 <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800218c:	6823      	ldr	r3, [r4, #0]
 800218e:	071a      	lsls	r2, r3, #28
 8002190:	f100 809d 	bmi.w	80022ce <HAL_RCC_OscConfig+0x156>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002194:	6823      	ldr	r3, [r4, #0]
 8002196:	075b      	lsls	r3, r3, #29
 8002198:	f100 80bd 	bmi.w	8002316 <HAL_RCC_OscConfig+0x19e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800219c:	69a0      	ldr	r0, [r4, #24]
 800219e:	2800      	cmp	r0, #0
 80021a0:	f040 8124 	bne.w	80023ec <HAL_RCC_OscConfig+0x274>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80021a4:	2000      	movs	r0, #0
 80021a6:	e02c      	b.n	8002202 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021a8:	4b8d      	ldr	r3, [pc, #564]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	f002 020c 	and.w	r2, r2, #12
 80021b0:	2a04      	cmp	r2, #4
 80021b2:	d007      	beq.n	80021c4 <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021ba:	2a08      	cmp	r2, #8
 80021bc:	d10b      	bne.n	80021d6 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	0259      	lsls	r1, r3, #9
 80021c2:	d508      	bpl.n	80021d6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c4:	4b86      	ldr	r3, [pc, #536]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	039a      	lsls	r2, r3, #14
 80021ca:	d5dc      	bpl.n	8002186 <HAL_RCC_OscConfig+0xe>
 80021cc:	6863      	ldr	r3, [r4, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1d9      	bne.n	8002186 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 80021d2:	2001      	movs	r0, #1
 80021d4:	e015      	b.n	8002202 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021d6:	6863      	ldr	r3, [r4, #4]
 80021d8:	4d81      	ldr	r5, [pc, #516]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 80021da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021de:	d113      	bne.n	8002208 <HAL_RCC_OscConfig+0x90>
 80021e0:	682b      	ldr	r3, [r5, #0]
 80021e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80021e8:	f7ff fb8c 	bl	8001904 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ec:	4e7c      	ldr	r6, [pc, #496]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80021ee:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f0:	6833      	ldr	r3, [r6, #0]
 80021f2:	039b      	lsls	r3, r3, #14
 80021f4:	d4c7      	bmi.n	8002186 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021f6:	f7ff fb85 	bl	8001904 <HAL_GetTick>
 80021fa:	1b40      	subs	r0, r0, r5
 80021fc:	2864      	cmp	r0, #100	; 0x64
 80021fe:	d9f7      	bls.n	80021f0 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8002200:	2003      	movs	r0, #3
}
 8002202:	b002      	add	sp, #8
 8002204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002208:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800220c:	d104      	bne.n	8002218 <HAL_RCC_OscConfig+0xa0>
 800220e:	682b      	ldr	r3, [r5, #0]
 8002210:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002214:	602b      	str	r3, [r5, #0]
 8002216:	e7e3      	b.n	80021e0 <HAL_RCC_OscConfig+0x68>
 8002218:	682a      	ldr	r2, [r5, #0]
 800221a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800221e:	602a      	str	r2, [r5, #0]
 8002220:	682a      	ldr	r2, [r5, #0]
 8002222:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002226:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1dd      	bne.n	80021e8 <HAL_RCC_OscConfig+0x70>
        tickstart = HAL_GetTick();
 800222c:	f7ff fb6a 	bl	8001904 <HAL_GetTick>
 8002230:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002232:	682b      	ldr	r3, [r5, #0]
 8002234:	039f      	lsls	r7, r3, #14
 8002236:	d5a6      	bpl.n	8002186 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002238:	f7ff fb64 	bl	8001904 <HAL_GetTick>
 800223c:	1b80      	subs	r0, r0, r6
 800223e:	2864      	cmp	r0, #100	; 0x64
 8002240:	d9f7      	bls.n	8002232 <HAL_RCC_OscConfig+0xba>
 8002242:	e7dd      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002244:	4b66      	ldr	r3, [pc, #408]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	f012 0f0c 	tst.w	r2, #12
 800224c:	d007      	beq.n	800225e <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002254:	2a08      	cmp	r2, #8
 8002256:	d111      	bne.n	800227c <HAL_RCC_OscConfig+0x104>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	025e      	lsls	r6, r3, #9
 800225c:	d40e      	bmi.n	800227c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800225e:	4a60      	ldr	r2, [pc, #384]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 8002260:	6813      	ldr	r3, [r2, #0]
 8002262:	079d      	lsls	r5, r3, #30
 8002264:	d502      	bpl.n	800226c <HAL_RCC_OscConfig+0xf4>
 8002266:	68e3      	ldr	r3, [r4, #12]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d1b2      	bne.n	80021d2 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800226c:	6813      	ldr	r3, [r2, #0]
 800226e:	6921      	ldr	r1, [r4, #16]
 8002270:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002274:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002278:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800227a:	e787      	b.n	800218c <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800227c:	68e2      	ldr	r2, [r4, #12]
 800227e:	4b59      	ldr	r3, [pc, #356]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002280:	b1b2      	cbz	r2, 80022b0 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_ENABLE();
 8002282:	2201      	movs	r2, #1
 8002284:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002286:	f7ff fb3d 	bl	8001904 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800228a:	4d55      	ldr	r5, [pc, #340]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 800228c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800228e:	682b      	ldr	r3, [r5, #0]
 8002290:	0798      	lsls	r0, r3, #30
 8002292:	d507      	bpl.n	80022a4 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002294:	682b      	ldr	r3, [r5, #0]
 8002296:	6922      	ldr	r2, [r4, #16]
 8002298:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800229c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80022a0:	602b      	str	r3, [r5, #0]
 80022a2:	e773      	b.n	800218c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022a4:	f7ff fb2e 	bl	8001904 <HAL_GetTick>
 80022a8:	1b80      	subs	r0, r0, r6
 80022aa:	2802      	cmp	r0, #2
 80022ac:	d9ef      	bls.n	800228e <HAL_RCC_OscConfig+0x116>
 80022ae:	e7a7      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 80022b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80022b2:	f7ff fb27 	bl	8001904 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022b6:	4e4a      	ldr	r6, [pc, #296]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80022b8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ba:	6833      	ldr	r3, [r6, #0]
 80022bc:	0799      	lsls	r1, r3, #30
 80022be:	f57f af65 	bpl.w	800218c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022c2:	f7ff fb1f 	bl	8001904 <HAL_GetTick>
 80022c6:	1b40      	subs	r0, r0, r5
 80022c8:	2802      	cmp	r0, #2
 80022ca:	d9f6      	bls.n	80022ba <HAL_RCC_OscConfig+0x142>
 80022cc:	e798      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022ce:	6962      	ldr	r2, [r4, #20]
 80022d0:	4b44      	ldr	r3, [pc, #272]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80022d2:	b182      	cbz	r2, 80022f6 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80022d4:	2201      	movs	r2, #1
 80022d6:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80022da:	f7ff fb13 	bl	8001904 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022de:	4e40      	ldr	r6, [pc, #256]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80022e0:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e2:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80022e4:	079f      	lsls	r7, r3, #30
 80022e6:	f53f af55 	bmi.w	8002194 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022ea:	f7ff fb0b 	bl	8001904 <HAL_GetTick>
 80022ee:	1b40      	subs	r0, r0, r5
 80022f0:	2802      	cmp	r0, #2
 80022f2:	d9f6      	bls.n	80022e2 <HAL_RCC_OscConfig+0x16a>
 80022f4:	e784      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 80022f6:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80022fa:	f7ff fb03 	bl	8001904 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022fe:	4e38      	ldr	r6, [pc, #224]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8002300:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002302:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002304:	0798      	lsls	r0, r3, #30
 8002306:	f57f af45 	bpl.w	8002194 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800230a:	f7ff fafb 	bl	8001904 <HAL_GetTick>
 800230e:	1b40      	subs	r0, r0, r5
 8002310:	2802      	cmp	r0, #2
 8002312:	d9f6      	bls.n	8002302 <HAL_RCC_OscConfig+0x18a>
 8002314:	e774      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002316:	4b32      	ldr	r3, [pc, #200]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 8002318:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800231a:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800231e:	d128      	bne.n	8002372 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002320:	9201      	str	r2, [sp, #4]
 8002322:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002324:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002328:	641a      	str	r2, [r3, #64]	; 0x40
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002330:	9301      	str	r3, [sp, #4]
 8002332:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002334:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002336:	4d2c      	ldr	r5, [pc, #176]	; (80023e8 <HAL_RCC_OscConfig+0x270>)
 8002338:	682b      	ldr	r3, [r5, #0]
 800233a:	05d9      	lsls	r1, r3, #23
 800233c:	d51b      	bpl.n	8002376 <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800233e:	68a3      	ldr	r3, [r4, #8]
 8002340:	4d27      	ldr	r5, [pc, #156]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 8002342:	2b01      	cmp	r3, #1
 8002344:	d127      	bne.n	8002396 <HAL_RCC_OscConfig+0x21e>
 8002346:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800234e:	f7ff fad9 	bl	8001904 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002352:	4e23      	ldr	r6, [pc, #140]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8002354:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002356:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800235a:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800235c:	079b      	lsls	r3, r3, #30
 800235e:	d539      	bpl.n	80023d4 <HAL_RCC_OscConfig+0x25c>
    if(pwrclkchanged == SET)
 8002360:	2f00      	cmp	r7, #0
 8002362:	f43f af1b 	beq.w	800219c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002366:	4a1e      	ldr	r2, [pc, #120]	; (80023e0 <HAL_RCC_OscConfig+0x268>)
 8002368:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800236a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800236e:	6413      	str	r3, [r2, #64]	; 0x40
 8002370:	e714      	b.n	800219c <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002372:	2700      	movs	r7, #0
 8002374:	e7df      	b.n	8002336 <HAL_RCC_OscConfig+0x1be>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002376:	682b      	ldr	r3, [r5, #0]
 8002378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800237c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800237e:	f7ff fac1 	bl	8001904 <HAL_GetTick>
 8002382:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002384:	682b      	ldr	r3, [r5, #0]
 8002386:	05da      	lsls	r2, r3, #23
 8002388:	d4d9      	bmi.n	800233e <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800238a:	f7ff fabb 	bl	8001904 <HAL_GetTick>
 800238e:	1b80      	subs	r0, r0, r6
 8002390:	2802      	cmp	r0, #2
 8002392:	d9f7      	bls.n	8002384 <HAL_RCC_OscConfig+0x20c>
 8002394:	e734      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002396:	2b05      	cmp	r3, #5
 8002398:	d104      	bne.n	80023a4 <HAL_RCC_OscConfig+0x22c>
 800239a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	672b      	str	r3, [r5, #112]	; 0x70
 80023a2:	e7d0      	b.n	8002346 <HAL_RCC_OscConfig+0x1ce>
 80023a4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80023a6:	f022 0201 	bic.w	r2, r2, #1
 80023aa:	672a      	str	r2, [r5, #112]	; 0x70
 80023ac:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80023ae:	f022 0204 	bic.w	r2, r2, #4
 80023b2:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1ca      	bne.n	800234e <HAL_RCC_OscConfig+0x1d6>
      tickstart = HAL_GetTick();
 80023b8:	f7ff faa4 	bl	8001904 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023bc:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80023c0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023c2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80023c4:	0798      	lsls	r0, r3, #30
 80023c6:	d5cb      	bpl.n	8002360 <HAL_RCC_OscConfig+0x1e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023c8:	f7ff fa9c 	bl	8001904 <HAL_GetTick>
 80023cc:	1b80      	subs	r0, r0, r6
 80023ce:	4540      	cmp	r0, r8
 80023d0:	d9f7      	bls.n	80023c2 <HAL_RCC_OscConfig+0x24a>
 80023d2:	e715      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023d4:	f7ff fa96 	bl	8001904 <HAL_GetTick>
 80023d8:	1b40      	subs	r0, r0, r5
 80023da:	4540      	cmp	r0, r8
 80023dc:	d9bd      	bls.n	800235a <HAL_RCC_OscConfig+0x1e2>
 80023de:	e70f      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
 80023e0:	40023800 	.word	0x40023800
 80023e4:	42470000 	.word	0x42470000
 80023e8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023ec:	4d36      	ldr	r5, [pc, #216]	; (80024c8 <HAL_RCC_OscConfig+0x350>)
 80023ee:	68ab      	ldr	r3, [r5, #8]
 80023f0:	f003 030c 	and.w	r3, r3, #12
 80023f4:	2b08      	cmp	r3, #8
 80023f6:	d03d      	beq.n	8002474 <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023f8:	4b34      	ldr	r3, [pc, #208]	; (80024cc <HAL_RCC_OscConfig+0x354>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80023fe:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002400:	d12b      	bne.n	800245a <HAL_RCC_OscConfig+0x2e2>
        tickstart = HAL_GetTick();
 8002402:	f7ff fa7f 	bl	8001904 <HAL_GetTick>
 8002406:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002408:	682b      	ldr	r3, [r5, #0]
 800240a:	0199      	lsls	r1, r3, #6
 800240c:	d41f      	bmi.n	800244e <HAL_RCC_OscConfig+0x2d6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800240e:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8002412:	4313      	orrs	r3, r2
 8002414:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002416:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800241a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800241c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002420:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002422:	0852      	lsrs	r2, r2, #1
 8002424:	3a01      	subs	r2, #1
 8002426:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800242a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800242c:	4b27      	ldr	r3, [pc, #156]	; (80024cc <HAL_RCC_OscConfig+0x354>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242e:	4d26      	ldr	r5, [pc, #152]	; (80024c8 <HAL_RCC_OscConfig+0x350>)
        __HAL_RCC_PLL_ENABLE();
 8002430:	2201      	movs	r2, #1
 8002432:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002434:	f7ff fa66 	bl	8001904 <HAL_GetTick>
 8002438:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800243a:	682b      	ldr	r3, [r5, #0]
 800243c:	019a      	lsls	r2, r3, #6
 800243e:	f53f aeb1 	bmi.w	80021a4 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002442:	f7ff fa5f 	bl	8001904 <HAL_GetTick>
 8002446:	1b00      	subs	r0, r0, r4
 8002448:	2802      	cmp	r0, #2
 800244a:	d9f6      	bls.n	800243a <HAL_RCC_OscConfig+0x2c2>
 800244c:	e6d8      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800244e:	f7ff fa59 	bl	8001904 <HAL_GetTick>
 8002452:	1b80      	subs	r0, r0, r6
 8002454:	2802      	cmp	r0, #2
 8002456:	d9d7      	bls.n	8002408 <HAL_RCC_OscConfig+0x290>
 8002458:	e6d2      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 800245a:	f7ff fa53 	bl	8001904 <HAL_GetTick>
 800245e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002460:	682b      	ldr	r3, [r5, #0]
 8002462:	019b      	lsls	r3, r3, #6
 8002464:	f57f ae9e 	bpl.w	80021a4 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002468:	f7ff fa4c 	bl	8001904 <HAL_GetTick>
 800246c:	1b00      	subs	r0, r0, r4
 800246e:	2802      	cmp	r0, #2
 8002470:	d9f6      	bls.n	8002460 <HAL_RCC_OscConfig+0x2e8>
 8002472:	e6c5      	b.n	8002200 <HAL_RCC_OscConfig+0x88>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002474:	2801      	cmp	r0, #1
 8002476:	f43f aec4 	beq.w	8002202 <HAL_RCC_OscConfig+0x8a>
        pll_config = RCC->PLLCFGR;
 800247a:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800247c:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800247e:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002482:	4291      	cmp	r1, r2
 8002484:	f47f aea5 	bne.w	80021d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002488:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800248a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248e:	428a      	cmp	r2, r1
 8002490:	f47f ae9f 	bne.w	80021d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002494:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002496:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 800249a:	401a      	ands	r2, r3
 800249c:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80024a0:	f47f ae97 	bne.w	80021d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024a4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80024a6:	0852      	lsrs	r2, r2, #1
 80024a8:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80024ac:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024ae:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80024b2:	f47f ae8e 	bne.w	80021d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024b6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80024b8:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024bc:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80024c0:	f43f ae70 	beq.w	80021a4 <HAL_RCC_OscConfig+0x2c>
 80024c4:	e685      	b.n	80021d2 <HAL_RCC_OscConfig+0x5a>
 80024c6:	bf00      	nop
 80024c8:	40023800 	.word	0x40023800
 80024cc:	42470000 	.word	0x42470000

080024d0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024d0:	4913      	ldr	r1, [pc, #76]	; (8002520 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80024d2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024d4:	688b      	ldr	r3, [r1, #8]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d01c      	beq.n	8002518 <HAL_RCC_GetSysClockFreq+0x48>
 80024de:	2b08      	cmp	r3, #8
 80024e0:	d11c      	bne.n	800251c <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024e2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024e4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024e6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024e8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ec:	bf14      	ite	ne
 80024ee:	480d      	ldrne	r0, [pc, #52]	; (8002524 <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024f0:	480d      	ldreq	r0, [pc, #52]	; (8002528 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024f2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80024f6:	bf18      	it	ne
 80024f8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024fa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024fe:	fba1 0100 	umull	r0, r1, r1, r0
 8002502:	f7fe fbc9 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002506:	4b06      	ldr	r3, [pc, #24]	; (8002520 <HAL_RCC_GetSysClockFreq+0x50>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800250e:	3301      	adds	r3, #1
 8002510:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002512:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002516:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <HAL_RCC_GetSysClockFreq+0x54>)
 800251a:	e7fc      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 800251c:	4802      	ldr	r0, [pc, #8]	; (8002528 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 800251e:	e7fa      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x46>
 8002520:	40023800 	.word	0x40023800
 8002524:	01312d00 	.word	0x01312d00
 8002528:	00f42400 	.word	0x00f42400

0800252c <HAL_RCC_ClockConfig>:
{
 800252c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002530:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002532:	4604      	mov	r4, r0
 8002534:	b910      	cbnz	r0, 800253c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002536:	2001      	movs	r0, #1
}
 8002538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800253c:	4b43      	ldr	r3, [pc, #268]	; (800264c <HAL_RCC_ClockConfig+0x120>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	f002 0207 	and.w	r2, r2, #7
 8002544:	428a      	cmp	r2, r1
 8002546:	d328      	bcc.n	800259a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002548:	6821      	ldr	r1, [r4, #0]
 800254a:	078f      	lsls	r7, r1, #30
 800254c:	d42d      	bmi.n	80025aa <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800254e:	07c8      	lsls	r0, r1, #31
 8002550:	d440      	bmi.n	80025d4 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002552:	4b3e      	ldr	r3, [pc, #248]	; (800264c <HAL_RCC_ClockConfig+0x120>)
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	f002 0207 	and.w	r2, r2, #7
 800255a:	42aa      	cmp	r2, r5
 800255c:	d865      	bhi.n	800262a <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800255e:	6822      	ldr	r2, [r4, #0]
 8002560:	0751      	lsls	r1, r2, #29
 8002562:	d46b      	bmi.n	800263c <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002564:	0713      	lsls	r3, r2, #28
 8002566:	d507      	bpl.n	8002578 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002568:	4a39      	ldr	r2, [pc, #228]	; (8002650 <HAL_RCC_ClockConfig+0x124>)
 800256a:	6921      	ldr	r1, [r4, #16]
 800256c:	6893      	ldr	r3, [r2, #8]
 800256e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002572:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002576:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002578:	f7ff ffaa 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 800257c:	4b34      	ldr	r3, [pc, #208]	; (8002650 <HAL_RCC_ClockConfig+0x124>)
 800257e:	4a35      	ldr	r2, [pc, #212]	; (8002654 <HAL_RCC_ClockConfig+0x128>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002586:	5cd3      	ldrb	r3, [r2, r3]
 8002588:	40d8      	lsrs	r0, r3
 800258a:	4b33      	ldr	r3, [pc, #204]	; (8002658 <HAL_RCC_ClockConfig+0x12c>)
 800258c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 800258e:	4b33      	ldr	r3, [pc, #204]	; (800265c <HAL_RCC_ClockConfig+0x130>)
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	f7ff f96d 	bl	8001870 <HAL_InitTick>
  return HAL_OK;
 8002596:	2000      	movs	r0, #0
 8002598:	e7ce      	b.n	8002538 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800259a:	b2ca      	uxtb	r2, r1
 800259c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0307 	and.w	r3, r3, #7
 80025a4:	428b      	cmp	r3, r1
 80025a6:	d1c6      	bne.n	8002536 <HAL_RCC_ClockConfig+0xa>
 80025a8:	e7ce      	b.n	8002548 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025aa:	4b29      	ldr	r3, [pc, #164]	; (8002650 <HAL_RCC_ClockConfig+0x124>)
 80025ac:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025b0:	bf1e      	ittt	ne
 80025b2:	689a      	ldrne	r2, [r3, #8]
 80025b4:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80025b8:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ba:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025bc:	bf42      	ittt	mi
 80025be:	689a      	ldrmi	r2, [r3, #8]
 80025c0:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80025c4:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	68a0      	ldr	r0, [r4, #8]
 80025ca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025ce:	4302      	orrs	r2, r0
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	e7bc      	b.n	800254e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d4:	6862      	ldr	r2, [r4, #4]
 80025d6:	4b1e      	ldr	r3, [pc, #120]	; (8002650 <HAL_RCC_ClockConfig+0x124>)
 80025d8:	2a01      	cmp	r2, #1
 80025da:	d11c      	bne.n	8002616 <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e2:	d0a8      	beq.n	8002536 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025e4:	4e1a      	ldr	r6, [pc, #104]	; (8002650 <HAL_RCC_ClockConfig+0x124>)
 80025e6:	68b3      	ldr	r3, [r6, #8]
 80025e8:	f023 0303 	bic.w	r3, r3, #3
 80025ec:	4313      	orrs	r3, r2
 80025ee:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80025f0:	f7ff f988 	bl	8001904 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80025f8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fa:	68b3      	ldr	r3, [r6, #8]
 80025fc:	6862      	ldr	r2, [r4, #4]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002606:	d0a4      	beq.n	8002552 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002608:	f7ff f97c 	bl	8001904 <HAL_GetTick>
 800260c:	1bc0      	subs	r0, r0, r7
 800260e:	4540      	cmp	r0, r8
 8002610:	d9f3      	bls.n	80025fa <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002612:	2003      	movs	r0, #3
 8002614:	e790      	b.n	8002538 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002616:	1e91      	subs	r1, r2, #2
 8002618:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261a:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800261c:	d802      	bhi.n	8002624 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002622:	e7de      	b.n	80025e2 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002624:	f013 0f02 	tst.w	r3, #2
 8002628:	e7db      	b.n	80025e2 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262a:	b2ea      	uxtb	r2, r5
 800262c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0307 	and.w	r3, r3, #7
 8002634:	42ab      	cmp	r3, r5
 8002636:	f47f af7e 	bne.w	8002536 <HAL_RCC_ClockConfig+0xa>
 800263a:	e790      	b.n	800255e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800263c:	4904      	ldr	r1, [pc, #16]	; (8002650 <HAL_RCC_ClockConfig+0x124>)
 800263e:	68e0      	ldr	r0, [r4, #12]
 8002640:	688b      	ldr	r3, [r1, #8]
 8002642:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002646:	4303      	orrs	r3, r0
 8002648:	608b      	str	r3, [r1, #8]
 800264a:	e78b      	b.n	8002564 <HAL_RCC_ClockConfig+0x38>
 800264c:	40023c00 	.word	0x40023c00
 8002650:	40023800 	.word	0x40023800
 8002654:	080083a0 	.word	0x080083a0
 8002658:	20000000 	.word	0x20000000
 800265c:	20000008 	.word	0x20000008

08002660 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002660:	4b04      	ldr	r3, [pc, #16]	; (8002674 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002662:	4a05      	ldr	r2, [pc, #20]	; (8002678 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800266a:	5cd3      	ldrb	r3, [r2, r3]
 800266c:	4a03      	ldr	r2, [pc, #12]	; (800267c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800266e:	6810      	ldr	r0, [r2, #0]
}
 8002670:	40d8      	lsrs	r0, r3
 8002672:	4770      	bx	lr
 8002674:	40023800 	.word	0x40023800
 8002678:	080083b0 	.word	0x080083b0
 800267c:	20000000 	.word	0x20000000

08002680 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002680:	4b04      	ldr	r3, [pc, #16]	; (8002694 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002682:	4a05      	ldr	r2, [pc, #20]	; (8002698 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800268a:	5cd3      	ldrb	r3, [r2, r3]
 800268c:	4a03      	ldr	r2, [pc, #12]	; (800269c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800268e:	6810      	ldr	r0, [r2, #0]
}
 8002690:	40d8      	lsrs	r0, r3
 8002692:	4770      	bx	lr
 8002694:	40023800 	.word	0x40023800
 8002698:	080083b0 	.word	0x080083b0
 800269c:	20000000 	.word	0x20000000

080026a0 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80026a0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80026a4:	461c      	mov	r4, r3
 80026a6:	4616      	mov	r6, r2
 80026a8:	460f      	mov	r7, r1
 80026aa:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80026ac:	f7ff f92a 	bl	8001904 <HAL_GetTick>
 80026b0:	4434      	add	r4, r6
 80026b2:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80026b4:	f7ff f926 	bl	8001904 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80026b8:	4b23      	ldr	r3, [pc, #140]	; (8002748 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f3c3 33cb 	ubfx	r3, r3, #15, #12
  tmp_tickstart = HAL_GetTick();
 80026c0:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80026c2:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026c4:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 80026c6:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026c8:	6893      	ldr	r3, [r2, #8]
 80026ca:	ea37 0303 	bics.w	r3, r7, r3
 80026ce:	d001      	beq.n	80026d4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 80026d0:	2000      	movs	r0, #0
 80026d2:	e02e      	b.n	8002732 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 80026d4:	1c73      	adds	r3, r6, #1
 80026d6:	d0f7      	beq.n	80026c8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026d8:	f7ff f914 	bl	8001904 <HAL_GetTick>
 80026dc:	eba0 0008 	sub.w	r0, r0, r8
 80026e0:	42a0      	cmp	r0, r4
 80026e2:	d329      	bcc.n	8002738 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026e4:	682b      	ldr	r3, [r5, #0]
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80026ec:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ee:	686a      	ldr	r2, [r5, #4]
 80026f0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80026f4:	d10a      	bne.n	800270c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 80026f6:	68aa      	ldr	r2, [r5, #8]
 80026f8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80026fc:	d002      	beq.n	8002704 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026fe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002702:	d103      	bne.n	800270c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800270a:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800270c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800270e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002712:	d107      	bne.n	8002724 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002722:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002724:	2301      	movs	r3, #1
 8002726:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800272a:	2300      	movs	r3, #0
 800272c:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 8002730:	2003      	movs	r0, #3
}
 8002732:	b002      	add	sp, #8
 8002734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (count == 0U)
 8002738:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800273a:	2b00      	cmp	r3, #0
      count--;
 800273c:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800273e:	bf08      	it	eq
 8002740:	2400      	moveq	r4, #0
      count--;
 8002742:	3b01      	subs	r3, #1
 8002744:	e7be      	b.n	80026c4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 8002746:	bf00      	nop
 8002748:	20000000 	.word	0x20000000

0800274c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800274c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800274e:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002750:	4a12      	ldr	r2, [pc, #72]	; (800279c <SPI_EndRxTxTransaction+0x50>)
 8002752:	6815      	ldr	r5, [r2, #0]
 8002754:	4a12      	ldr	r2, [pc, #72]	; (80027a0 <SPI_EndRxTxTransaction+0x54>)
 8002756:	fbb5 f5f2 	udiv	r5, r5, r2
 800275a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800275e:	4355      	muls	r5, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002760:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002762:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002764:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8002768:	4604      	mov	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800276a:	d10b      	bne.n	8002784 <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800276c:	460a      	mov	r2, r1
 800276e:	2180      	movs	r1, #128	; 0x80
 8002770:	f7ff ff96 	bl	80026a0 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002774:	b178      	cbz	r0, 8002796 <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002776:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002778:	f043 0320 	orr.w	r3, r3, #32
 800277c:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800277e:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 8002780:	b003      	add	sp, #12
 8002782:	bd30      	pop	{r4, r5, pc}
      if (count == 0U)
 8002784:	9b01      	ldr	r3, [sp, #4]
 8002786:	b133      	cbz	r3, 8002796 <SPI_EndRxTxTransaction+0x4a>
      count--;
 8002788:	9b01      	ldr	r3, [sp, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800278e:	6823      	ldr	r3, [r4, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	061b      	lsls	r3, r3, #24
 8002794:	d4f6      	bmi.n	8002784 <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 8002796:	2000      	movs	r0, #0
 8002798:	e7f2      	b.n	8002780 <SPI_EndRxTxTransaction+0x34>
 800279a:	bf00      	nop
 800279c:	20000000 	.word	0x20000000
 80027a0:	016e3600 	.word	0x016e3600

080027a4 <HAL_SPI_Init>:
{
 80027a4:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80027a6:	4604      	mov	r4, r0
 80027a8:	2800      	cmp	r0, #0
 80027aa:	d055      	beq.n	8002858 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027ac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d14e      	bne.n	8002850 <HAL_SPI_Init+0xac>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027b2:	6842      	ldr	r2, [r0, #4]
 80027b4:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80027b8:	d000      	beq.n	80027bc <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027ba:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027bc:	2300      	movs	r3, #0
 80027be:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80027c0:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80027c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027c8:	b923      	cbnz	r3, 80027d4 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 80027ca:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80027ce:	4620      	mov	r0, r4
 80027d0:	f7fe fdf0 	bl	80013b4 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80027d4:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027d6:	68a0      	ldr	r0, [r4, #8]
 80027d8:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80027da:	2302      	movs	r3, #2
 80027dc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80027e0:	680b      	ldr	r3, [r1, #0]
 80027e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027e6:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027e8:	6863      	ldr	r3, [r4, #4]
 80027ea:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80027ee:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80027f2:	4303      	orrs	r3, r0
 80027f4:	68e0      	ldr	r0, [r4, #12]
 80027f6:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 80027fa:	4303      	orrs	r3, r0
 80027fc:	6920      	ldr	r0, [r4, #16]
 80027fe:	f000 0002 	and.w	r0, r0, #2
 8002802:	4303      	orrs	r3, r0
 8002804:	6960      	ldr	r0, [r4, #20]
 8002806:	f000 0001 	and.w	r0, r0, #1
 800280a:	4303      	orrs	r3, r0
 800280c:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002810:	4303      	orrs	r3, r0
 8002812:	69e0      	ldr	r0, [r4, #28]
 8002814:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8002818:	4303      	orrs	r3, r0
 800281a:	6a20      	ldr	r0, [r4, #32]
 800281c:	f000 0080 	and.w	r0, r0, #128	; 0x80
 8002820:	4303      	orrs	r3, r0
 8002822:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002824:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 8002828:	4303      	orrs	r3, r0
 800282a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800282c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800282e:	0c12      	lsrs	r2, r2, #16
 8002830:	f003 0310 	and.w	r3, r3, #16
 8002834:	f002 0204 	and.w	r2, r2, #4
 8002838:	431a      	orrs	r2, r3
 800283a:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800283c:	69cb      	ldr	r3, [r1, #28]
 800283e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002842:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002844:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002846:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002848:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800284a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 800284e:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002850:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002852:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002856:	e7b1      	b.n	80027bc <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8002858:	2001      	movs	r0, #1
 800285a:	e7f8      	b.n	800284e <HAL_SPI_Init+0xaa>

0800285c <HAL_SPI_Transmit>:
{
 800285c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002860:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8002862:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002866:	2b01      	cmp	r3, #1
{
 8002868:	4604      	mov	r4, r0
 800286a:	460d      	mov	r5, r1
 800286c:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 800286e:	f000 80a0 	beq.w	80029b2 <HAL_SPI_Transmit+0x156>
 8002872:	2301      	movs	r3, #1
 8002874:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002878:	f7ff f844 	bl	8001904 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800287c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8002880:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8002882:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002884:	b2d8      	uxtb	r0, r3
 8002886:	f040 8092 	bne.w	80029ae <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 800288a:	2d00      	cmp	r5, #0
 800288c:	d061      	beq.n	8002952 <HAL_SPI_Transmit+0xf6>
 800288e:	f1b8 0f00 	cmp.w	r8, #0
 8002892:	d05e      	beq.n	8002952 <HAL_SPI_Transmit+0xf6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002894:	2303      	movs	r3, #3
 8002896:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800289a:	2300      	movs	r3, #0
 800289c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800289e:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 80028a2:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80028a6:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80028a8:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80028aa:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028ac:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 80028ae:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80028b0:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  hspi->TxXferSize  = Size;
 80028b6:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028ba:	d107      	bne.n	80028cc <HAL_SPI_Transmit+0x70>
    __HAL_SPI_DISABLE(hspi);
 80028bc:	6833      	ldr	r3, [r6, #0]
 80028be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028c2:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 80028c4:	6833      	ldr	r3, [r6, #0]
 80028c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ca:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028cc:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80028ce:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028d0:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80028d2:	bf5e      	ittt	pl
 80028d4:	6833      	ldrpl	r3, [r6, #0]
 80028d6:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80028da:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80028dc:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028e0:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80028e2:	d13f      	bne.n	8002964 <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028e4:	b113      	cbz	r3, 80028ec <HAL_SPI_Transmit+0x90>
 80028e6:	f1b8 0f01 	cmp.w	r8, #1
 80028ea:	d107      	bne.n	80028fc <HAL_SPI_Transmit+0xa0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028ec:	f835 3b02 	ldrh.w	r3, [r5], #2
 80028f0:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028f2:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80028f4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80028f6:	3b01      	subs	r3, #1
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80028fc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80028fe:	b29b      	uxth	r3, r3
 8002900:	b9a3      	cbnz	r3, 800292c <HAL_SPI_Transmit+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002902:	464a      	mov	r2, r9
 8002904:	4639      	mov	r1, r7
 8002906:	4620      	mov	r0, r4
 8002908:	f7ff ff20 	bl	800274c <SPI_EndRxTxTransaction>
 800290c:	2800      	cmp	r0, #0
 800290e:	d14b      	bne.n	80029a8 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002910:	68a3      	ldr	r3, [r4, #8]
 8002912:	b933      	cbnz	r3, 8002922 <HAL_SPI_Transmit+0xc6>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002914:	9301      	str	r3, [sp, #4]
 8002916:	6823      	ldr	r3, [r4, #0]
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	9201      	str	r2, [sp, #4]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	9301      	str	r3, [sp, #4]
 8002920:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002922:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002924:	3800      	subs	r0, #0
 8002926:	bf18      	it	ne
 8002928:	2001      	movne	r0, #1
error:
 800292a:	e012      	b.n	8002952 <HAL_SPI_Transmit+0xf6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800292c:	6822      	ldr	r2, [r4, #0]
 800292e:	6893      	ldr	r3, [r2, #8]
 8002930:	0798      	lsls	r0, r3, #30
 8002932:	d505      	bpl.n	8002940 <HAL_SPI_Transmit+0xe4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002934:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002936:	f833 1b02 	ldrh.w	r1, [r3], #2
 800293a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800293c:	6323      	str	r3, [r4, #48]	; 0x30
 800293e:	e7d9      	b.n	80028f4 <HAL_SPI_Transmit+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002940:	f7fe ffe0 	bl	8001904 <HAL_GetTick>
 8002944:	eba0 0009 	sub.w	r0, r0, r9
 8002948:	42b8      	cmp	r0, r7
 800294a:	d3d7      	bcc.n	80028fc <HAL_SPI_Transmit+0xa0>
 800294c:	1c79      	adds	r1, r7, #1
 800294e:	d0d5      	beq.n	80028fc <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 8002950:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002952:	2301      	movs	r3, #1
 8002954:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002958:	2300      	movs	r3, #0
 800295a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800295e:	b003      	add	sp, #12
 8002960:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002964:	b113      	cbz	r3, 800296c <HAL_SPI_Transmit+0x110>
 8002966:	f1b8 0f01 	cmp.w	r8, #1
 800296a:	d108      	bne.n	800297e <HAL_SPI_Transmit+0x122>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800296c:	782b      	ldrb	r3, [r5, #0]
 800296e:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002970:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002972:	3301      	adds	r3, #1
 8002974:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002976:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002978:	3b01      	subs	r3, #1
 800297a:	b29b      	uxth	r3, r3
 800297c:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800297e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002980:	b29b      	uxth	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d0bd      	beq.n	8002902 <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002986:	6823      	ldr	r3, [r4, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	0792      	lsls	r2, r2, #30
 800298c:	d503      	bpl.n	8002996 <HAL_SPI_Transmit+0x13a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800298e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002990:	7812      	ldrb	r2, [r2, #0]
 8002992:	731a      	strb	r2, [r3, #12]
 8002994:	e7ec      	b.n	8002970 <HAL_SPI_Transmit+0x114>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002996:	f7fe ffb5 	bl	8001904 <HAL_GetTick>
 800299a:	eba0 0009 	sub.w	r0, r0, r9
 800299e:	42b8      	cmp	r0, r7
 80029a0:	d3ed      	bcc.n	800297e <HAL_SPI_Transmit+0x122>
 80029a2:	1c7b      	adds	r3, r7, #1
 80029a4:	d0eb      	beq.n	800297e <HAL_SPI_Transmit+0x122>
 80029a6:	e7d3      	b.n	8002950 <HAL_SPI_Transmit+0xf4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80029a8:	2320      	movs	r3, #32
 80029aa:	6563      	str	r3, [r4, #84]	; 0x54
 80029ac:	e7b0      	b.n	8002910 <HAL_SPI_Transmit+0xb4>
    errorcode = HAL_BUSY;
 80029ae:	2002      	movs	r0, #2
 80029b0:	e7cf      	b.n	8002952 <HAL_SPI_Transmit+0xf6>
  __HAL_LOCK(hspi);
 80029b2:	2002      	movs	r0, #2
 80029b4:	e7d3      	b.n	800295e <HAL_SPI_Transmit+0x102>

080029b6 <HAL_SPI_ErrorCallback>:
 80029b6:	4770      	bx	lr

080029b8 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 80029b8:	6803      	ldr	r3, [r0, #0]
{
 80029ba:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 80029bc:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80029be:	689a      	ldr	r2, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80029c0:	f002 0541 	and.w	r5, r2, #65	; 0x41
 80029c4:	2d01      	cmp	r5, #1
{
 80029c6:	b085      	sub	sp, #20
 80029c8:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80029ca:	d106      	bne.n	80029da <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80029cc:	064d      	lsls	r5, r1, #25
 80029ce:	d504      	bpl.n	80029da <HAL_SPI_IRQHandler+0x22>
    hspi->RxISR(hspi);
 80029d0:	6c03      	ldr	r3, [r0, #64]	; 0x40
}
 80029d2:	b005      	add	sp, #20
 80029d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 80029d8:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80029da:	0795      	lsls	r5, r2, #30
 80029dc:	d504      	bpl.n	80029e8 <HAL_SPI_IRQHandler+0x30>
 80029de:	0608      	lsls	r0, r1, #24
 80029e0:	d502      	bpl.n	80029e8 <HAL_SPI_IRQHandler+0x30>
    hspi->TxISR(hspi);
 80029e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80029e4:	4620      	mov	r0, r4
 80029e6:	e7f4      	b.n	80029d2 <HAL_SPI_IRQHandler+0x1a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80029e8:	f412 7fb0 	tst.w	r2, #352	; 0x160
 80029ec:	d059      	beq.n	8002aa2 <HAL_SPI_IRQHandler+0xea>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80029ee:	068d      	lsls	r5, r1, #26
 80029f0:	d557      	bpl.n	8002aa2 <HAL_SPI_IRQHandler+0xea>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80029f2:	0650      	lsls	r0, r2, #25
 80029f4:	d50f      	bpl.n	8002a16 <HAL_SPI_IRQHandler+0x5e>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80029f6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80029fa:	2803      	cmp	r0, #3
 80029fc:	f04f 0500 	mov.w	r5, #0
 8002a00:	d049      	beq.n	8002a96 <HAL_SPI_IRQHandler+0xde>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002a02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a04:	f040 0004 	orr.w	r0, r0, #4
 8002a08:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a0a:	9500      	str	r5, [sp, #0]
 8002a0c:	68d8      	ldr	r0, [r3, #12]
 8002a0e:	9000      	str	r0, [sp, #0]
 8002a10:	6898      	ldr	r0, [r3, #8]
 8002a12:	9000      	str	r0, [sp, #0]
 8002a14:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002a16:	0695      	lsls	r5, r2, #26
 8002a18:	d50c      	bpl.n	8002a34 <HAL_SPI_IRQHandler+0x7c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002a1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a1c:	f040 0001 	orr.w	r0, r0, #1
 8002a20:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002a22:	2000      	movs	r0, #0
 8002a24:	9002      	str	r0, [sp, #8]
 8002a26:	6898      	ldr	r0, [r3, #8]
 8002a28:	9002      	str	r0, [sp, #8]
 8002a2a:	6818      	ldr	r0, [r3, #0]
 8002a2c:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8002a30:	6018      	str	r0, [r3, #0]
 8002a32:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002a34:	05d0      	lsls	r0, r2, #23
 8002a36:	d508      	bpl.n	8002a4a <HAL_SPI_IRQHandler+0x92>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002a38:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002a3a:	f042 0208 	orr.w	r2, r2, #8
 8002a3e:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002a40:	2200      	movs	r2, #0
 8002a42:	9203      	str	r2, [sp, #12]
 8002a44:	689a      	ldr	r2, [r3, #8]
 8002a46:	9203      	str	r2, [sp, #12]
 8002a48:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a4a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002a4c:	b34a      	cbz	r2, 8002aa2 <HAL_SPI_IRQHandler+0xea>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002a54:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002a56:	2201      	movs	r2, #1
 8002a58:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002a5c:	078a      	lsls	r2, r1, #30
 8002a5e:	d022      	beq.n	8002aa6 <HAL_SPI_IRQHandler+0xee>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002a60:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002a62:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002a64:	f022 0203 	bic.w	r2, r2, #3
 8002a68:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002a6a:	b140      	cbz	r0, 8002a7e <HAL_SPI_IRQHandler+0xc6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002a6c:	4b10      	ldr	r3, [pc, #64]	; (8002ab0 <HAL_SPI_IRQHandler+0xf8>)
 8002a6e:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002a70:	f7ff f9db 	bl	8001e2a <HAL_DMA_Abort_IT>
 8002a74:	b118      	cbz	r0, 8002a7e <HAL_SPI_IRQHandler+0xc6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002a76:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a7c:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002a7e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002a80:	b178      	cbz	r0, 8002aa2 <HAL_SPI_IRQHandler+0xea>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002a82:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_SPI_IRQHandler+0xf8>)
 8002a84:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002a86:	f7ff f9d0 	bl	8001e2a <HAL_DMA_Abort_IT>
 8002a8a:	b150      	cbz	r0, 8002aa2 <HAL_SPI_IRQHandler+0xea>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002a8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a92:	6563      	str	r3, [r4, #84]	; 0x54
 8002a94:	e005      	b.n	8002aa2 <HAL_SPI_IRQHandler+0xea>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a96:	9501      	str	r5, [sp, #4]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	9201      	str	r2, [sp, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	9b01      	ldr	r3, [sp, #4]
}
 8002aa2:	b005      	add	sp, #20
 8002aa4:	bd30      	pop	{r4, r5, pc}
        HAL_SPI_ErrorCallback(hspi);
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7ff ff85 	bl	80029b6 <HAL_SPI_ErrorCallback>
 8002aac:	e7f9      	b.n	8002aa2 <HAL_SPI_IRQHandler+0xea>
 8002aae:	bf00      	nop
 8002ab0:	08002ab5 	.word	0x08002ab5

08002ab4 <SPI_DMAAbortOnError>:
{
 8002ab4:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ab6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002abc:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8002abe:	f7ff ff7a 	bl	80029b6 <HAL_SPI_ErrorCallback>
}
 8002ac2:	bd08      	pop	{r3, pc}

08002ac4 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ac4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d124      	bne.n	8002b16 <HAL_TIM_Base_Start+0x52>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002acc:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ace:	4a13      	ldr	r2, [pc, #76]	; (8002b1c <HAL_TIM_Base_Start+0x58>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ad4:	6803      	ldr	r3, [r0, #0]
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d012      	beq.n	8002b00 <HAL_TIM_Base_Start+0x3c>
 8002ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ade:	d00f      	beq.n	8002b00 <HAL_TIM_Base_Start+0x3c>
 8002ae0:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d00b      	beq.n	8002b00 <HAL_TIM_Base_Start+0x3c>
 8002ae8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d007      	beq.n	8002b00 <HAL_TIM_Base_Start+0x3c>
 8002af0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d003      	beq.n	8002b00 <HAL_TIM_Base_Start+0x3c>
 8002af8:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d104      	bne.n	8002b0a <HAL_TIM_Base_Start+0x46>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b06:	2a06      	cmp	r2, #6
 8002b08:	d003      	beq.n	8002b12 <HAL_TIM_Base_Start+0x4e>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	f042 0201 	orr.w	r2, r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b12:	2000      	movs	r0, #0
}
 8002b14:	4770      	bx	lr
    return HAL_ERROR;
 8002b16:	2001      	movs	r0, #1
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	40010000 	.word	0x40010000

08002b20 <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002b20:	6803      	ldr	r3, [r0, #0]
 8002b22:	6a19      	ldr	r1, [r3, #32]
 8002b24:	f241 1211 	movw	r2, #4369	; 0x1111
 8002b28:	4211      	tst	r1, r2
 8002b2a:	d108      	bne.n	8002b3e <HAL_TIM_Base_Stop+0x1e>
 8002b2c:	6a19      	ldr	r1, [r3, #32]
 8002b2e:	f240 4244 	movw	r2, #1092	; 0x444
 8002b32:	4211      	tst	r1, r2
 8002b34:	bf02      	ittt	eq
 8002b36:	681a      	ldreq	r2, [r3, #0]
 8002b38:	f022 0201 	biceq.w	r2, r2, #1
 8002b3c:	601a      	streq	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002b44:	2000      	movs	r0, #0
 8002b46:	4770      	bx	lr

08002b48 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b48:	4a24      	ldr	r2, [pc, #144]	; (8002bdc <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8002b4a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b4c:	4290      	cmp	r0, r2
 8002b4e:	d00e      	beq.n	8002b6e <TIM_Base_SetConfig+0x26>
 8002b50:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b54:	d00b      	beq.n	8002b6e <TIM_Base_SetConfig+0x26>
 8002b56:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002b5a:	4290      	cmp	r0, r2
 8002b5c:	d007      	beq.n	8002b6e <TIM_Base_SetConfig+0x26>
 8002b5e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b62:	4290      	cmp	r0, r2
 8002b64:	d003      	beq.n	8002b6e <TIM_Base_SetConfig+0x26>
 8002b66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b6a:	4290      	cmp	r0, r2
 8002b6c:	d115      	bne.n	8002b9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002b6e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002b74:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b76:	4a19      	ldr	r2, [pc, #100]	; (8002bdc <TIM_Base_SetConfig+0x94>)
 8002b78:	4290      	cmp	r0, r2
 8002b7a:	d019      	beq.n	8002bb0 <TIM_Base_SetConfig+0x68>
 8002b7c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b80:	d016      	beq.n	8002bb0 <TIM_Base_SetConfig+0x68>
 8002b82:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002b86:	4290      	cmp	r0, r2
 8002b88:	d012      	beq.n	8002bb0 <TIM_Base_SetConfig+0x68>
 8002b8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b8e:	4290      	cmp	r0, r2
 8002b90:	d00e      	beq.n	8002bb0 <TIM_Base_SetConfig+0x68>
 8002b92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b96:	4290      	cmp	r0, r2
 8002b98:	d00a      	beq.n	8002bb0 <TIM_Base_SetConfig+0x68>
 8002b9a:	4a11      	ldr	r2, [pc, #68]	; (8002be0 <TIM_Base_SetConfig+0x98>)
 8002b9c:	4290      	cmp	r0, r2
 8002b9e:	d007      	beq.n	8002bb0 <TIM_Base_SetConfig+0x68>
 8002ba0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ba4:	4290      	cmp	r0, r2
 8002ba6:	d003      	beq.n	8002bb0 <TIM_Base_SetConfig+0x68>
 8002ba8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bac:	4290      	cmp	r0, r2
 8002bae:	d103      	bne.n	8002bb8 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb0:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb6:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bb8:	694a      	ldr	r2, [r1, #20]
 8002bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bbe:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002bc0:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bc2:	688b      	ldr	r3, [r1, #8]
 8002bc4:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bc6:	680b      	ldr	r3, [r1, #0]
 8002bc8:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bca:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <TIM_Base_SetConfig+0x94>)
 8002bcc:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bce:	bf04      	itt	eq
 8002bd0:	690b      	ldreq	r3, [r1, #16]
 8002bd2:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	6143      	str	r3, [r0, #20]
}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40010000 	.word	0x40010000
 8002be0:	40014000 	.word	0x40014000

08002be4 <HAL_TIM_Base_Init>:
{
 8002be4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002be6:	4604      	mov	r4, r0
 8002be8:	b330      	cbz	r0, 8002c38 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002bea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002bee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002bf2:	b91b      	cbnz	r3, 8002bfc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002bf4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002bf8:	f7fe fd74 	bl	80016e4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002bfc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bfe:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002c00:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c04:	1d21      	adds	r1, r4, #4
 8002c06:	f7ff ff9f 	bl	8002b48 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8002c10:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c12:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002c16:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002c1a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002c1e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c2a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002c2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002c32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002c36:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002c38:	2001      	movs	r0, #1
 8002c3a:	e7fc      	b.n	8002c36 <HAL_TIM_Base_Init+0x52>

08002c3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c3c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c3e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c40:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c42:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c46:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002c4a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c4c:	6083      	str	r3, [r0, #8]
}
 8002c4e:	bd10      	pop	{r4, pc}

08002c50 <HAL_TIM_ConfigClockSource>:
{
 8002c50:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002c52:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002c56:	2b01      	cmp	r3, #1
{
 8002c58:	4604      	mov	r4, r0
 8002c5a:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002c5e:	f000 808e 	beq.w	8002d7e <HAL_TIM_ConfigClockSource+0x12e>
 8002c62:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002c64:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002c68:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002c6c:	6800      	ldr	r0, [r0, #0]
 8002c6e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c70:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c74:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002c78:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002c7a:	680b      	ldr	r3, [r1, #0]
 8002c7c:	2b60      	cmp	r3, #96	; 0x60
 8002c7e:	d04f      	beq.n	8002d20 <HAL_TIM_ConfigClockSource+0xd0>
 8002c80:	d832      	bhi.n	8002ce8 <HAL_TIM_ConfigClockSource+0x98>
 8002c82:	2b40      	cmp	r3, #64	; 0x40
 8002c84:	d064      	beq.n	8002d50 <HAL_TIM_ConfigClockSource+0x100>
 8002c86:	d816      	bhi.n	8002cb6 <HAL_TIM_ConfigClockSource+0x66>
 8002c88:	2b20      	cmp	r3, #32
 8002c8a:	d00d      	beq.n	8002ca8 <HAL_TIM_ConfigClockSource+0x58>
 8002c8c:	d80a      	bhi.n	8002ca4 <HAL_TIM_ConfigClockSource+0x54>
 8002c8e:	f033 0110 	bics.w	r1, r3, #16
 8002c92:	d009      	beq.n	8002ca8 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8002c94:	2301      	movs	r3, #1
 8002c96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8002ca4:	2b30      	cmp	r3, #48	; 0x30
 8002ca6:	d1f5      	bne.n	8002c94 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8002ca8:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002caa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f043 0307 	orr.w	r3, r3, #7
 8002cb4:	e028      	b.n	8002d08 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002cb6:	2b50      	cmp	r3, #80	; 0x50
 8002cb8:	d1ec      	bne.n	8002c94 <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cba:	684a      	ldr	r2, [r1, #4]
 8002cbc:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002cbe:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cc0:	6a03      	ldr	r3, [r0, #32]
 8002cc2:	f023 0301 	bic.w	r3, r3, #1
 8002cc6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cc8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cca:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cd2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002cd6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002cd8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002cda:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002cdc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ce2:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002ce6:	e00f      	b.n	8002d08 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cec:	d00d      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0xba>
 8002cee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cf2:	d00c      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0xbe>
 8002cf4:	2b70      	cmp	r3, #112	; 0x70
 8002cf6:	d1cd      	bne.n	8002c94 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002cf8:	68cb      	ldr	r3, [r1, #12]
 8002cfa:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002cfe:	f7ff ff9d 	bl	8002c3c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002d02:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  TIMx->SMCR = tmpsmcr;
 8002d08:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	e7c2      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002d0e:	68cb      	ldr	r3, [r1, #12]
 8002d10:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002d14:	f7ff ff92 	bl	8002c3c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d18:	6883      	ldr	r3, [r0, #8]
 8002d1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d1e:	e7f3      	b.n	8002d08 <HAL_TIM_ConfigClockSource+0xb8>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d20:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d22:	684d      	ldr	r5, [r1, #4]
 8002d24:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d26:	f023 0310 	bic.w	r3, r3, #16
 8002d2a:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d2c:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002d2e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d30:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d34:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d38:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d3c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002d40:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d42:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002d44:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d4a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002d4e:	e7db      	b.n	8002d08 <HAL_TIM_ConfigClockSource+0xb8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d50:	684a      	ldr	r2, [r1, #4]
 8002d52:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002d54:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d56:	6a03      	ldr	r3, [r0, #32]
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d5e:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d60:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d68:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002d6c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002d6e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d70:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002d72:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d78:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002d7c:	e7c4      	b.n	8002d08 <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 8002d7e:	461a      	mov	r2, r3
 8002d80:	e78e      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x50>
	...

08002d84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d84:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d86:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	f04f 0302 	mov.w	r3, #2
 8002d90:	d02a      	beq.n	8002de8 <HAL_TIMEx_MasterConfigSynchronization+0x64>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d92:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d96:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d98:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8002d9a:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002d9c:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d9e:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002da2:	432c      	orrs	r4, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002da4:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002da6:	4c11      	ldr	r4, [pc, #68]	; (8002dec <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002da8:	42a3      	cmp	r3, r4
 8002daa:	d012      	beq.n	8002dd2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002db0:	d00f      	beq.n	8002dd2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002db2:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8002db6:	42a3      	cmp	r3, r4
 8002db8:	d00b      	beq.n	8002dd2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002dba:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002dbe:	42a3      	cmp	r3, r4
 8002dc0:	d007      	beq.n	8002dd2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002dc2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002dc6:	42a3      	cmp	r3, r4
 8002dc8:	d003      	beq.n	8002dd2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002dca:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 8002dce:	42a3      	cmp	r3, r4
 8002dd0:	d104      	bne.n	8002ddc <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dd2:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dd8:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002de2:	2300      	movs	r3, #0
 8002de4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002de8:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002dea:	bd30      	pop	{r4, r5, pc}
 8002dec:	40010000 	.word	0x40010000

08002df0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002df0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df2:	f102 030c 	add.w	r3, r2, #12
 8002df6:	e853 3f00 	ldrex	r3, [r3]
 8002dfa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dfe:	320c      	adds	r2, #12
 8002e00:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002e04:	6802      	ldr	r2, [r0, #0]
 8002e06:	2900      	cmp	r1, #0
 8002e08:	d1f2      	bne.n	8002df0 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e0a:	f102 0314 	add.w	r3, r2, #20
 8002e0e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e12:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e16:	f102 0c14 	add.w	ip, r2, #20
 8002e1a:	e84c 3100 	strex	r1, r3, [ip]
 8002e1e:	2900      	cmp	r1, #0
 8002e20:	d1f3      	bne.n	8002e0a <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e22:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d10b      	bne.n	8002e40 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e28:	f102 030c 	add.w	r3, r2, #12
 8002e2c:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e30:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e34:	f102 0c0c 	add.w	ip, r2, #12
 8002e38:	e84c 3100 	strex	r1, r3, [ip]
 8002e3c:	2900      	cmp	r1, #0
 8002e3e:	d1f3      	bne.n	8002e28 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e40:	2320      	movs	r3, #32
 8002e42:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e46:	2300      	movs	r3, #0
 8002e48:	6303      	str	r3, [r0, #48]	; 0x30
}
 8002e4a:	4770      	bx	lr

08002e4c <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e4c:	6802      	ldr	r2, [r0, #0]
 8002e4e:	68c1      	ldr	r1, [r0, #12]
 8002e50:	6913      	ldr	r3, [r2, #16]
 8002e52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e56:	430b      	orrs	r3, r1
{
 8002e58:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e5a:	6113      	str	r3, [r2, #16]
{
 8002e5c:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e5e:	6883      	ldr	r3, [r0, #8]
 8002e60:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002e62:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e64:	4303      	orrs	r3, r0
 8002e66:	6968      	ldr	r0, [r5, #20]
 8002e68:	4303      	orrs	r3, r0
 8002e6a:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8002e6c:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8002e70:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e74:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8002e76:	430b      	orrs	r3, r1
 8002e78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e7a:	6953      	ldr	r3, [r2, #20]
 8002e7c:	69a9      	ldr	r1, [r5, #24]
 8002e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e82:	430b      	orrs	r3, r1
 8002e84:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e86:	4b1f      	ldr	r3, [pc, #124]	; (8002f04 <UART_SetConfig+0xb8>)
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d003      	beq.n	8002e94 <UART_SetConfig+0x48>
 8002e8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d123      	bne.n	8002edc <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e94:	f7ff fbf4 	bl	8002680 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e98:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e9a:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ea0:	e9d5 4600 	ldrd	r4, r6, [r5]
 8002ea4:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ea8:	d11b      	bne.n	8002ee2 <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002eaa:	19b2      	adds	r2, r6, r6
 8002eac:	f04f 0300 	mov.w	r3, #0
 8002eb0:	415b      	adcs	r3, r3
 8002eb2:	f7fd fef1 	bl	8000c98 <__aeabi_uldivmod>
 8002eb6:	2264      	movs	r2, #100	; 0x64
 8002eb8:	fbb0 f1f2 	udiv	r1, r0, r2
 8002ebc:	fb02 0311 	mls	r3, r2, r1, r0
 8002ec0:	00db      	lsls	r3, r3, #3
 8002ec2:	3332      	adds	r3, #50	; 0x32
 8002ec4:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ec8:	f003 0207 	and.w	r2, r3, #7
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002ed2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ed6:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ed8:	60a3      	str	r3, [r4, #8]
  }
}
 8002eda:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8002edc:	f7ff fbc0 	bl	8002660 <HAL_RCC_GetPCLK1Freq>
 8002ee0:	e7da      	b.n	8002e98 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ee2:	00b2      	lsls	r2, r6, #2
 8002ee4:	0fb3      	lsrs	r3, r6, #30
 8002ee6:	f7fd fed7 	bl	8000c98 <__aeabi_uldivmod>
 8002eea:	2264      	movs	r2, #100	; 0x64
 8002eec:	fbb0 f1f2 	udiv	r1, r0, r2
 8002ef0:	fb02 0311 	mls	r3, r2, r1, r0
 8002ef4:	011b      	lsls	r3, r3, #4
 8002ef6:	3332      	adds	r3, #50	; 0x32
 8002ef8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002efc:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8002f00:	e7ea      	b.n	8002ed8 <UART_SetConfig+0x8c>
 8002f02:	bf00      	nop
 8002f04:	40011000 	.word	0x40011000

08002f08 <HAL_UART_Init>:
{
 8002f08:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002f0a:	4604      	mov	r4, r0
 8002f0c:	b340      	cbz	r0, 8002f60 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002f0e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002f12:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002f16:	b91b      	cbnz	r3, 8002f20 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002f18:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8002f1c:	f7fe fc16 	bl	800174c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002f20:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002f22:	2324      	movs	r3, #36	; 0x24
 8002f24:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8002f28:	68d3      	ldr	r3, [r2, #12]
 8002f2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f2e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002f30:	4620      	mov	r0, r4
 8002f32:	f7ff ff8b 	bl	8002e4c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f36:	6823      	ldr	r3, [r4, #0]
 8002f38:	691a      	ldr	r2, [r3, #16]
 8002f3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f3e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f46:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002f48:	68da      	ldr	r2, [r3, #12]
 8002f4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f4e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f50:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002f52:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f54:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f56:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f5a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8002f5e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002f60:	2001      	movs	r0, #1
 8002f62:	e7fc      	b.n	8002f5e <HAL_UART_Init+0x56>

08002f64 <HAL_UART_RxCpltCallback>:
 8002f64:	4770      	bx	lr

08002f66 <HAL_UART_ErrorCallback>:
 8002f66:	4770      	bx	lr

08002f68 <UART_DMAAbortOnError>:
{
 8002f68:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f6a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f70:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002f72:	f7ff fff8 	bl	8002f66 <HAL_UART_ErrorCallback>
}
 8002f76:	bd08      	pop	{r3, pc}

08002f78 <HAL_UARTEx_RxEventCallback>:
}
 8002f78:	4770      	bx	lr

08002f7a <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f7a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002f7e:	2b22      	cmp	r3, #34	; 0x22
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8002f80:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f82:	d141      	bne.n	8003008 <UART_Receive_IT.isra.0+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f84:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f86:	6a83      	ldr	r3, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f88:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f8a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002f8e:	d13e      	bne.n	800300e <UART_Receive_IT.isra.0+0x94>
 8002f90:	6901      	ldr	r1, [r0, #16]
 8002f92:	2900      	cmp	r1, #0
 8002f94:	d13e      	bne.n	8003014 <UART_Receive_IT.isra.0+0x9a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f96:	6852      	ldr	r2, [r2, #4]
 8002f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f9c:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8002fa0:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8002fa2:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d12c      	bne.n	8003008 <UART_Receive_IT.isra.0+0x8e>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002fae:	6802      	ldr	r2, [r0, #0]
 8002fb0:	68d1      	ldr	r1, [r2, #12]
 8002fb2:	f021 0120 	bic.w	r1, r1, #32
 8002fb6:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002fb8:	68d1      	ldr	r1, [r2, #12]
 8002fba:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002fbe:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002fc0:	6951      	ldr	r1, [r2, #20]
 8002fc2:	f021 0101 	bic.w	r1, r1, #1
 8002fc6:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002fc8:	2220      	movs	r2, #32
 8002fca:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fce:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002fd0:	2a01      	cmp	r2, #1
 8002fd2:	6802      	ldr	r2, [r0, #0]
 8002fd4:	d128      	bne.n	8003028 <UART_Receive_IT.isra.0+0xae>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd6:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd8:	f102 030c 	add.w	r3, r2, #12
 8002fdc:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fe0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe4:	f102 0c0c 	add.w	ip, r2, #12
 8002fe8:	e84c 3100 	strex	r1, r3, [ip]
 8002fec:	2900      	cmp	r1, #0
 8002fee:	d1f3      	bne.n	8002fd8 <UART_Receive_IT.isra.0+0x5e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002ff0:	6813      	ldr	r3, [r2, #0]
 8002ff2:	06db      	lsls	r3, r3, #27
 8002ff4:	d505      	bpl.n	8003002 <UART_Receive_IT.isra.0+0x88>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ff6:	9101      	str	r1, [sp, #4]
 8002ff8:	6813      	ldr	r3, [r2, #0]
 8002ffa:	9301      	str	r3, [sp, #4]
 8002ffc:	6853      	ldr	r3, [r2, #4]
 8002ffe:	9301      	str	r3, [sp, #4]
 8003000:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003002:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003004:	f7ff ffb8 	bl	8002f78 <HAL_UARTEx_RxEventCallback>
}
 8003008:	b003      	add	sp, #12
 800300a:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800300e:	b939      	cbnz	r1, 8003020 <UART_Receive_IT.isra.0+0xa6>
 8003010:	6901      	ldr	r1, [r0, #16]
 8003012:	b929      	cbnz	r1, 8003020 <UART_Receive_IT.isra.0+0xa6>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003014:	6852      	ldr	r2, [r2, #4]
 8003016:	b2d2      	uxtb	r2, r2
 8003018:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 800301a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800301c:	3301      	adds	r3, #1
 800301e:	e7bf      	b.n	8002fa0 <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003020:	6852      	ldr	r2, [r2, #4]
 8003022:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003026:	e7f7      	b.n	8003018 <UART_Receive_IT.isra.0+0x9e>
        HAL_UART_RxCpltCallback(huart);
 8003028:	f7ff ff9c 	bl	8002f64 <HAL_UART_RxCpltCallback>
 800302c:	e7ec      	b.n	8003008 <UART_Receive_IT.isra.0+0x8e>
	...

08003030 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003030:	6803      	ldr	r3, [r0, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
{
 8003034:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (errorflags == RESET)
 8003036:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003038:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800303a:	695d      	ldr	r5, [r3, #20]
{
 800303c:	4604      	mov	r4, r0
  if (errorflags == RESET)
 800303e:	d108      	bne.n	8003052 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003040:	0696      	lsls	r6, r2, #26
 8003042:	d568      	bpl.n	8003116 <HAL_UART_IRQHandler+0xe6>
 8003044:	068d      	lsls	r5, r1, #26
 8003046:	d566      	bpl.n	8003116 <HAL_UART_IRQHandler+0xe6>
}
 8003048:	b002      	add	sp, #8
 800304a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800304e:	f7ff bf94 	b.w	8002f7a <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003052:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003056:	f401 7590 	and.w	r5, r1, #288	; 0x120
 800305a:	4305      	orrs	r5, r0
 800305c:	d05b      	beq.n	8003116 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800305e:	07d6      	lsls	r6, r2, #31
 8003060:	d505      	bpl.n	800306e <HAL_UART_IRQHandler+0x3e>
 8003062:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003064:	bf42      	ittt	mi
 8003066:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 8003068:	f043 0301 	orrmi.w	r3, r3, #1
 800306c:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800306e:	0753      	lsls	r3, r2, #29
 8003070:	d504      	bpl.n	800307c <HAL_UART_IRQHandler+0x4c>
 8003072:	b118      	cbz	r0, 800307c <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003074:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003076:	f043 0302 	orr.w	r3, r3, #2
 800307a:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800307c:	0796      	lsls	r6, r2, #30
 800307e:	d504      	bpl.n	800308a <HAL_UART_IRQHandler+0x5a>
 8003080:	b118      	cbz	r0, 800308a <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003082:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003084:	f043 0304 	orr.w	r3, r3, #4
 8003088:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800308a:	0715      	lsls	r5, r2, #28
 800308c:	d507      	bpl.n	800309e <HAL_UART_IRQHandler+0x6e>
 800308e:	f001 0320 	and.w	r3, r1, #32
 8003092:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003094:	bf1e      	ittt	ne
 8003096:	6c23      	ldrne	r3, [r4, #64]	; 0x40
 8003098:	f043 0308 	orrne.w	r3, r3, #8
 800309c:	6423      	strne	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800309e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d032      	beq.n	800310a <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030a4:	0692      	lsls	r2, r2, #26
 80030a6:	d504      	bpl.n	80030b2 <HAL_UART_IRQHandler+0x82>
 80030a8:	068b      	lsls	r3, r1, #26
 80030aa:	d502      	bpl.n	80030b2 <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 80030ac:	4620      	mov	r0, r4
 80030ae:	f7ff ff64 	bl	8002f7a <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80030b2:	6826      	ldr	r6, [r4, #0]
 80030b4:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80030b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80030b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80030bc:	f002 0208 	and.w	r2, r2, #8
 80030c0:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 80030c4:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80030c6:	d022      	beq.n	800310e <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 80030c8:	f7ff fe92 	bl	8002df0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030cc:	6973      	ldr	r3, [r6, #20]
 80030ce:	065e      	lsls	r6, r3, #25
 80030d0:	d518      	bpl.n	8003104 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030d2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d4:	f102 0314 	add.w	r3, r2, #20
 80030d8:	e853 3f00 	ldrex	r3, [r3]
 80030dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e0:	3214      	adds	r2, #20
 80030e2:	e842 3100 	strex	r1, r3, [r2]
 80030e6:	2900      	cmp	r1, #0
 80030e8:	d1f3      	bne.n	80030d2 <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 80030ea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80030ec:	b150      	cbz	r0, 8003104 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030ee:	4b72      	ldr	r3, [pc, #456]	; (80032b8 <HAL_UART_IRQHandler+0x288>)
 80030f0:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030f2:	f7fe fe9a 	bl	8001e2a <HAL_DMA_Abort_IT>
 80030f6:	b140      	cbz	r0, 800310a <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030f8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80030fa:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 80030fc:	b002      	add	sp, #8
 80030fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003102:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003104:	4620      	mov	r0, r4
 8003106:	f7ff ff2e 	bl	8002f66 <HAL_UART_ErrorCallback>
}
 800310a:	b002      	add	sp, #8
 800310c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800310e:	f7ff ff2a 	bl	8002f66 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003112:	6425      	str	r5, [r4, #64]	; 0x40
 8003114:	e7f9      	b.n	800310a <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003116:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003118:	2801      	cmp	r0, #1
 800311a:	f040 8091 	bne.w	8003240 <HAL_UART_IRQHandler+0x210>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800311e:	06d5      	lsls	r5, r2, #27
 8003120:	f140 808e 	bpl.w	8003240 <HAL_UART_IRQHandler+0x210>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003124:	06c8      	lsls	r0, r1, #27
 8003126:	f140 808b 	bpl.w	8003240 <HAL_UART_IRQHandler+0x210>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800312a:	2200      	movs	r2, #0
 800312c:	9201      	str	r2, [sp, #4]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	9201      	str	r2, [sp, #4]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	9201      	str	r2, [sp, #4]
 8003136:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003138:	695a      	ldr	r2, [r3, #20]
 800313a:	0652      	lsls	r2, r2, #25
 800313c:	d54c      	bpl.n	80031d8 <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800313e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003140:	680a      	ldr	r2, [r1, #0]
 8003142:	6852      	ldr	r2, [r2, #4]
 8003144:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003146:	2a00      	cmp	r2, #0
 8003148:	d0df      	beq.n	800310a <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800314a:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 800314c:	4290      	cmp	r0, r2
 800314e:	d9dc      	bls.n	800310a <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 8003150:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003152:	69ca      	ldr	r2, [r1, #28]
 8003154:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003158:	d036      	beq.n	80031c8 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315a:	f103 020c 	add.w	r2, r3, #12
 800315e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003162:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003166:	f103 000c 	add.w	r0, r3, #12
 800316a:	e840 2100 	strex	r1, r2, [r0]
 800316e:	2900      	cmp	r1, #0
 8003170:	d1f3      	bne.n	800315a <HAL_UART_IRQHandler+0x12a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003172:	f103 0214 	add.w	r2, r3, #20
 8003176:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800317a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317e:	f103 0014 	add.w	r0, r3, #20
 8003182:	e840 2100 	strex	r1, r2, [r0]
 8003186:	2900      	cmp	r1, #0
 8003188:	d1f3      	bne.n	8003172 <HAL_UART_IRQHandler+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800318a:	f103 0214 	add.w	r2, r3, #20
 800318e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003192:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003196:	f103 0014 	add.w	r0, r3, #20
 800319a:	e840 2100 	strex	r1, r2, [r0]
 800319e:	2900      	cmp	r1, #0
 80031a0:	d1f3      	bne.n	800318a <HAL_UART_IRQHandler+0x15a>
          huart->RxState = HAL_UART_STATE_READY;
 80031a2:	2220      	movs	r2, #32
 80031a4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a8:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031aa:	f103 020c 	add.w	r2, r3, #12
 80031ae:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031b2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031b6:	f103 000c 	add.w	r0, r3, #12
 80031ba:	e840 2100 	strex	r1, r2, [r0]
 80031be:	2900      	cmp	r1, #0
 80031c0:	d1f3      	bne.n	80031aa <HAL_UART_IRQHandler+0x17a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031c2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80031c4:	f7fe fdf2 	bl	8001dac <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031c8:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80031ca:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80031cc:	1ac9      	subs	r1, r1, r3
 80031ce:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031d0:	4620      	mov	r0, r4
 80031d2:	f7ff fed1 	bl	8002f78 <HAL_UARTEx_RxEventCallback>
 80031d6:	e798      	b.n	800310a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031d8:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if ((huart->RxXferCount > 0U)
 80031da:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031dc:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
      if ((huart->RxXferCount > 0U)
 80031de:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031e0:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 80031e2:	2800      	cmp	r0, #0
 80031e4:	d091      	beq.n	800310a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031e6:	1a89      	subs	r1, r1, r2
 80031e8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80031ea:	2900      	cmp	r1, #0
 80031ec:	d08d      	beq.n	800310a <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ee:	f103 020c 	add.w	r2, r3, #12
 80031f2:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031fa:	f103 050c 	add.w	r5, r3, #12
 80031fe:	e845 2000 	strex	r0, r2, [r5]
 8003202:	2800      	cmp	r0, #0
 8003204:	d1f3      	bne.n	80031ee <HAL_UART_IRQHandler+0x1be>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003206:	f103 0214 	add.w	r2, r3, #20
 800320a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800320e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003212:	f103 0514 	add.w	r5, r3, #20
 8003216:	e845 2000 	strex	r0, r2, [r5]
 800321a:	2800      	cmp	r0, #0
 800321c:	d1f3      	bne.n	8003206 <HAL_UART_IRQHandler+0x1d6>
        huart->RxState = HAL_UART_STATE_READY;
 800321e:	2220      	movs	r2, #32
 8003220:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003224:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003226:	f103 020c 	add.w	r2, r3, #12
 800322a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800322e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003232:	f103 050c 	add.w	r5, r3, #12
 8003236:	e845 2000 	strex	r0, r2, [r5]
 800323a:	2800      	cmp	r0, #0
 800323c:	d1f3      	bne.n	8003226 <HAL_UART_IRQHandler+0x1f6>
 800323e:	e7c7      	b.n	80031d0 <HAL_UART_IRQHandler+0x1a0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003240:	0616      	lsls	r6, r2, #24
 8003242:	d528      	bpl.n	8003296 <HAL_UART_IRQHandler+0x266>
 8003244:	060d      	lsls	r5, r1, #24
 8003246:	d526      	bpl.n	8003296 <HAL_UART_IRQHandler+0x266>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003248:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800324c:	2a21      	cmp	r2, #33	; 0x21
 800324e:	f47f af5c 	bne.w	800310a <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003252:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003254:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003256:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800325a:	d117      	bne.n	800328c <HAL_UART_IRQHandler+0x25c>
 800325c:	6921      	ldr	r1, [r4, #16]
 800325e:	b9a9      	cbnz	r1, 800328c <HAL_UART_IRQHandler+0x25c>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003260:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003264:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003268:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800326a:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800326c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800326e:	3a01      	subs	r2, #1
 8003270:	b292      	uxth	r2, r2
 8003272:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003274:	2a00      	cmp	r2, #0
 8003276:	f47f af48 	bne.w	800310a <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003280:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003288:	60da      	str	r2, [r3, #12]
 800328a:	e73e      	b.n	800310a <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800328c:	1c51      	adds	r1, r2, #1
 800328e:	6221      	str	r1, [r4, #32]
 8003290:	7812      	ldrb	r2, [r2, #0]
 8003292:	605a      	str	r2, [r3, #4]
 8003294:	e7ea      	b.n	800326c <HAL_UART_IRQHandler+0x23c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003296:	0650      	lsls	r0, r2, #25
 8003298:	f57f af37 	bpl.w	800310a <HAL_UART_IRQHandler+0xda>
 800329c:	064a      	lsls	r2, r1, #25
 800329e:	f57f af34 	bpl.w	800310a <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032a8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80032aa:	2320      	movs	r3, #32
 80032ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 80032b0:	4620      	mov	r0, r4
 80032b2:	f7fe faa7 	bl	8001804 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 80032b6:	e728      	b.n	800310a <HAL_UART_IRQHandler+0xda>
 80032b8:	08002f69 	.word	0x08002f69

080032bc <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 80032bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
		
    if (function_char < ' ') {
 80032c0:	281f      	cmp	r0, #31
{
 80032c2:	b087      	sub	sp, #28
        Character = 0;
    } else {
        function_char -= 32;
 80032c4:	bf84      	itt	hi
 80032c6:	3820      	subhi	r0, #32
 80032c8:	b2c0      	uxtbhi	r0, r0
{
 80032ca:	9303      	str	r3, [sp, #12]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
		{
		temp[k] = font[function_char][k];
 80032cc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80032d0:	4b25      	ldr	r3, [pc, #148]	; (8003368 <ILI9341_Draw_Char+0xac>)
{
 80032d2:	f8bd 4040 	ldrh.w	r4, [sp, #64]	; 0x40
		temp[k] = font[function_char][k];
 80032d6:	eb03 0540 	add.w	r5, r3, r0, lsl #1
 80032da:	f853 0010 	ldr.w	r0, [r3, r0, lsl #1]
 80032de:	9004      	str	r0, [sp, #16]
 80032e0:	88ab      	ldrh	r3, [r5, #4]
 80032e2:	f8ad 3014 	strh.w	r3, [sp, #20]
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80032e6:	b296      	uxth	r6, r2
 80032e8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80032ec:	b28d      	uxth	r5, r1
 80032ee:	00e3      	lsls	r3, r4, #3
 80032f0:	f8bd 1044 	ldrh.w	r1, [sp, #68]	; 0x44
 80032f4:	9100      	str	r1, [sp, #0]
 80032f6:	0052      	lsls	r2, r2, #1
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	b292      	uxth	r2, r2
 80032fc:	4631      	mov	r1, r6
 80032fe:	4628      	mov	r0, r5
 8003300:	f000 fb44 	bl	800398c <ILI9341_Draw_Rectangle>
 8003304:	46aa      	mov	sl, r5
 8003306:	2700      	movs	r7, #0
    for (j=0; j<CHAR_WIDTH; j++) {
        for (i=0; i<CHAR_HEIGHT; i++) {
            if (temp[j] & (1<<i)) {			
							if(Size == 1)
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003308:	eb05 0b07 	add.w	fp, r5, r7
{
 800330c:	46b1      	mov	r9, r6
 800330e:	f04f 0800 	mov.w	r8, #0
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003312:	fa1f fb8b 	uxth.w	fp, fp
            if (temp[j] & (1<<i)) {			
 8003316:	ab04      	add	r3, sp, #16
 8003318:	5ddb      	ldrb	r3, [r3, r7]
 800331a:	fa43 f308 	asr.w	r3, r3, r8
 800331e:	07db      	lsls	r3, r3, #31
 8003320:	d508      	bpl.n	8003334 <ILI9341_Draw_Char+0x78>
							if(Size == 1)
 8003322:	2c01      	cmp	r4, #1
 8003324:	d117      	bne.n	8003356 <ILI9341_Draw_Char+0x9a>
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003326:	eb06 0108 	add.w	r1, r6, r8
 800332a:	9a03      	ldr	r2, [sp, #12]
 800332c:	b289      	uxth	r1, r1
 800332e:	4658      	mov	r0, fp
 8003330:	f000 fa7c 	bl	800382c <ILI9341_Draw_Pixel>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8003334:	f108 0801 	add.w	r8, r8, #1
 8003338:	44a1      	add	r9, r4
 800333a:	f1b8 0f08 	cmp.w	r8, #8
 800333e:	fa1f f989 	uxth.w	r9, r9
 8003342:	d1e8      	bne.n	8003316 <ILI9341_Draw_Char+0x5a>
    for (j=0; j<CHAR_WIDTH; j++) {
 8003344:	3701      	adds	r7, #1
 8003346:	44a2      	add	sl, r4
 8003348:	2f06      	cmp	r7, #6
 800334a:	fa1f fa8a 	uxth.w	sl, sl
 800334e:	d1db      	bne.n	8003308 <ILI9341_Draw_Char+0x4c>
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
							}
            }						
        }
    }
}
 8003350:	b007      	add	sp, #28
 8003352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8003356:	9b03      	ldr	r3, [sp, #12]
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	4622      	mov	r2, r4
 800335c:	4623      	mov	r3, r4
 800335e:	4649      	mov	r1, r9
 8003360:	4650      	mov	r0, sl
 8003362:	f000 fb13 	bl	800398c <ILI9341_Draw_Rectangle>
 8003366:	e7e5      	b.n	8003334 <ILI9341_Draw_Char+0x78>
 8003368:	080083c0 	.word	0x080083c0

0800336c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800336c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8003370:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
 8003374:	f8bd 902c 	ldrh.w	r9, [sp, #44]	; 0x2c
    while (*Text) {
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
        X += CHAR_WIDTH*Size;
 8003378:	eb08 0548 	add.w	r5, r8, r8, lsl #1
 800337c:	006d      	lsls	r5, r5, #1
{
 800337e:	460c      	mov	r4, r1
 8003380:	4617      	mov	r7, r2
 8003382:	469a      	mov	sl, r3
        X += CHAR_WIDTH*Size;
 8003384:	b2ed      	uxtb	r5, r5
 8003386:	1e46      	subs	r6, r0, #1
    while (*Text) {
 8003388:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 800338c:	b910      	cbnz	r0, 8003394 <ILI9341_Draw_Text+0x28>
    }
}
 800338e:	b002      	add	sp, #8
 8003390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8003394:	4621      	mov	r1, r4
 8003396:	e9cd 8900 	strd	r8, r9, [sp]
 800339a:	4653      	mov	r3, sl
 800339c:	463a      	mov	r2, r7
        X += CHAR_WIDTH*Size;
 800339e:	442c      	add	r4, r5
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80033a0:	f7ff ff8c 	bl	80032bc <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80033a4:	b2e4      	uxtb	r4, r4
 80033a6:	e7ef      	b.n	8003388 <ILI9341_Draw_Text+0x1c>

080033a8 <ILI9341_SPI_Init>:

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80033a8:	4802      	ldr	r0, [pc, #8]	; (80033b4 <ILI9341_SPI_Init+0xc>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033b0:	f7fe bed4 	b.w	800215c <HAL_GPIO_WritePin>
 80033b4:	40020400 	.word	0x40020400

080033b8 <ILI9341_SPI_Send>:
}

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 80033b8:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 80033ba:	2301      	movs	r3, #1
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 80033bc:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 80033c0:	461a      	mov	r2, r3
 80033c2:	f10d 0107 	add.w	r1, sp, #7
 80033c6:	4803      	ldr	r0, [pc, #12]	; (80033d4 <ILI9341_SPI_Send+0x1c>)
 80033c8:	f7ff fa48 	bl	800285c <HAL_SPI_Transmit>
}
 80033cc:	b003      	add	sp, #12
 80033ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80033d2:	bf00      	nop
 80033d4:	200002f4 	.word	0x200002f4

080033d8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 80033d8:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80033da:	4c0c      	ldr	r4, [pc, #48]	; (800340c <ILI9341_Write_Command+0x34>)
void ILI9341_Write_Command(uint8_t Command) {
 80033dc:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80033de:	2200      	movs	r2, #0
 80033e0:	4620      	mov	r0, r4
 80033e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033e6:	f7fe feb9 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80033ea:	2200      	movs	r2, #0
 80033ec:	2104      	movs	r1, #4
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7fe feb4 	bl	800215c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 80033f4:	4628      	mov	r0, r5
 80033f6:	f7ff ffdf 	bl	80033b8 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80033fa:	4620      	mov	r0, r4
 80033fc:	2201      	movs	r2, #1
}
 80033fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003402:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003406:	f7fe bea9 	b.w	800215c <HAL_GPIO_WritePin>
 800340a:	bf00      	nop
 800340c:	40020400 	.word	0x40020400

08003410 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 8003410:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003412:	4c0c      	ldr	r4, [pc, #48]	; (8003444 <ILI9341_Write_Data+0x34>)
void ILI9341_Write_Data(uint8_t Data) {
 8003414:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003416:	2201      	movs	r2, #1
 8003418:	4620      	mov	r0, r4
 800341a:	2104      	movs	r1, #4
 800341c:	f7fe fe9e 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003420:	2200      	movs	r2, #0
 8003422:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003426:	4620      	mov	r0, r4
 8003428:	f7fe fe98 	bl	800215c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 800342c:	4628      	mov	r0, r5
 800342e:	f7ff ffc3 	bl	80033b8 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003432:	4620      	mov	r0, r4
 8003434:	2201      	movs	r2, #1
}
 8003436:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800343a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800343e:	f7fe be8d 	b.w	800215c <HAL_GPIO_WritePin>
 8003442:	bf00      	nop
 8003444:	40020400 	.word	0x40020400

08003448 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 8003448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344a:	4607      	mov	r7, r0
	ILI9341_Write_Command(0x2A);
 800344c:	202a      	movs	r0, #42	; 0x2a
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 800344e:	460d      	mov	r5, r1
 8003450:	4616      	mov	r6, r2
 8003452:	461c      	mov	r4, r3
	ILI9341_Write_Command(0x2A);
 8003454:	f7ff ffc0 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 8003458:	0a38      	lsrs	r0, r7, #8
 800345a:	f7ff ffd9 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 800345e:	b2f8      	uxtb	r0, r7
 8003460:	f7ff ffd6 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 8003464:	0a30      	lsrs	r0, r6, #8
 8003466:	f7ff ffd3 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 800346a:	b2f0      	uxtb	r0, r6
 800346c:	f7ff ffd0 	bl	8003410 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8003470:	202b      	movs	r0, #43	; 0x2b
 8003472:	f7ff ffb1 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 8003476:	0a28      	lsrs	r0, r5, #8
 8003478:	f7ff ffca 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 800347c:	b2e8      	uxtb	r0, r5
 800347e:	f7ff ffc7 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 8003482:	0a20      	lsrs	r0, r4, #8
 8003484:	f7ff ffc4 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8003488:	b2e0      	uxtb	r0, r4
 800348a:	f7ff ffc1 	bl	8003410 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
}
 800348e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Write_Command(0x2C);
 8003492:	202c      	movs	r0, #44	; 0x2c
 8003494:	f7ff bfa0 	b.w	80033d8 <ILI9341_Write_Command>

08003498 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 8003498:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800349a:	4c0c      	ldr	r4, [pc, #48]	; (80034cc <ILI9341_Reset+0x34>)
 800349c:	2200      	movs	r2, #0
 800349e:	2102      	movs	r1, #2
 80034a0:	4620      	mov	r0, r4
 80034a2:	f7fe fe5b 	bl	800215c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80034a6:	20c8      	movs	r0, #200	; 0xc8
 80034a8:	f7fe fa32 	bl	8001910 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80034ac:	2200      	movs	r2, #0
 80034ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034b2:	4620      	mov	r0, r4
 80034b4:	f7fe fe52 	bl	800215c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80034b8:	20c8      	movs	r0, #200	; 0xc8
 80034ba:	f7fe fa29 	bl	8001910 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80034be:	4620      	mov	r0, r4
 80034c0:	2201      	movs	r2, #1
}
 80034c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80034c6:	2102      	movs	r1, #2
 80034c8:	f7fe be48 	b.w	800215c <HAL_GPIO_WritePin>
 80034cc:	40020400 	.word	0x40020400

080034d0 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 80034d0:	b510      	push	{r4, lr}
 80034d2:	4604      	mov	r4, r0

	uint8_t screen_rotation = Rotation;

	ILI9341_Write_Command(0x36);
 80034d4:	2036      	movs	r0, #54	; 0x36
 80034d6:	f7ff ff7f 	bl	80033d8 <ILI9341_Write_Command>
	HAL_Delay(1);
 80034da:	2001      	movs	r0, #1
 80034dc:	f7fe fa18 	bl	8001910 <HAL_Delay>

	switch (screen_rotation) {
 80034e0:	2c03      	cmp	r4, #3
 80034e2:	d80d      	bhi.n	8003500 <ILI9341_Set_Rotation+0x30>
 80034e4:	e8df f004 	tbb	[pc, r4]
 80034e8:	19170d02 	.word	0x19170d02
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 80034ec:	2048      	movs	r0, #72	; 0x48
		ILI9341_Write_Data(0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
		break;
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 80034ee:	f7ff ff8f 	bl	8003410 <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 80034f2:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <ILI9341_Set_Rotation+0x50>)
 80034f4:	22f0      	movs	r2, #240	; 0xf0
 80034f6:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80034f8:	4b0a      	ldr	r3, [pc, #40]	; (8003524 <ILI9341_Set_Rotation+0x54>)
 80034fa:	f44f 72a0 	mov.w	r2, #320	; 0x140
		break;
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
 80034fe:	801a      	strh	r2, [r3, #0]
		break;
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
	}
}
 8003500:	bd10      	pop	{r4, pc}
		ILI9341_Write_Data(0x20 | 0x08);
 8003502:	2028      	movs	r0, #40	; 0x28
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8003504:	f7ff ff84 	bl	8003410 <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8003508:	4b05      	ldr	r3, [pc, #20]	; (8003520 <ILI9341_Set_Rotation+0x50>)
 800350a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800350e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8003510:	4b04      	ldr	r3, [pc, #16]	; (8003524 <ILI9341_Set_Rotation+0x54>)
 8003512:	22f0      	movs	r2, #240	; 0xf0
 8003514:	e7f3      	b.n	80034fe <ILI9341_Set_Rotation+0x2e>
		ILI9341_Write_Data(0x80 | 0x08);
 8003516:	2088      	movs	r0, #136	; 0x88
 8003518:	e7e9      	b.n	80034ee <ILI9341_Set_Rotation+0x1e>
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 800351a:	20e8      	movs	r0, #232	; 0xe8
 800351c:	e7f2      	b.n	8003504 <ILI9341_Set_Rotation+0x34>
 800351e:	bf00      	nop
 8003520:	2000000e 	.word	0x2000000e
 8003524:	2000000c 	.word	0x2000000c

08003528 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8003528:	4802      	ldr	r0, [pc, #8]	; (8003534 <ILI9341_Enable+0xc>)
 800352a:	2201      	movs	r2, #1
 800352c:	2102      	movs	r1, #2
 800352e:	f7fe be15 	b.w	800215c <HAL_GPIO_WritePin>
 8003532:	bf00      	nop
 8003534:	40020400 	.word	0x40020400

08003538 <ILI9341_Init>:
}

/*Initialize LCD display*/
void ILI9341_Init(void) {
 8003538:	b508      	push	{r3, lr}

	ILI9341_Enable();
 800353a:	f7ff fff5 	bl	8003528 <ILI9341_Enable>
	ILI9341_SPI_Init();
 800353e:	f7ff ff33 	bl	80033a8 <ILI9341_SPI_Init>
	ILI9341_Reset();
 8003542:	f7ff ffa9 	bl	8003498 <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8003546:	2001      	movs	r0, #1
 8003548:	f7ff ff46 	bl	80033d8 <ILI9341_Write_Command>
	HAL_Delay(1000);
 800354c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003550:	f7fe f9de 	bl	8001910 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8003554:	20cb      	movs	r0, #203	; 0xcb
 8003556:	f7ff ff3f 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 800355a:	2039      	movs	r0, #57	; 0x39
 800355c:	f7ff ff58 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8003560:	202c      	movs	r0, #44	; 0x2c
 8003562:	f7ff ff55 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003566:	2000      	movs	r0, #0
 8003568:	f7ff ff52 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 800356c:	2034      	movs	r0, #52	; 0x34
 800356e:	f7ff ff4f 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8003572:	2002      	movs	r0, #2
 8003574:	f7ff ff4c 	bl	8003410 <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 8003578:	20cf      	movs	r0, #207	; 0xcf
 800357a:	f7ff ff2d 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 800357e:	2000      	movs	r0, #0
 8003580:	f7ff ff46 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8003584:	20c1      	movs	r0, #193	; 0xc1
 8003586:	f7ff ff43 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 800358a:	2030      	movs	r0, #48	; 0x30
 800358c:	f7ff ff40 	bl	8003410 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8003590:	20e8      	movs	r0, #232	; 0xe8
 8003592:	f7ff ff21 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8003596:	2085      	movs	r0, #133	; 0x85
 8003598:	f7ff ff3a 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 800359c:	2000      	movs	r0, #0
 800359e:	f7ff ff37 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 80035a2:	2078      	movs	r0, #120	; 0x78
 80035a4:	f7ff ff34 	bl	8003410 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 80035a8:	20ea      	movs	r0, #234	; 0xea
 80035aa:	f7ff ff15 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80035ae:	2000      	movs	r0, #0
 80035b0:	f7ff ff2e 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80035b4:	2000      	movs	r0, #0
 80035b6:	f7ff ff2b 	bl	8003410 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 80035ba:	20ed      	movs	r0, #237	; 0xed
 80035bc:	f7ff ff0c 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 80035c0:	2064      	movs	r0, #100	; 0x64
 80035c2:	f7ff ff25 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80035c6:	2003      	movs	r0, #3
 80035c8:	f7ff ff22 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 80035cc:	2012      	movs	r0, #18
 80035ce:	f7ff ff1f 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 80035d2:	2081      	movs	r0, #129	; 0x81
 80035d4:	f7ff ff1c 	bl	8003410 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 80035d8:	20f7      	movs	r0, #247	; 0xf7
 80035da:	f7ff fefd 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 80035de:	2020      	movs	r0, #32
 80035e0:	f7ff ff16 	bl	8003410 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 80035e4:	20c0      	movs	r0, #192	; 0xc0
 80035e6:	f7ff fef7 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 80035ea:	2023      	movs	r0, #35	; 0x23
 80035ec:	f7ff ff10 	bl	8003410 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 80035f0:	20c1      	movs	r0, #193	; 0xc1
 80035f2:	f7ff fef1 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 80035f6:	2010      	movs	r0, #16
 80035f8:	f7ff ff0a 	bl	8003410 <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 80035fc:	20c5      	movs	r0, #197	; 0xc5
 80035fe:	f7ff feeb 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8003602:	203e      	movs	r0, #62	; 0x3e
 8003604:	f7ff ff04 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8003608:	2028      	movs	r0, #40	; 0x28
 800360a:	f7ff ff01 	bl	8003410 <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 800360e:	20c7      	movs	r0, #199	; 0xc7
 8003610:	f7ff fee2 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8003614:	2086      	movs	r0, #134	; 0x86
 8003616:	f7ff fefb 	bl	8003410 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 800361a:	2036      	movs	r0, #54	; 0x36
 800361c:	f7ff fedc 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8003620:	2048      	movs	r0, #72	; 0x48
 8003622:	f7ff fef5 	bl	8003410 <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8003626:	203a      	movs	r0, #58	; 0x3a
 8003628:	f7ff fed6 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 800362c:	2055      	movs	r0, #85	; 0x55
 800362e:	f7ff feef 	bl	8003410 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8003632:	20b1      	movs	r0, #177	; 0xb1
 8003634:	f7ff fed0 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003638:	2000      	movs	r0, #0
 800363a:	f7ff fee9 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 800363e:	2018      	movs	r0, #24
 8003640:	f7ff fee6 	bl	8003410 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8003644:	20b6      	movs	r0, #182	; 0xb6
 8003646:	f7ff fec7 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 800364a:	2008      	movs	r0, #8
 800364c:	f7ff fee0 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8003650:	2082      	movs	r0, #130	; 0x82
 8003652:	f7ff fedd 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8003656:	2027      	movs	r0, #39	; 0x27
 8003658:	f7ff feda 	bl	8003410 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 800365c:	20f2      	movs	r0, #242	; 0xf2
 800365e:	f7ff febb 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003662:	2000      	movs	r0, #0
 8003664:	f7ff fed4 	bl	8003410 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 8003668:	2026      	movs	r0, #38	; 0x26
 800366a:	f7ff feb5 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 800366e:	2001      	movs	r0, #1
 8003670:	f7ff fece 	bl	8003410 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8003674:	20e0      	movs	r0, #224	; 0xe0
 8003676:	f7ff feaf 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 800367a:	200f      	movs	r0, #15
 800367c:	f7ff fec8 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003680:	2031      	movs	r0, #49	; 0x31
 8003682:	f7ff fec5 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8003686:	202b      	movs	r0, #43	; 0x2b
 8003688:	f7ff fec2 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 800368c:	200c      	movs	r0, #12
 800368e:	f7ff febf 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003692:	200e      	movs	r0, #14
 8003694:	f7ff febc 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8003698:	2008      	movs	r0, #8
 800369a:	f7ff feb9 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 800369e:	204e      	movs	r0, #78	; 0x4e
 80036a0:	f7ff feb6 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 80036a4:	20f1      	movs	r0, #241	; 0xf1
 80036a6:	f7ff feb3 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 80036aa:	2037      	movs	r0, #55	; 0x37
 80036ac:	f7ff feb0 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 80036b0:	2007      	movs	r0, #7
 80036b2:	f7ff fead 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 80036b6:	2010      	movs	r0, #16
 80036b8:	f7ff feaa 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80036bc:	2003      	movs	r0, #3
 80036be:	f7ff fea7 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80036c2:	200e      	movs	r0, #14
 80036c4:	f7ff fea4 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 80036c8:	2009      	movs	r0, #9
 80036ca:	f7ff fea1 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80036ce:	2000      	movs	r0, #0
 80036d0:	f7ff fe9e 	bl	8003410 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 80036d4:	20e1      	movs	r0, #225	; 0xe1
 80036d6:	f7ff fe7f 	bl	80033d8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80036da:	2000      	movs	r0, #0
 80036dc:	f7ff fe98 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80036e0:	200e      	movs	r0, #14
 80036e2:	f7ff fe95 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 80036e6:	2014      	movs	r0, #20
 80036e8:	f7ff fe92 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80036ec:	2003      	movs	r0, #3
 80036ee:	f7ff fe8f 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 80036f2:	2011      	movs	r0, #17
 80036f4:	f7ff fe8c 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 80036f8:	2007      	movs	r0, #7
 80036fa:	f7ff fe89 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80036fe:	2031      	movs	r0, #49	; 0x31
 8003700:	f7ff fe86 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8003704:	20c1      	movs	r0, #193	; 0xc1
 8003706:	f7ff fe83 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 800370a:	2048      	movs	r0, #72	; 0x48
 800370c:	f7ff fe80 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8003710:	2008      	movs	r0, #8
 8003712:	f7ff fe7d 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8003716:	200f      	movs	r0, #15
 8003718:	f7ff fe7a 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 800371c:	200c      	movs	r0, #12
 800371e:	f7ff fe77 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003722:	2031      	movs	r0, #49	; 0x31
 8003724:	f7ff fe74 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8003728:	2036      	movs	r0, #54	; 0x36
 800372a:	f7ff fe71 	bl	8003410 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 800372e:	200f      	movs	r0, #15
 8003730:	f7ff fe6e 	bl	8003410 <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8003734:	2011      	movs	r0, #17
 8003736:	f7ff fe4f 	bl	80033d8 <ILI9341_Write_Command>
	HAL_Delay(120);
 800373a:	2078      	movs	r0, #120	; 0x78
 800373c:	f7fe f8e8 	bl	8001910 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8003740:	2029      	movs	r0, #41	; 0x29
 8003742:	f7ff fe49 	bl	80033d8 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
}
 8003746:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800374a:	2000      	movs	r0, #0
 800374c:	f7ff bec0 	b.w	80034d0 <ILI9341_Set_Rotation>

08003750 <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003750:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
	if ((Size * 2) < BURST_MAX_SIZE) {
 8003754:	004d      	lsls	r5, r1, #1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003756:	b083      	sub	sp, #12
		Buffer_Size = Size;
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 8003758:	f5b5 7ffa 	cmp.w	r5, #500	; 0x1f4
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 800375c:	460c      	mov	r4, r1
		Buffer_Size = BURST_MAX_SIZE;
 800375e:	bf38      	it	cc
 8003760:	460c      	movcc	r4, r1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003762:	af00      	add	r7, sp, #0
 8003764:	4606      	mov	r6, r0
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003766:	f04f 0201 	mov.w	r2, #1
 800376a:	4821      	ldr	r0, [pc, #132]	; (80037f0 <ILI9341_Draw_Colour_Burst+0xa0>)
 800376c:	f04f 0104 	mov.w	r1, #4
		Buffer_Size = BURST_MAX_SIZE;
 8003770:	bf28      	it	cs
 8003772:	f44f 74fa 	movcs.w	r4, #500	; 0x1f4
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003776:	f7fe fcf1 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800377a:	481d      	ldr	r0, [pc, #116]	; (80037f0 <ILI9341_Draw_Colour_Burst+0xa0>)
 800377c:	2200      	movs	r2, #0
 800377e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003782:	f7fe fceb 	bl	800215c <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
	;
	unsigned char burst_buffer[Buffer_Size];
 8003786:	1de3      	adds	r3, r4, #7
 8003788:	f023 0307 	bic.w	r3, r3, #7
 800378c:	ebad 0d03 	sub.w	sp, sp, r3
	unsigned char chifted = Colour >> 8;
 8003790:	0a32      	lsrs	r2, r6, #8
	unsigned char burst_buffer[Buffer_Size];
 8003792:	4669      	mov	r1, sp
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003794:	2300      	movs	r3, #0
		burst_buffer[j] = chifted;
		burst_buffer[j + 1] = Colour;
 8003796:	f10d 0001 	add.w	r0, sp, #1
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 800379a:	429c      	cmp	r4, r3
 800379c:	d815      	bhi.n	80037ca <ILI9341_Draw_Colour_Burst+0x7a>
	}

	uint32_t Sending_Size = Size * 2;
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 800379e:	fbb5 f6f4 	udiv	r6, r5, r4

	if (Sending_in_Block != 0) {
 80037a2:	42a5      	cmp	r5, r4
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 80037a4:	fb04 5816 	mls	r8, r4, r6, r5
	if (Sending_in_Block != 0) {
 80037a8:	d213      	bcs.n	80037d2 <ILI9341_Draw_Colour_Burst+0x82>
					Buffer_Size, 10);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 80037aa:	230a      	movs	r3, #10
 80037ac:	fa1f f288 	uxth.w	r2, r8
 80037b0:	4810      	ldr	r0, [pc, #64]	; (80037f4 <ILI9341_Draw_Colour_Burst+0xa4>)
 80037b2:	f7ff f853 	bl	800285c <HAL_SPI_Transmit>
			Remainder_from_block, 10);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80037b6:	480e      	ldr	r0, [pc, #56]	; (80037f0 <ILI9341_Draw_Colour_Burst+0xa0>)
 80037b8:	2201      	movs	r2, #1
 80037ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037be:	f7fe fccd 	bl	800215c <HAL_GPIO_WritePin>
}
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		burst_buffer[j] = chifted;
 80037ca:	54ca      	strb	r2, [r1, r3]
		burst_buffer[j + 1] = Colour;
 80037cc:	54c6      	strb	r6, [r0, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 80037ce:	3302      	adds	r3, #2
 80037d0:	e7e3      	b.n	800379a <ILI9341_Draw_Colour_Burst+0x4a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 80037d2:	f8df 9020 	ldr.w	r9, [pc, #32]	; 80037f4 <ILI9341_Draw_Colour_Burst+0xa4>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 80037d6:	2500      	movs	r5, #0
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 80037d8:	b2a4      	uxth	r4, r4
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 80037da:	42b5      	cmp	r5, r6
 80037dc:	d0e5      	beq.n	80037aa <ILI9341_Draw_Colour_Burst+0x5a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 80037de:	230a      	movs	r3, #10
 80037e0:	4622      	mov	r2, r4
 80037e2:	4648      	mov	r0, r9
 80037e4:	6079      	str	r1, [r7, #4]
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 80037e6:	3501      	adds	r5, #1
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 80037e8:	f7ff f838 	bl	800285c <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 80037ec:	6879      	ldr	r1, [r7, #4]
 80037ee:	e7f4      	b.n	80037da <ILI9341_Draw_Colour_Burst+0x8a>
 80037f0:	40020400 	.word	0x40020400
 80037f4:	200002f4 	.word	0x200002f4

080037f8 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 80037f8:	b570      	push	{r4, r5, r6, lr}
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80037fa:	4e0a      	ldr	r6, [pc, #40]	; (8003824 <ILI9341_Fill_Screen+0x2c>)
 80037fc:	4d0a      	ldr	r5, [pc, #40]	; (8003828 <ILI9341_Fill_Screen+0x30>)
 80037fe:	8832      	ldrh	r2, [r6, #0]
 8003800:	882b      	ldrh	r3, [r5, #0]
 8003802:	2100      	movs	r1, #0
void ILI9341_Fill_Screen(uint16_t Colour) {
 8003804:	4604      	mov	r4, r0
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8003806:	b29b      	uxth	r3, r3
 8003808:	4608      	mov	r0, r1
 800380a:	b292      	uxth	r2, r2
 800380c:	f7ff fe1c 	bl	8003448 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003810:	8833      	ldrh	r3, [r6, #0]
 8003812:	8829      	ldrh	r1, [r5, #0]
 8003814:	b29b      	uxth	r3, r3
 8003816:	b289      	uxth	r1, r1
 8003818:	4620      	mov	r0, r4
 800381a:	4359      	muls	r1, r3
}
 800381c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003820:	f7ff bf96 	b.w	8003750 <ILI9341_Draw_Colour_Burst>
 8003824:	2000000e 	.word	0x2000000e
 8003828:	2000000c 	.word	0x2000000c

0800382c <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 800382c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 800382e:	4b53      	ldr	r3, [pc, #332]	; (800397c <ILI9341_Draw_Pixel+0x150>)
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	b29b      	uxth	r3, r3
 8003834:	4283      	cmp	r3, r0
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8003836:	4605      	mov	r5, r0
 8003838:	460c      	mov	r4, r1
 800383a:	4616      	mov	r6, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 800383c:	f240 809c 	bls.w	8003978 <ILI9341_Draw_Pixel+0x14c>
 8003840:	4b4f      	ldr	r3, [pc, #316]	; (8003980 <ILI9341_Draw_Pixel+0x154>)
 8003842:	881b      	ldrh	r3, [r3, #0]
 8003844:	b29b      	uxth	r3, r3
 8003846:	428b      	cmp	r3, r1
 8003848:	f240 8096 	bls.w	8003978 <ILI9341_Draw_Pixel+0x14c>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800384c:	484d      	ldr	r0, [pc, #308]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 800384e:	2200      	movs	r2, #0
 8003850:	2104      	movs	r1, #4
 8003852:	f7fe fc83 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003856:	2200      	movs	r2, #0
 8003858:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800385c:	4849      	ldr	r0, [pc, #292]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 800385e:	f7fe fc7d 	bl	800215c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8003862:	202a      	movs	r0, #42	; 0x2a
 8003864:	f7ff fda8 	bl	80033b8 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003868:	4846      	ldr	r0, [pc, #280]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 800386a:	2201      	movs	r2, #1
 800386c:	2104      	movs	r1, #4
 800386e:	f7fe fc75 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003872:	4844      	ldr	r0, [pc, #272]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 8003874:	2201      	movs	r2, #1
 8003876:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800387a:	f7fe fc6f 	bl	800215c <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800387e:	4841      	ldr	r0, [pc, #260]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 8003880:	2200      	movs	r2, #0
 8003882:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003886:	f7fe fc69 	bl	800215c <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 800388a:	ba6b      	rev16	r3, r5
 800388c:	3501      	adds	r5, #1
 800388e:	f8ad 3008 	strh.w	r3, [sp, #8]
 8003892:	122b      	asrs	r3, r5, #8
 8003894:	f88d 300a 	strb.w	r3, [sp, #10]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 8003898:	2204      	movs	r2, #4
 800389a:	2301      	movs	r3, #1
 800389c:	a902      	add	r1, sp, #8
 800389e:	483a      	ldr	r0, [pc, #232]	; (8003988 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 80038a0:	f88d 500b 	strb.w	r5, [sp, #11]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 80038a4:	f7fe ffda 	bl	800285c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80038a8:	4836      	ldr	r0, [pc, #216]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038b0:	f7fe fc54 	bl	800215c <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80038b4:	4833      	ldr	r0, [pc, #204]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	2104      	movs	r1, #4
 80038ba:	f7fe fc4f 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80038be:	2200      	movs	r2, #0
 80038c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038c4:	482f      	ldr	r0, [pc, #188]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 80038c6:	f7fe fc49 	bl	800215c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 80038ca:	202b      	movs	r0, #43	; 0x2b
 80038cc:	f7ff fd74 	bl	80033b8 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80038d0:	482c      	ldr	r0, [pc, #176]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 80038d2:	2201      	movs	r2, #1
 80038d4:	2104      	movs	r1, #4
 80038d6:	f7fe fc41 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80038da:	482a      	ldr	r0, [pc, #168]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 80038dc:	2201      	movs	r2, #1
 80038de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038e2:	f7fe fc3b 	bl	800215c <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80038e6:	4827      	ldr	r0, [pc, #156]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038ee:	f7fe fc35 	bl	800215c <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 80038f2:	ba63      	rev16	r3, r4
 80038f4:	3401      	adds	r4, #1
 80038f6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80038fa:	1223      	asrs	r3, r4, #8
 80038fc:	f88d 300e 	strb.w	r3, [sp, #14]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 8003900:	2204      	movs	r2, #4
 8003902:	2301      	movs	r3, #1
 8003904:	a903      	add	r1, sp, #12
 8003906:	4820      	ldr	r0, [pc, #128]	; (8003988 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003908:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 800390c:	f7fe ffa6 	bl	800285c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003910:	481c      	ldr	r0, [pc, #112]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 8003912:	2201      	movs	r2, #1
 8003914:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003918:	f7fe fc20 	bl	800215c <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800391c:	4819      	ldr	r0, [pc, #100]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 800391e:	2200      	movs	r2, #0
 8003920:	2104      	movs	r1, #4
 8003922:	f7fe fc1b 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003926:	2200      	movs	r2, #0
 8003928:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800392c:	4815      	ldr	r0, [pc, #84]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 800392e:	f7fe fc15 	bl	800215c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8003932:	202c      	movs	r0, #44	; 0x2c
 8003934:	f7ff fd40 	bl	80033b8 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003938:	4812      	ldr	r0, [pc, #72]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 800393a:	2201      	movs	r2, #1
 800393c:	2104      	movs	r1, #4
 800393e:	f7fe fc0d 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003942:	4810      	ldr	r0, [pc, #64]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 8003944:	2201      	movs	r2, #1
 8003946:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800394a:	f7fe fc07 	bl	800215c <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800394e:	480d      	ldr	r0, [pc, #52]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 8003950:	2200      	movs	r2, #0
 8003952:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003956:	f7fe fc01 	bl	800215c <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 800395a:	ba76      	rev16	r6, r6
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 800395c:	2202      	movs	r2, #2
 800395e:	a901      	add	r1, sp, #4
 8003960:	4809      	ldr	r0, [pc, #36]	; (8003988 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8003962:	f8ad 6004 	strh.w	r6, [sp, #4]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 8003966:	2301      	movs	r3, #1
 8003968:	f7fe ff78 	bl	800285c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800396c:	4805      	ldr	r0, [pc, #20]	; (8003984 <ILI9341_Draw_Pixel+0x158>)
 800396e:	2201      	movs	r2, #1
 8003970:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003974:	f7fe fbf2 	bl	800215c <HAL_GPIO_WritePin>

}
 8003978:	b004      	add	sp, #16
 800397a:	bd70      	pop	{r4, r5, r6, pc}
 800397c:	2000000e 	.word	0x2000000e
 8003980:	2000000c 	.word	0x2000000c
 8003984:	40020400 	.word	0x40020400
 8003988:	200002f4 	.word	0x200002f4

0800398c <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 800398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398e:	4615      	mov	r5, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003990:	4a18      	ldr	r2, [pc, #96]	; (80039f4 <ILI9341_Draw_Rectangle+0x68>)
		uint16_t Height, uint16_t Colour) {
 8003992:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8003996:	461c      	mov	r4, r3
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003998:	8813      	ldrh	r3, [r2, #0]
 800399a:	b29b      	uxth	r3, r3
 800399c:	4283      	cmp	r3, r0
 800399e:	d927      	bls.n	80039f0 <ILI9341_Draw_Rectangle+0x64>
 80039a0:	4b15      	ldr	r3, [pc, #84]	; (80039f8 <ILI9341_Draw_Rectangle+0x6c>)
 80039a2:	881f      	ldrh	r7, [r3, #0]
 80039a4:	b2bf      	uxth	r7, r7
 80039a6:	428f      	cmp	r7, r1
 80039a8:	d922      	bls.n	80039f0 <ILI9341_Draw_Rectangle+0x64>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 80039aa:	8817      	ldrh	r7, [r2, #0]
 80039ac:	eb00 0c05 	add.w	ip, r0, r5
 80039b0:	b2bf      	uxth	r7, r7
 80039b2:	45bc      	cmp	ip, r7
		Width = LCD_WIDTH - X;
 80039b4:	bfc8      	it	gt
 80039b6:	8815      	ldrhgt	r5, [r2, #0]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 80039b8:	881a      	ldrh	r2, [r3, #0]
		Width = LCD_WIDTH - X;
 80039ba:	bfc8      	it	gt
 80039bc:	1a2d      	subgt	r5, r5, r0
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 80039be:	eb01 0704 	add.w	r7, r1, r4
 80039c2:	b292      	uxth	r2, r2
		Width = LCD_WIDTH - X;
 80039c4:	bfc8      	it	gt
 80039c6:	b2ad      	uxthgt	r5, r5
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 80039c8:	4297      	cmp	r7, r2
		Height = LCD_HEIGHT - Y;
 80039ca:	bfc2      	ittt	gt
 80039cc:	881c      	ldrhgt	r4, [r3, #0]
 80039ce:	1a64      	subgt	r4, r4, r1
 80039d0:	b2a4      	uxthgt	r4, r4
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 80039d2:	1e4b      	subs	r3, r1, #1
 80039d4:	1e42      	subs	r2, r0, #1
 80039d6:	4423      	add	r3, r4
 80039d8:	442a      	add	r2, r5
 80039da:	b29b      	uxth	r3, r3
 80039dc:	b292      	uxth	r2, r2
 80039de:	f7ff fd33 	bl	8003448 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 80039e2:	fb05 f104 	mul.w	r1, r5, r4
 80039e6:	4630      	mov	r0, r6
}
 80039e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 80039ec:	f7ff beb0 	b.w	8003750 <ILI9341_Draw_Colour_Burst>
}
 80039f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039f2:	bf00      	nop
 80039f4:	2000000e 	.word	0x2000000e
 80039f8:	2000000c 	.word	0x2000000c
 80039fc:	00000000 	.word	0x00000000

08003a00 <PERFORMANCE_TEST>:
static uint16_t y ;

char Temp_Buffer_text[40];

//----------------------------------------------------------PERFORMANCE TEST
void PERFORMANCE_TEST() {
 8003a00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a04:	ed2d 8b02 	vpush	{d8}
#include "tim.h"

	ILI9341_Fill_Screen(WHITE);
 8003a08:	f64f 70ff 	movw	r0, #65535	; 0xffff
void PERFORMANCE_TEST() {
 8003a0c:	b08b      	sub	sp, #44	; 0x2c
	ILI9341_Fill_Screen(WHITE);
 8003a0e:	f7ff fef3 	bl	80037f8 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8003a12:	2003      	movs	r0, #3
 8003a14:	f7ff fd5c 	bl	80034d0 <ILI9341_Set_Rotation>
	ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8003a18:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8003a1c:	220a      	movs	r2, #10
 8003a1e:	2301      	movs	r3, #1
 8003a20:	4611      	mov	r1, r2
 8003a22:	e9cd 3400 	strd	r3, r4, [sp]
 8003a26:	4860      	ldr	r0, [pc, #384]	; (8003ba8 <PERFORMANCE_TEST+0x1a8>)
	HAL_Delay(2000);
	ILI9341_Fill_Screen(WHITE);

	uint32_t Timer_Counter = 0;
	for (uint32_t j = 0; j < 2; j++) {
		HAL_TIM_Base_Start(&htim1);
 8003a28:	4e60      	ldr	r6, [pc, #384]	; (8003bac <PERFORMANCE_TEST+0x1ac>)
	ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f7ff fc9e 	bl	800336c <ILI9341_Draw_Text>
	HAL_Delay(2000);
 8003a30:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003a34:	f7fd ff6c 	bl	8001910 <HAL_Delay>
	ILI9341_Fill_Screen(WHITE);
 8003a38:	4620      	mov	r0, r4
 8003a3a:	f7ff fedd 	bl	80037f8 <ILI9341_Fill_Screen>
 8003a3e:	2702      	movs	r7, #2
	uint32_t Timer_Counter = 0;
 8003a40:	2500      	movs	r5, #0
		HAL_TIM_Base_Start(&htim1);
 8003a42:	4630      	mov	r0, r6
 8003a44:	f7ff f83e 	bl	8002ac4 <HAL_TIM_Base_Start>
 8003a48:	240a      	movs	r4, #10
		for (uint16_t i = 0; i < 10; i++) {
			ILI9341_Fill_Screen(WHITE);
 8003a4a:	f64f 70ff 	movw	r0, #65535	; 0xffff
		for (uint16_t i = 0; i < 10; i++) {
 8003a4e:	3c01      	subs	r4, #1
			ILI9341_Fill_Screen(WHITE);
 8003a50:	f7ff fed2 	bl	80037f8 <ILI9341_Fill_Screen>
		for (uint16_t i = 0; i < 10; i++) {
 8003a54:	b2a4      	uxth	r4, r4
			ILI9341_Fill_Screen(BLACK);
 8003a56:	2000      	movs	r0, #0
 8003a58:	f7ff fece 	bl	80037f8 <ILI9341_Fill_Screen>
		for (uint16_t i = 0; i < 10; i++) {
 8003a5c:	2c00      	cmp	r4, #0
 8003a5e:	d1f4      	bne.n	8003a4a <PERFORMANCE_TEST+0x4a>
		}

		//20.000 per second!
		HAL_TIM_Base_Stop(&htim1);
 8003a60:	4852      	ldr	r0, [pc, #328]	; (8003bac <PERFORMANCE_TEST+0x1ac>)
 8003a62:	f7ff f85d 	bl	8002b20 <HAL_TIM_Base_Stop>
		Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 8003a66:	6833      	ldr	r3, [r6, #0]
 8003a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003a6a:	625c      	str	r4, [r3, #36]	; 0x24
	for (uint32_t j = 0; j < 2; j++) {
 8003a6c:	2f01      	cmp	r7, #1
		Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 8003a6e:	4415      	add	r5, r2
	for (uint32_t j = 0; j < 2; j++) {
 8003a70:	f040 8091 	bne.w	8003b96 <PERFORMANCE_TEST+0x196>
	}
	Timer_Counter /= 2;

	char counter_buff[30];
	ILI9341_Fill_Screen(WHITE);
 8003a74:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003a78:	f7ff febe 	bl	80037f8 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8003a7c:	2003      	movs	r0, #3
 8003a7e:	f7ff fd27 	bl	80034d0 <ILI9341_Set_Rotation>
	sprintf(counter_buff, "Timer counter value: %d", Timer_Counter * 2);
 8003a82:	f025 0201 	bic.w	r2, r5, #1
 8003a86:	494a      	ldr	r1, [pc, #296]	; (8003bb0 <PERFORMANCE_TEST+0x1b0>)
 8003a88:	a802      	add	r0, sp, #8
 8003a8a:	f000 ffdd 	bl	8004a48 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8003a8e:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8003a92:	220a      	movs	r2, #10
 8003a94:	4623      	mov	r3, r4
 8003a96:	4611      	mov	r1, r2
 8003a98:	a802      	add	r0, sp, #8
 8003a9a:	e9cd 7600 	strd	r7, r6, [sp]
	Timer_Counter /= 2;
 8003a9e:	086d      	lsrs	r5, r5, #1
	ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8003aa0:	f7ff fc64 	bl	800336c <ILI9341_Draw_Text>

	double seconds_passed = 2 * ((float) Timer_Counter / 20000);
 8003aa4:	ee07 5a90 	vmov	s15, r5
 8003aa8:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003bb4 <PERFORMANCE_TEST+0x1b4>
 8003aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(counter_buff, "Time: %.3f Sec", seconds_passed);
	ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8003ab0:	2502      	movs	r5, #2
	double seconds_passed = 2 * ((float) Timer_Counter / 20000);
 8003ab2:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8003ab6:	ee78 7a08 	vadd.f32	s15, s16, s16
 8003aba:	ee17 0a90 	vmov	r0, s15
 8003abe:	f7fc fd4b 	bl	8000558 <__aeabi_f2d>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	460b      	mov	r3, r1
	sprintf(counter_buff, "Time: %.3f Sec", seconds_passed);
 8003ac6:	a802      	add	r0, sp, #8
 8003ac8:	493b      	ldr	r1, [pc, #236]	; (8003bb8 <PERFORMANCE_TEST+0x1b8>)
 8003aca:	f000 ffbd 	bl	8004a48 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8003ace:	4623      	mov	r3, r4
 8003ad0:	221e      	movs	r2, #30
 8003ad2:	a802      	add	r0, sp, #8
 8003ad4:	9601      	str	r6, [sp, #4]
 8003ad6:	9500      	str	r5, [sp, #0]
 8003ad8:	210a      	movs	r1, #10
 8003ada:	f7ff fc47 	bl	800336c <ILI9341_Draw_Text>

	double timer_float = 20 / (((float) Timer_Counter) / 20000); //Frames per sec
 8003ade:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8003ae2:	eec7 7a88 	vdiv.f32	s15, s15, s16
 8003ae6:	ee17 0a90 	vmov	r0, s15
 8003aea:	f7fc fd35 	bl	8000558 <__aeabi_f2d>
 8003aee:	4680      	mov	r8, r0
 8003af0:	4689      	mov	r9, r1

	sprintf(counter_buff, "FPS:  %.2f", timer_float);
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	a802      	add	r0, sp, #8
 8003af8:	4930      	ldr	r1, [pc, #192]	; (8003bbc <PERFORMANCE_TEST+0x1bc>)
 8003afa:	f000 ffa5 	bl	8004a48 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 50, BLACK, 2, WHITE);
 8003afe:	4623      	mov	r3, r4
 8003b00:	a802      	add	r0, sp, #8
 8003b02:	e9cd 5600 	strd	r5, r6, [sp]
 8003b06:	2232      	movs	r2, #50	; 0x32
 8003b08:	210a      	movs	r1, #10
 8003b0a:	f7ff fc2f 	bl	800336c <ILI9341_Draw_Text>
	double MB_PS = timer_float * 240 * 320 * 2 / 1000000;
 8003b0e:	4b2c      	ldr	r3, [pc, #176]	; (8003bc0 <PERFORMANCE_TEST+0x1c0>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	4640      	mov	r0, r8
 8003b14:	4649      	mov	r1, r9
 8003b16:	f7fc fd77 	bl	8000608 <__aeabi_dmul>
 8003b1a:	4b2a      	ldr	r3, [pc, #168]	; (8003bc4 <PERFORMANCE_TEST+0x1c4>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f7fc fd73 	bl	8000608 <__aeabi_dmul>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	f7fc fbb9 	bl	800029c <__adddf3>
 8003b2a:	a31d      	add	r3, pc, #116	; (adr r3, 8003ba0 <PERFORMANCE_TEST+0x1a0>)
 8003b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b30:	f7fc fe94 	bl	800085c <__aeabi_ddiv>
 8003b34:	4680      	mov	r8, r0
 8003b36:	4689      	mov	r9, r1
	sprintf(counter_buff, "MB/S: %.2f", MB_PS);
 8003b38:	4602      	mov	r2, r0
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	a802      	add	r0, sp, #8
 8003b3e:	4922      	ldr	r1, [pc, #136]	; (8003bc8 <PERFORMANCE_TEST+0x1c8>)
 8003b40:	f000 ff82 	bl	8004a48 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 70, BLACK, 2, WHITE);
 8003b44:	4623      	mov	r3, r4
 8003b46:	a802      	add	r0, sp, #8
 8003b48:	e9cd 5600 	strd	r5, r6, [sp]
 8003b4c:	2246      	movs	r2, #70	; 0x46
 8003b4e:	210a      	movs	r1, #10
 8003b50:	f7ff fc0c 	bl	800336c <ILI9341_Draw_Text>
	double SPI_utilized_percentage = (MB_PS / (6.25)) * 100; //50mbits / 8 bits
 8003b54:	4b1d      	ldr	r3, [pc, #116]	; (8003bcc <PERFORMANCE_TEST+0x1cc>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	4640      	mov	r0, r8
 8003b5a:	4649      	mov	r1, r9
 8003b5c:	f7fc fe7e 	bl	800085c <__aeabi_ddiv>
 8003b60:	4b1b      	ldr	r3, [pc, #108]	; (8003bd0 <PERFORMANCE_TEST+0x1d0>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	f7fc fd50 	bl	8000608 <__aeabi_dmul>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	460b      	mov	r3, r1
	sprintf(counter_buff, "SPI Utilized: %.2f", SPI_utilized_percentage);
 8003b6c:	a802      	add	r0, sp, #8
 8003b6e:	4919      	ldr	r1, [pc, #100]	; (8003bd4 <PERFORMANCE_TEST+0x1d4>)
 8003b70:	f000 ff6a 	bl	8004a48 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 90, BLACK, 2, WHITE);
 8003b74:	4623      	mov	r3, r4
 8003b76:	225a      	movs	r2, #90	; 0x5a
 8003b78:	210a      	movs	r1, #10
 8003b7a:	a802      	add	r0, sp, #8
 8003b7c:	e9cd 5600 	strd	r5, r6, [sp]
 8003b80:	f7ff fbf4 	bl	800336c <ILI9341_Draw_Text>
	HAL_Delay(10000);
 8003b84:	f242 7010 	movw	r0, #10000	; 0x2710
 8003b88:	f7fd fec2 	bl	8001910 <HAL_Delay>

}
 8003b8c:	b00b      	add	sp, #44	; 0x2c
 8003b8e:	ecbd 8b02 	vpop	{d8}
 8003b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b96:	2701      	movs	r7, #1
 8003b98:	e753      	b.n	8003a42 <PERFORMANCE_TEST+0x42>
 8003b9a:	bf00      	nop
 8003b9c:	f3af 8000 	nop.w
 8003ba0:	00000000 	.word	0x00000000
 8003ba4:	412e8480 	.word	0x412e8480
 8003ba8:	08008600 	.word	0x08008600
 8003bac:	200003a8 	.word	0x200003a8
 8003bb0:	0800861c 	.word	0x0800861c
 8003bb4:	469c4000 	.word	0x469c4000
 8003bb8:	08008634 	.word	0x08008634
 8003bbc:	08008643 	.word	0x08008643
 8003bc0:	406e0000 	.word	0x406e0000
 8003bc4:	40740000 	.word	0x40740000
 8003bc8:	0800864e 	.word	0x0800864e
 8003bcc:	40190000 	.word	0x40190000
 8003bd0:	40590000 	.word	0x40590000
 8003bd4:	08008659 	.word	0x08008659

08003bd8 <__cvt>:
 8003bd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bdc:	ec55 4b10 	vmov	r4, r5, d0
 8003be0:	2d00      	cmp	r5, #0
 8003be2:	460e      	mov	r6, r1
 8003be4:	4619      	mov	r1, r3
 8003be6:	462b      	mov	r3, r5
 8003be8:	bfbb      	ittet	lt
 8003bea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003bee:	461d      	movlt	r5, r3
 8003bf0:	2300      	movge	r3, #0
 8003bf2:	232d      	movlt	r3, #45	; 0x2d
 8003bf4:	700b      	strb	r3, [r1, #0]
 8003bf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bf8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003bfc:	4691      	mov	r9, r2
 8003bfe:	f023 0820 	bic.w	r8, r3, #32
 8003c02:	bfbc      	itt	lt
 8003c04:	4622      	movlt	r2, r4
 8003c06:	4614      	movlt	r4, r2
 8003c08:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c0c:	d005      	beq.n	8003c1a <__cvt+0x42>
 8003c0e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003c12:	d100      	bne.n	8003c16 <__cvt+0x3e>
 8003c14:	3601      	adds	r6, #1
 8003c16:	2102      	movs	r1, #2
 8003c18:	e000      	b.n	8003c1c <__cvt+0x44>
 8003c1a:	2103      	movs	r1, #3
 8003c1c:	ab03      	add	r3, sp, #12
 8003c1e:	9301      	str	r3, [sp, #4]
 8003c20:	ab02      	add	r3, sp, #8
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	ec45 4b10 	vmov	d0, r4, r5
 8003c28:	4653      	mov	r3, sl
 8003c2a:	4632      	mov	r2, r6
 8003c2c:	f001 f880 	bl	8004d30 <_dtoa_r>
 8003c30:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c34:	4607      	mov	r7, r0
 8003c36:	d102      	bne.n	8003c3e <__cvt+0x66>
 8003c38:	f019 0f01 	tst.w	r9, #1
 8003c3c:	d022      	beq.n	8003c84 <__cvt+0xac>
 8003c3e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c42:	eb07 0906 	add.w	r9, r7, r6
 8003c46:	d110      	bne.n	8003c6a <__cvt+0x92>
 8003c48:	783b      	ldrb	r3, [r7, #0]
 8003c4a:	2b30      	cmp	r3, #48	; 0x30
 8003c4c:	d10a      	bne.n	8003c64 <__cvt+0x8c>
 8003c4e:	2200      	movs	r2, #0
 8003c50:	2300      	movs	r3, #0
 8003c52:	4620      	mov	r0, r4
 8003c54:	4629      	mov	r1, r5
 8003c56:	f7fc ff3f 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c5a:	b918      	cbnz	r0, 8003c64 <__cvt+0x8c>
 8003c5c:	f1c6 0601 	rsb	r6, r6, #1
 8003c60:	f8ca 6000 	str.w	r6, [sl]
 8003c64:	f8da 3000 	ldr.w	r3, [sl]
 8003c68:	4499      	add	r9, r3
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	4620      	mov	r0, r4
 8003c70:	4629      	mov	r1, r5
 8003c72:	f7fc ff31 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c76:	b108      	cbz	r0, 8003c7c <__cvt+0xa4>
 8003c78:	f8cd 900c 	str.w	r9, [sp, #12]
 8003c7c:	2230      	movs	r2, #48	; 0x30
 8003c7e:	9b03      	ldr	r3, [sp, #12]
 8003c80:	454b      	cmp	r3, r9
 8003c82:	d307      	bcc.n	8003c94 <__cvt+0xbc>
 8003c84:	9b03      	ldr	r3, [sp, #12]
 8003c86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c88:	1bdb      	subs	r3, r3, r7
 8003c8a:	4638      	mov	r0, r7
 8003c8c:	6013      	str	r3, [r2, #0]
 8003c8e:	b004      	add	sp, #16
 8003c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c94:	1c59      	adds	r1, r3, #1
 8003c96:	9103      	str	r1, [sp, #12]
 8003c98:	701a      	strb	r2, [r3, #0]
 8003c9a:	e7f0      	b.n	8003c7e <__cvt+0xa6>

08003c9c <__exponent>:
 8003c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2900      	cmp	r1, #0
 8003ca2:	bfb8      	it	lt
 8003ca4:	4249      	neglt	r1, r1
 8003ca6:	f803 2b02 	strb.w	r2, [r3], #2
 8003caa:	bfb4      	ite	lt
 8003cac:	222d      	movlt	r2, #45	; 0x2d
 8003cae:	222b      	movge	r2, #43	; 0x2b
 8003cb0:	2909      	cmp	r1, #9
 8003cb2:	7042      	strb	r2, [r0, #1]
 8003cb4:	dd2a      	ble.n	8003d0c <__exponent+0x70>
 8003cb6:	f10d 0207 	add.w	r2, sp, #7
 8003cba:	4617      	mov	r7, r2
 8003cbc:	260a      	movs	r6, #10
 8003cbe:	4694      	mov	ip, r2
 8003cc0:	fb91 f5f6 	sdiv	r5, r1, r6
 8003cc4:	fb06 1415 	mls	r4, r6, r5, r1
 8003cc8:	3430      	adds	r4, #48	; 0x30
 8003cca:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003cce:	460c      	mov	r4, r1
 8003cd0:	2c63      	cmp	r4, #99	; 0x63
 8003cd2:	f102 32ff 	add.w	r2, r2, #4294967295
 8003cd6:	4629      	mov	r1, r5
 8003cd8:	dcf1      	bgt.n	8003cbe <__exponent+0x22>
 8003cda:	3130      	adds	r1, #48	; 0x30
 8003cdc:	f1ac 0402 	sub.w	r4, ip, #2
 8003ce0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003ce4:	1c41      	adds	r1, r0, #1
 8003ce6:	4622      	mov	r2, r4
 8003ce8:	42ba      	cmp	r2, r7
 8003cea:	d30a      	bcc.n	8003d02 <__exponent+0x66>
 8003cec:	f10d 0209 	add.w	r2, sp, #9
 8003cf0:	eba2 020c 	sub.w	r2, r2, ip
 8003cf4:	42bc      	cmp	r4, r7
 8003cf6:	bf88      	it	hi
 8003cf8:	2200      	movhi	r2, #0
 8003cfa:	4413      	add	r3, r2
 8003cfc:	1a18      	subs	r0, r3, r0
 8003cfe:	b003      	add	sp, #12
 8003d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d02:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003d06:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003d0a:	e7ed      	b.n	8003ce8 <__exponent+0x4c>
 8003d0c:	2330      	movs	r3, #48	; 0x30
 8003d0e:	3130      	adds	r1, #48	; 0x30
 8003d10:	7083      	strb	r3, [r0, #2]
 8003d12:	70c1      	strb	r1, [r0, #3]
 8003d14:	1d03      	adds	r3, r0, #4
 8003d16:	e7f1      	b.n	8003cfc <__exponent+0x60>

08003d18 <_printf_float>:
 8003d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d1c:	ed2d 8b02 	vpush	{d8}
 8003d20:	b08d      	sub	sp, #52	; 0x34
 8003d22:	460c      	mov	r4, r1
 8003d24:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003d28:	4616      	mov	r6, r2
 8003d2a:	461f      	mov	r7, r3
 8003d2c:	4605      	mov	r5, r0
 8003d2e:	f000 fef7 	bl	8004b20 <_localeconv_r>
 8003d32:	f8d0 a000 	ldr.w	sl, [r0]
 8003d36:	4650      	mov	r0, sl
 8003d38:	f7fc faa2 	bl	8000280 <strlen>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	930a      	str	r3, [sp, #40]	; 0x28
 8003d40:	6823      	ldr	r3, [r4, #0]
 8003d42:	9305      	str	r3, [sp, #20]
 8003d44:	f8d8 3000 	ldr.w	r3, [r8]
 8003d48:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003d4c:	3307      	adds	r3, #7
 8003d4e:	f023 0307 	bic.w	r3, r3, #7
 8003d52:	f103 0208 	add.w	r2, r3, #8
 8003d56:	f8c8 2000 	str.w	r2, [r8]
 8003d5a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003d62:	9307      	str	r3, [sp, #28]
 8003d64:	f8cd 8018 	str.w	r8, [sp, #24]
 8003d68:	ee08 0a10 	vmov	s16, r0
 8003d6c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003d70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d74:	4b9e      	ldr	r3, [pc, #632]	; (8003ff0 <_printf_float+0x2d8>)
 8003d76:	f04f 32ff 	mov.w	r2, #4294967295
 8003d7a:	f7fc fedf 	bl	8000b3c <__aeabi_dcmpun>
 8003d7e:	bb88      	cbnz	r0, 8003de4 <_printf_float+0xcc>
 8003d80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d84:	4b9a      	ldr	r3, [pc, #616]	; (8003ff0 <_printf_float+0x2d8>)
 8003d86:	f04f 32ff 	mov.w	r2, #4294967295
 8003d8a:	f7fc feb9 	bl	8000b00 <__aeabi_dcmple>
 8003d8e:	bb48      	cbnz	r0, 8003de4 <_printf_float+0xcc>
 8003d90:	2200      	movs	r2, #0
 8003d92:	2300      	movs	r3, #0
 8003d94:	4640      	mov	r0, r8
 8003d96:	4649      	mov	r1, r9
 8003d98:	f7fc fea8 	bl	8000aec <__aeabi_dcmplt>
 8003d9c:	b110      	cbz	r0, 8003da4 <_printf_float+0x8c>
 8003d9e:	232d      	movs	r3, #45	; 0x2d
 8003da0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003da4:	4a93      	ldr	r2, [pc, #588]	; (8003ff4 <_printf_float+0x2dc>)
 8003da6:	4b94      	ldr	r3, [pc, #592]	; (8003ff8 <_printf_float+0x2e0>)
 8003da8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003dac:	bf94      	ite	ls
 8003dae:	4690      	movls	r8, r2
 8003db0:	4698      	movhi	r8, r3
 8003db2:	2303      	movs	r3, #3
 8003db4:	6123      	str	r3, [r4, #16]
 8003db6:	9b05      	ldr	r3, [sp, #20]
 8003db8:	f023 0304 	bic.w	r3, r3, #4
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	f04f 0900 	mov.w	r9, #0
 8003dc2:	9700      	str	r7, [sp, #0]
 8003dc4:	4633      	mov	r3, r6
 8003dc6:	aa0b      	add	r2, sp, #44	; 0x2c
 8003dc8:	4621      	mov	r1, r4
 8003dca:	4628      	mov	r0, r5
 8003dcc:	f000 f9da 	bl	8004184 <_printf_common>
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	f040 8090 	bne.w	8003ef6 <_printf_float+0x1de>
 8003dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dda:	b00d      	add	sp, #52	; 0x34
 8003ddc:	ecbd 8b02 	vpop	{d8}
 8003de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003de4:	4642      	mov	r2, r8
 8003de6:	464b      	mov	r3, r9
 8003de8:	4640      	mov	r0, r8
 8003dea:	4649      	mov	r1, r9
 8003dec:	f7fc fea6 	bl	8000b3c <__aeabi_dcmpun>
 8003df0:	b140      	cbz	r0, 8003e04 <_printf_float+0xec>
 8003df2:	464b      	mov	r3, r9
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bfbc      	itt	lt
 8003df8:	232d      	movlt	r3, #45	; 0x2d
 8003dfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003dfe:	4a7f      	ldr	r2, [pc, #508]	; (8003ffc <_printf_float+0x2e4>)
 8003e00:	4b7f      	ldr	r3, [pc, #508]	; (8004000 <_printf_float+0x2e8>)
 8003e02:	e7d1      	b.n	8003da8 <_printf_float+0x90>
 8003e04:	6863      	ldr	r3, [r4, #4]
 8003e06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003e0a:	9206      	str	r2, [sp, #24]
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	d13f      	bne.n	8003e90 <_printf_float+0x178>
 8003e10:	2306      	movs	r3, #6
 8003e12:	6063      	str	r3, [r4, #4]
 8003e14:	9b05      	ldr	r3, [sp, #20]
 8003e16:	6861      	ldr	r1, [r4, #4]
 8003e18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	9303      	str	r3, [sp, #12]
 8003e20:	ab0a      	add	r3, sp, #40	; 0x28
 8003e22:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003e26:	ab09      	add	r3, sp, #36	; 0x24
 8003e28:	ec49 8b10 	vmov	d0, r8, r9
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	6022      	str	r2, [r4, #0]
 8003e30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003e34:	4628      	mov	r0, r5
 8003e36:	f7ff fecf 	bl	8003bd8 <__cvt>
 8003e3a:	9b06      	ldr	r3, [sp, #24]
 8003e3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003e3e:	2b47      	cmp	r3, #71	; 0x47
 8003e40:	4680      	mov	r8, r0
 8003e42:	d108      	bne.n	8003e56 <_printf_float+0x13e>
 8003e44:	1cc8      	adds	r0, r1, #3
 8003e46:	db02      	blt.n	8003e4e <_printf_float+0x136>
 8003e48:	6863      	ldr	r3, [r4, #4]
 8003e4a:	4299      	cmp	r1, r3
 8003e4c:	dd41      	ble.n	8003ed2 <_printf_float+0x1ba>
 8003e4e:	f1ab 0302 	sub.w	r3, fp, #2
 8003e52:	fa5f fb83 	uxtb.w	fp, r3
 8003e56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003e5a:	d820      	bhi.n	8003e9e <_printf_float+0x186>
 8003e5c:	3901      	subs	r1, #1
 8003e5e:	465a      	mov	r2, fp
 8003e60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e64:	9109      	str	r1, [sp, #36]	; 0x24
 8003e66:	f7ff ff19 	bl	8003c9c <__exponent>
 8003e6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e6c:	1813      	adds	r3, r2, r0
 8003e6e:	2a01      	cmp	r2, #1
 8003e70:	4681      	mov	r9, r0
 8003e72:	6123      	str	r3, [r4, #16]
 8003e74:	dc02      	bgt.n	8003e7c <_printf_float+0x164>
 8003e76:	6822      	ldr	r2, [r4, #0]
 8003e78:	07d2      	lsls	r2, r2, #31
 8003e7a:	d501      	bpl.n	8003e80 <_printf_float+0x168>
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	6123      	str	r3, [r4, #16]
 8003e80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d09c      	beq.n	8003dc2 <_printf_float+0xaa>
 8003e88:	232d      	movs	r3, #45	; 0x2d
 8003e8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e8e:	e798      	b.n	8003dc2 <_printf_float+0xaa>
 8003e90:	9a06      	ldr	r2, [sp, #24]
 8003e92:	2a47      	cmp	r2, #71	; 0x47
 8003e94:	d1be      	bne.n	8003e14 <_printf_float+0xfc>
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1bc      	bne.n	8003e14 <_printf_float+0xfc>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e7b9      	b.n	8003e12 <_printf_float+0xfa>
 8003e9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003ea2:	d118      	bne.n	8003ed6 <_printf_float+0x1be>
 8003ea4:	2900      	cmp	r1, #0
 8003ea6:	6863      	ldr	r3, [r4, #4]
 8003ea8:	dd0b      	ble.n	8003ec2 <_printf_float+0x1aa>
 8003eaa:	6121      	str	r1, [r4, #16]
 8003eac:	b913      	cbnz	r3, 8003eb4 <_printf_float+0x19c>
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	07d0      	lsls	r0, r2, #31
 8003eb2:	d502      	bpl.n	8003eba <_printf_float+0x1a2>
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	440b      	add	r3, r1
 8003eb8:	6123      	str	r3, [r4, #16]
 8003eba:	65a1      	str	r1, [r4, #88]	; 0x58
 8003ebc:	f04f 0900 	mov.w	r9, #0
 8003ec0:	e7de      	b.n	8003e80 <_printf_float+0x168>
 8003ec2:	b913      	cbnz	r3, 8003eca <_printf_float+0x1b2>
 8003ec4:	6822      	ldr	r2, [r4, #0]
 8003ec6:	07d2      	lsls	r2, r2, #31
 8003ec8:	d501      	bpl.n	8003ece <_printf_float+0x1b6>
 8003eca:	3302      	adds	r3, #2
 8003ecc:	e7f4      	b.n	8003eb8 <_printf_float+0x1a0>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e7f2      	b.n	8003eb8 <_printf_float+0x1a0>
 8003ed2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003ed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ed8:	4299      	cmp	r1, r3
 8003eda:	db05      	blt.n	8003ee8 <_printf_float+0x1d0>
 8003edc:	6823      	ldr	r3, [r4, #0]
 8003ede:	6121      	str	r1, [r4, #16]
 8003ee0:	07d8      	lsls	r0, r3, #31
 8003ee2:	d5ea      	bpl.n	8003eba <_printf_float+0x1a2>
 8003ee4:	1c4b      	adds	r3, r1, #1
 8003ee6:	e7e7      	b.n	8003eb8 <_printf_float+0x1a0>
 8003ee8:	2900      	cmp	r1, #0
 8003eea:	bfd4      	ite	le
 8003eec:	f1c1 0202 	rsble	r2, r1, #2
 8003ef0:	2201      	movgt	r2, #1
 8003ef2:	4413      	add	r3, r2
 8003ef4:	e7e0      	b.n	8003eb8 <_printf_float+0x1a0>
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	055a      	lsls	r2, r3, #21
 8003efa:	d407      	bmi.n	8003f0c <_printf_float+0x1f4>
 8003efc:	6923      	ldr	r3, [r4, #16]
 8003efe:	4642      	mov	r2, r8
 8003f00:	4631      	mov	r1, r6
 8003f02:	4628      	mov	r0, r5
 8003f04:	47b8      	blx	r7
 8003f06:	3001      	adds	r0, #1
 8003f08:	d12c      	bne.n	8003f64 <_printf_float+0x24c>
 8003f0a:	e764      	b.n	8003dd6 <_printf_float+0xbe>
 8003f0c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003f10:	f240 80e0 	bls.w	80040d4 <_printf_float+0x3bc>
 8003f14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f18:	2200      	movs	r2, #0
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	f7fc fddc 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f20:	2800      	cmp	r0, #0
 8003f22:	d034      	beq.n	8003f8e <_printf_float+0x276>
 8003f24:	4a37      	ldr	r2, [pc, #220]	; (8004004 <_printf_float+0x2ec>)
 8003f26:	2301      	movs	r3, #1
 8003f28:	4631      	mov	r1, r6
 8003f2a:	4628      	mov	r0, r5
 8003f2c:	47b8      	blx	r7
 8003f2e:	3001      	adds	r0, #1
 8003f30:	f43f af51 	beq.w	8003dd6 <_printf_float+0xbe>
 8003f34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	db02      	blt.n	8003f42 <_printf_float+0x22a>
 8003f3c:	6823      	ldr	r3, [r4, #0]
 8003f3e:	07d8      	lsls	r0, r3, #31
 8003f40:	d510      	bpl.n	8003f64 <_printf_float+0x24c>
 8003f42:	ee18 3a10 	vmov	r3, s16
 8003f46:	4652      	mov	r2, sl
 8003f48:	4631      	mov	r1, r6
 8003f4a:	4628      	mov	r0, r5
 8003f4c:	47b8      	blx	r7
 8003f4e:	3001      	adds	r0, #1
 8003f50:	f43f af41 	beq.w	8003dd6 <_printf_float+0xbe>
 8003f54:	f04f 0800 	mov.w	r8, #0
 8003f58:	f104 091a 	add.w	r9, r4, #26
 8003f5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	4543      	cmp	r3, r8
 8003f62:	dc09      	bgt.n	8003f78 <_printf_float+0x260>
 8003f64:	6823      	ldr	r3, [r4, #0]
 8003f66:	079b      	lsls	r3, r3, #30
 8003f68:	f100 8107 	bmi.w	800417a <_printf_float+0x462>
 8003f6c:	68e0      	ldr	r0, [r4, #12]
 8003f6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f70:	4298      	cmp	r0, r3
 8003f72:	bfb8      	it	lt
 8003f74:	4618      	movlt	r0, r3
 8003f76:	e730      	b.n	8003dda <_printf_float+0xc2>
 8003f78:	2301      	movs	r3, #1
 8003f7a:	464a      	mov	r2, r9
 8003f7c:	4631      	mov	r1, r6
 8003f7e:	4628      	mov	r0, r5
 8003f80:	47b8      	blx	r7
 8003f82:	3001      	adds	r0, #1
 8003f84:	f43f af27 	beq.w	8003dd6 <_printf_float+0xbe>
 8003f88:	f108 0801 	add.w	r8, r8, #1
 8003f8c:	e7e6      	b.n	8003f5c <_printf_float+0x244>
 8003f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	dc39      	bgt.n	8004008 <_printf_float+0x2f0>
 8003f94:	4a1b      	ldr	r2, [pc, #108]	; (8004004 <_printf_float+0x2ec>)
 8003f96:	2301      	movs	r3, #1
 8003f98:	4631      	mov	r1, r6
 8003f9a:	4628      	mov	r0, r5
 8003f9c:	47b8      	blx	r7
 8003f9e:	3001      	adds	r0, #1
 8003fa0:	f43f af19 	beq.w	8003dd6 <_printf_float+0xbe>
 8003fa4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	d102      	bne.n	8003fb2 <_printf_float+0x29a>
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	07d9      	lsls	r1, r3, #31
 8003fb0:	d5d8      	bpl.n	8003f64 <_printf_float+0x24c>
 8003fb2:	ee18 3a10 	vmov	r3, s16
 8003fb6:	4652      	mov	r2, sl
 8003fb8:	4631      	mov	r1, r6
 8003fba:	4628      	mov	r0, r5
 8003fbc:	47b8      	blx	r7
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	f43f af09 	beq.w	8003dd6 <_printf_float+0xbe>
 8003fc4:	f04f 0900 	mov.w	r9, #0
 8003fc8:	f104 0a1a 	add.w	sl, r4, #26
 8003fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fce:	425b      	negs	r3, r3
 8003fd0:	454b      	cmp	r3, r9
 8003fd2:	dc01      	bgt.n	8003fd8 <_printf_float+0x2c0>
 8003fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fd6:	e792      	b.n	8003efe <_printf_float+0x1e6>
 8003fd8:	2301      	movs	r3, #1
 8003fda:	4652      	mov	r2, sl
 8003fdc:	4631      	mov	r1, r6
 8003fde:	4628      	mov	r0, r5
 8003fe0:	47b8      	blx	r7
 8003fe2:	3001      	adds	r0, #1
 8003fe4:	f43f aef7 	beq.w	8003dd6 <_printf_float+0xbe>
 8003fe8:	f109 0901 	add.w	r9, r9, #1
 8003fec:	e7ee      	b.n	8003fcc <_printf_float+0x2b4>
 8003fee:	bf00      	nop
 8003ff0:	7fefffff 	.word	0x7fefffff
 8003ff4:	0800866c 	.word	0x0800866c
 8003ff8:	08008670 	.word	0x08008670
 8003ffc:	08008674 	.word	0x08008674
 8004000:	08008678 	.word	0x08008678
 8004004:	0800867c 	.word	0x0800867c
 8004008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800400a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800400c:	429a      	cmp	r2, r3
 800400e:	bfa8      	it	ge
 8004010:	461a      	movge	r2, r3
 8004012:	2a00      	cmp	r2, #0
 8004014:	4691      	mov	r9, r2
 8004016:	dc37      	bgt.n	8004088 <_printf_float+0x370>
 8004018:	f04f 0b00 	mov.w	fp, #0
 800401c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004020:	f104 021a 	add.w	r2, r4, #26
 8004024:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004026:	9305      	str	r3, [sp, #20]
 8004028:	eba3 0309 	sub.w	r3, r3, r9
 800402c:	455b      	cmp	r3, fp
 800402e:	dc33      	bgt.n	8004098 <_printf_float+0x380>
 8004030:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004034:	429a      	cmp	r2, r3
 8004036:	db3b      	blt.n	80040b0 <_printf_float+0x398>
 8004038:	6823      	ldr	r3, [r4, #0]
 800403a:	07da      	lsls	r2, r3, #31
 800403c:	d438      	bmi.n	80040b0 <_printf_float+0x398>
 800403e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004042:	eba2 0903 	sub.w	r9, r2, r3
 8004046:	9b05      	ldr	r3, [sp, #20]
 8004048:	1ad2      	subs	r2, r2, r3
 800404a:	4591      	cmp	r9, r2
 800404c:	bfa8      	it	ge
 800404e:	4691      	movge	r9, r2
 8004050:	f1b9 0f00 	cmp.w	r9, #0
 8004054:	dc35      	bgt.n	80040c2 <_printf_float+0x3aa>
 8004056:	f04f 0800 	mov.w	r8, #0
 800405a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800405e:	f104 0a1a 	add.w	sl, r4, #26
 8004062:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	eba3 0309 	sub.w	r3, r3, r9
 800406c:	4543      	cmp	r3, r8
 800406e:	f77f af79 	ble.w	8003f64 <_printf_float+0x24c>
 8004072:	2301      	movs	r3, #1
 8004074:	4652      	mov	r2, sl
 8004076:	4631      	mov	r1, r6
 8004078:	4628      	mov	r0, r5
 800407a:	47b8      	blx	r7
 800407c:	3001      	adds	r0, #1
 800407e:	f43f aeaa 	beq.w	8003dd6 <_printf_float+0xbe>
 8004082:	f108 0801 	add.w	r8, r8, #1
 8004086:	e7ec      	b.n	8004062 <_printf_float+0x34a>
 8004088:	4613      	mov	r3, r2
 800408a:	4631      	mov	r1, r6
 800408c:	4642      	mov	r2, r8
 800408e:	4628      	mov	r0, r5
 8004090:	47b8      	blx	r7
 8004092:	3001      	adds	r0, #1
 8004094:	d1c0      	bne.n	8004018 <_printf_float+0x300>
 8004096:	e69e      	b.n	8003dd6 <_printf_float+0xbe>
 8004098:	2301      	movs	r3, #1
 800409a:	4631      	mov	r1, r6
 800409c:	4628      	mov	r0, r5
 800409e:	9205      	str	r2, [sp, #20]
 80040a0:	47b8      	blx	r7
 80040a2:	3001      	adds	r0, #1
 80040a4:	f43f ae97 	beq.w	8003dd6 <_printf_float+0xbe>
 80040a8:	9a05      	ldr	r2, [sp, #20]
 80040aa:	f10b 0b01 	add.w	fp, fp, #1
 80040ae:	e7b9      	b.n	8004024 <_printf_float+0x30c>
 80040b0:	ee18 3a10 	vmov	r3, s16
 80040b4:	4652      	mov	r2, sl
 80040b6:	4631      	mov	r1, r6
 80040b8:	4628      	mov	r0, r5
 80040ba:	47b8      	blx	r7
 80040bc:	3001      	adds	r0, #1
 80040be:	d1be      	bne.n	800403e <_printf_float+0x326>
 80040c0:	e689      	b.n	8003dd6 <_printf_float+0xbe>
 80040c2:	9a05      	ldr	r2, [sp, #20]
 80040c4:	464b      	mov	r3, r9
 80040c6:	4442      	add	r2, r8
 80040c8:	4631      	mov	r1, r6
 80040ca:	4628      	mov	r0, r5
 80040cc:	47b8      	blx	r7
 80040ce:	3001      	adds	r0, #1
 80040d0:	d1c1      	bne.n	8004056 <_printf_float+0x33e>
 80040d2:	e680      	b.n	8003dd6 <_printf_float+0xbe>
 80040d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040d6:	2a01      	cmp	r2, #1
 80040d8:	dc01      	bgt.n	80040de <_printf_float+0x3c6>
 80040da:	07db      	lsls	r3, r3, #31
 80040dc:	d53a      	bpl.n	8004154 <_printf_float+0x43c>
 80040de:	2301      	movs	r3, #1
 80040e0:	4642      	mov	r2, r8
 80040e2:	4631      	mov	r1, r6
 80040e4:	4628      	mov	r0, r5
 80040e6:	47b8      	blx	r7
 80040e8:	3001      	adds	r0, #1
 80040ea:	f43f ae74 	beq.w	8003dd6 <_printf_float+0xbe>
 80040ee:	ee18 3a10 	vmov	r3, s16
 80040f2:	4652      	mov	r2, sl
 80040f4:	4631      	mov	r1, r6
 80040f6:	4628      	mov	r0, r5
 80040f8:	47b8      	blx	r7
 80040fa:	3001      	adds	r0, #1
 80040fc:	f43f ae6b 	beq.w	8003dd6 <_printf_float+0xbe>
 8004100:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004104:	2200      	movs	r2, #0
 8004106:	2300      	movs	r3, #0
 8004108:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800410c:	f7fc fce4 	bl	8000ad8 <__aeabi_dcmpeq>
 8004110:	b9d8      	cbnz	r0, 800414a <_printf_float+0x432>
 8004112:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004116:	f108 0201 	add.w	r2, r8, #1
 800411a:	4631      	mov	r1, r6
 800411c:	4628      	mov	r0, r5
 800411e:	47b8      	blx	r7
 8004120:	3001      	adds	r0, #1
 8004122:	d10e      	bne.n	8004142 <_printf_float+0x42a>
 8004124:	e657      	b.n	8003dd6 <_printf_float+0xbe>
 8004126:	2301      	movs	r3, #1
 8004128:	4652      	mov	r2, sl
 800412a:	4631      	mov	r1, r6
 800412c:	4628      	mov	r0, r5
 800412e:	47b8      	blx	r7
 8004130:	3001      	adds	r0, #1
 8004132:	f43f ae50 	beq.w	8003dd6 <_printf_float+0xbe>
 8004136:	f108 0801 	add.w	r8, r8, #1
 800413a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800413c:	3b01      	subs	r3, #1
 800413e:	4543      	cmp	r3, r8
 8004140:	dcf1      	bgt.n	8004126 <_printf_float+0x40e>
 8004142:	464b      	mov	r3, r9
 8004144:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004148:	e6da      	b.n	8003f00 <_printf_float+0x1e8>
 800414a:	f04f 0800 	mov.w	r8, #0
 800414e:	f104 0a1a 	add.w	sl, r4, #26
 8004152:	e7f2      	b.n	800413a <_printf_float+0x422>
 8004154:	2301      	movs	r3, #1
 8004156:	4642      	mov	r2, r8
 8004158:	e7df      	b.n	800411a <_printf_float+0x402>
 800415a:	2301      	movs	r3, #1
 800415c:	464a      	mov	r2, r9
 800415e:	4631      	mov	r1, r6
 8004160:	4628      	mov	r0, r5
 8004162:	47b8      	blx	r7
 8004164:	3001      	adds	r0, #1
 8004166:	f43f ae36 	beq.w	8003dd6 <_printf_float+0xbe>
 800416a:	f108 0801 	add.w	r8, r8, #1
 800416e:	68e3      	ldr	r3, [r4, #12]
 8004170:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004172:	1a5b      	subs	r3, r3, r1
 8004174:	4543      	cmp	r3, r8
 8004176:	dcf0      	bgt.n	800415a <_printf_float+0x442>
 8004178:	e6f8      	b.n	8003f6c <_printf_float+0x254>
 800417a:	f04f 0800 	mov.w	r8, #0
 800417e:	f104 0919 	add.w	r9, r4, #25
 8004182:	e7f4      	b.n	800416e <_printf_float+0x456>

08004184 <_printf_common>:
 8004184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004188:	4616      	mov	r6, r2
 800418a:	4699      	mov	r9, r3
 800418c:	688a      	ldr	r2, [r1, #8]
 800418e:	690b      	ldr	r3, [r1, #16]
 8004190:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004194:	4293      	cmp	r3, r2
 8004196:	bfb8      	it	lt
 8004198:	4613      	movlt	r3, r2
 800419a:	6033      	str	r3, [r6, #0]
 800419c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80041a0:	4607      	mov	r7, r0
 80041a2:	460c      	mov	r4, r1
 80041a4:	b10a      	cbz	r2, 80041aa <_printf_common+0x26>
 80041a6:	3301      	adds	r3, #1
 80041a8:	6033      	str	r3, [r6, #0]
 80041aa:	6823      	ldr	r3, [r4, #0]
 80041ac:	0699      	lsls	r1, r3, #26
 80041ae:	bf42      	ittt	mi
 80041b0:	6833      	ldrmi	r3, [r6, #0]
 80041b2:	3302      	addmi	r3, #2
 80041b4:	6033      	strmi	r3, [r6, #0]
 80041b6:	6825      	ldr	r5, [r4, #0]
 80041b8:	f015 0506 	ands.w	r5, r5, #6
 80041bc:	d106      	bne.n	80041cc <_printf_common+0x48>
 80041be:	f104 0a19 	add.w	sl, r4, #25
 80041c2:	68e3      	ldr	r3, [r4, #12]
 80041c4:	6832      	ldr	r2, [r6, #0]
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	42ab      	cmp	r3, r5
 80041ca:	dc26      	bgt.n	800421a <_printf_common+0x96>
 80041cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041d0:	1e13      	subs	r3, r2, #0
 80041d2:	6822      	ldr	r2, [r4, #0]
 80041d4:	bf18      	it	ne
 80041d6:	2301      	movne	r3, #1
 80041d8:	0692      	lsls	r2, r2, #26
 80041da:	d42b      	bmi.n	8004234 <_printf_common+0xb0>
 80041dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041e0:	4649      	mov	r1, r9
 80041e2:	4638      	mov	r0, r7
 80041e4:	47c0      	blx	r8
 80041e6:	3001      	adds	r0, #1
 80041e8:	d01e      	beq.n	8004228 <_printf_common+0xa4>
 80041ea:	6823      	ldr	r3, [r4, #0]
 80041ec:	6922      	ldr	r2, [r4, #16]
 80041ee:	f003 0306 	and.w	r3, r3, #6
 80041f2:	2b04      	cmp	r3, #4
 80041f4:	bf02      	ittt	eq
 80041f6:	68e5      	ldreq	r5, [r4, #12]
 80041f8:	6833      	ldreq	r3, [r6, #0]
 80041fa:	1aed      	subeq	r5, r5, r3
 80041fc:	68a3      	ldr	r3, [r4, #8]
 80041fe:	bf0c      	ite	eq
 8004200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004204:	2500      	movne	r5, #0
 8004206:	4293      	cmp	r3, r2
 8004208:	bfc4      	itt	gt
 800420a:	1a9b      	subgt	r3, r3, r2
 800420c:	18ed      	addgt	r5, r5, r3
 800420e:	2600      	movs	r6, #0
 8004210:	341a      	adds	r4, #26
 8004212:	42b5      	cmp	r5, r6
 8004214:	d11a      	bne.n	800424c <_printf_common+0xc8>
 8004216:	2000      	movs	r0, #0
 8004218:	e008      	b.n	800422c <_printf_common+0xa8>
 800421a:	2301      	movs	r3, #1
 800421c:	4652      	mov	r2, sl
 800421e:	4649      	mov	r1, r9
 8004220:	4638      	mov	r0, r7
 8004222:	47c0      	blx	r8
 8004224:	3001      	adds	r0, #1
 8004226:	d103      	bne.n	8004230 <_printf_common+0xac>
 8004228:	f04f 30ff 	mov.w	r0, #4294967295
 800422c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004230:	3501      	adds	r5, #1
 8004232:	e7c6      	b.n	80041c2 <_printf_common+0x3e>
 8004234:	18e1      	adds	r1, r4, r3
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	2030      	movs	r0, #48	; 0x30
 800423a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800423e:	4422      	add	r2, r4
 8004240:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004244:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004248:	3302      	adds	r3, #2
 800424a:	e7c7      	b.n	80041dc <_printf_common+0x58>
 800424c:	2301      	movs	r3, #1
 800424e:	4622      	mov	r2, r4
 8004250:	4649      	mov	r1, r9
 8004252:	4638      	mov	r0, r7
 8004254:	47c0      	blx	r8
 8004256:	3001      	adds	r0, #1
 8004258:	d0e6      	beq.n	8004228 <_printf_common+0xa4>
 800425a:	3601      	adds	r6, #1
 800425c:	e7d9      	b.n	8004212 <_printf_common+0x8e>
	...

08004260 <_printf_i>:
 8004260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004264:	7e0f      	ldrb	r7, [r1, #24]
 8004266:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004268:	2f78      	cmp	r7, #120	; 0x78
 800426a:	4691      	mov	r9, r2
 800426c:	4680      	mov	r8, r0
 800426e:	460c      	mov	r4, r1
 8004270:	469a      	mov	sl, r3
 8004272:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004276:	d807      	bhi.n	8004288 <_printf_i+0x28>
 8004278:	2f62      	cmp	r7, #98	; 0x62
 800427a:	d80a      	bhi.n	8004292 <_printf_i+0x32>
 800427c:	2f00      	cmp	r7, #0
 800427e:	f000 80d4 	beq.w	800442a <_printf_i+0x1ca>
 8004282:	2f58      	cmp	r7, #88	; 0x58
 8004284:	f000 80c0 	beq.w	8004408 <_printf_i+0x1a8>
 8004288:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800428c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004290:	e03a      	b.n	8004308 <_printf_i+0xa8>
 8004292:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004296:	2b15      	cmp	r3, #21
 8004298:	d8f6      	bhi.n	8004288 <_printf_i+0x28>
 800429a:	a101      	add	r1, pc, #4	; (adr r1, 80042a0 <_printf_i+0x40>)
 800429c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042a0:	080042f9 	.word	0x080042f9
 80042a4:	0800430d 	.word	0x0800430d
 80042a8:	08004289 	.word	0x08004289
 80042ac:	08004289 	.word	0x08004289
 80042b0:	08004289 	.word	0x08004289
 80042b4:	08004289 	.word	0x08004289
 80042b8:	0800430d 	.word	0x0800430d
 80042bc:	08004289 	.word	0x08004289
 80042c0:	08004289 	.word	0x08004289
 80042c4:	08004289 	.word	0x08004289
 80042c8:	08004289 	.word	0x08004289
 80042cc:	08004411 	.word	0x08004411
 80042d0:	08004339 	.word	0x08004339
 80042d4:	080043cb 	.word	0x080043cb
 80042d8:	08004289 	.word	0x08004289
 80042dc:	08004289 	.word	0x08004289
 80042e0:	08004433 	.word	0x08004433
 80042e4:	08004289 	.word	0x08004289
 80042e8:	08004339 	.word	0x08004339
 80042ec:	08004289 	.word	0x08004289
 80042f0:	08004289 	.word	0x08004289
 80042f4:	080043d3 	.word	0x080043d3
 80042f8:	682b      	ldr	r3, [r5, #0]
 80042fa:	1d1a      	adds	r2, r3, #4
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	602a      	str	r2, [r5, #0]
 8004300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004304:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004308:	2301      	movs	r3, #1
 800430a:	e09f      	b.n	800444c <_printf_i+0x1ec>
 800430c:	6820      	ldr	r0, [r4, #0]
 800430e:	682b      	ldr	r3, [r5, #0]
 8004310:	0607      	lsls	r7, r0, #24
 8004312:	f103 0104 	add.w	r1, r3, #4
 8004316:	6029      	str	r1, [r5, #0]
 8004318:	d501      	bpl.n	800431e <_printf_i+0xbe>
 800431a:	681e      	ldr	r6, [r3, #0]
 800431c:	e003      	b.n	8004326 <_printf_i+0xc6>
 800431e:	0646      	lsls	r6, r0, #25
 8004320:	d5fb      	bpl.n	800431a <_printf_i+0xba>
 8004322:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004326:	2e00      	cmp	r6, #0
 8004328:	da03      	bge.n	8004332 <_printf_i+0xd2>
 800432a:	232d      	movs	r3, #45	; 0x2d
 800432c:	4276      	negs	r6, r6
 800432e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004332:	485a      	ldr	r0, [pc, #360]	; (800449c <_printf_i+0x23c>)
 8004334:	230a      	movs	r3, #10
 8004336:	e012      	b.n	800435e <_printf_i+0xfe>
 8004338:	682b      	ldr	r3, [r5, #0]
 800433a:	6820      	ldr	r0, [r4, #0]
 800433c:	1d19      	adds	r1, r3, #4
 800433e:	6029      	str	r1, [r5, #0]
 8004340:	0605      	lsls	r5, r0, #24
 8004342:	d501      	bpl.n	8004348 <_printf_i+0xe8>
 8004344:	681e      	ldr	r6, [r3, #0]
 8004346:	e002      	b.n	800434e <_printf_i+0xee>
 8004348:	0641      	lsls	r1, r0, #25
 800434a:	d5fb      	bpl.n	8004344 <_printf_i+0xe4>
 800434c:	881e      	ldrh	r6, [r3, #0]
 800434e:	4853      	ldr	r0, [pc, #332]	; (800449c <_printf_i+0x23c>)
 8004350:	2f6f      	cmp	r7, #111	; 0x6f
 8004352:	bf0c      	ite	eq
 8004354:	2308      	moveq	r3, #8
 8004356:	230a      	movne	r3, #10
 8004358:	2100      	movs	r1, #0
 800435a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800435e:	6865      	ldr	r5, [r4, #4]
 8004360:	60a5      	str	r5, [r4, #8]
 8004362:	2d00      	cmp	r5, #0
 8004364:	bfa2      	ittt	ge
 8004366:	6821      	ldrge	r1, [r4, #0]
 8004368:	f021 0104 	bicge.w	r1, r1, #4
 800436c:	6021      	strge	r1, [r4, #0]
 800436e:	b90e      	cbnz	r6, 8004374 <_printf_i+0x114>
 8004370:	2d00      	cmp	r5, #0
 8004372:	d04b      	beq.n	800440c <_printf_i+0x1ac>
 8004374:	4615      	mov	r5, r2
 8004376:	fbb6 f1f3 	udiv	r1, r6, r3
 800437a:	fb03 6711 	mls	r7, r3, r1, r6
 800437e:	5dc7      	ldrb	r7, [r0, r7]
 8004380:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004384:	4637      	mov	r7, r6
 8004386:	42bb      	cmp	r3, r7
 8004388:	460e      	mov	r6, r1
 800438a:	d9f4      	bls.n	8004376 <_printf_i+0x116>
 800438c:	2b08      	cmp	r3, #8
 800438e:	d10b      	bne.n	80043a8 <_printf_i+0x148>
 8004390:	6823      	ldr	r3, [r4, #0]
 8004392:	07de      	lsls	r6, r3, #31
 8004394:	d508      	bpl.n	80043a8 <_printf_i+0x148>
 8004396:	6923      	ldr	r3, [r4, #16]
 8004398:	6861      	ldr	r1, [r4, #4]
 800439a:	4299      	cmp	r1, r3
 800439c:	bfde      	ittt	le
 800439e:	2330      	movle	r3, #48	; 0x30
 80043a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80043a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80043a8:	1b52      	subs	r2, r2, r5
 80043aa:	6122      	str	r2, [r4, #16]
 80043ac:	f8cd a000 	str.w	sl, [sp]
 80043b0:	464b      	mov	r3, r9
 80043b2:	aa03      	add	r2, sp, #12
 80043b4:	4621      	mov	r1, r4
 80043b6:	4640      	mov	r0, r8
 80043b8:	f7ff fee4 	bl	8004184 <_printf_common>
 80043bc:	3001      	adds	r0, #1
 80043be:	d14a      	bne.n	8004456 <_printf_i+0x1f6>
 80043c0:	f04f 30ff 	mov.w	r0, #4294967295
 80043c4:	b004      	add	sp, #16
 80043c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	f043 0320 	orr.w	r3, r3, #32
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	4833      	ldr	r0, [pc, #204]	; (80044a0 <_printf_i+0x240>)
 80043d4:	2778      	movs	r7, #120	; 0x78
 80043d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	6829      	ldr	r1, [r5, #0]
 80043de:	061f      	lsls	r7, r3, #24
 80043e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80043e4:	d402      	bmi.n	80043ec <_printf_i+0x18c>
 80043e6:	065f      	lsls	r7, r3, #25
 80043e8:	bf48      	it	mi
 80043ea:	b2b6      	uxthmi	r6, r6
 80043ec:	07df      	lsls	r7, r3, #31
 80043ee:	bf48      	it	mi
 80043f0:	f043 0320 	orrmi.w	r3, r3, #32
 80043f4:	6029      	str	r1, [r5, #0]
 80043f6:	bf48      	it	mi
 80043f8:	6023      	strmi	r3, [r4, #0]
 80043fa:	b91e      	cbnz	r6, 8004404 <_printf_i+0x1a4>
 80043fc:	6823      	ldr	r3, [r4, #0]
 80043fe:	f023 0320 	bic.w	r3, r3, #32
 8004402:	6023      	str	r3, [r4, #0]
 8004404:	2310      	movs	r3, #16
 8004406:	e7a7      	b.n	8004358 <_printf_i+0xf8>
 8004408:	4824      	ldr	r0, [pc, #144]	; (800449c <_printf_i+0x23c>)
 800440a:	e7e4      	b.n	80043d6 <_printf_i+0x176>
 800440c:	4615      	mov	r5, r2
 800440e:	e7bd      	b.n	800438c <_printf_i+0x12c>
 8004410:	682b      	ldr	r3, [r5, #0]
 8004412:	6826      	ldr	r6, [r4, #0]
 8004414:	6961      	ldr	r1, [r4, #20]
 8004416:	1d18      	adds	r0, r3, #4
 8004418:	6028      	str	r0, [r5, #0]
 800441a:	0635      	lsls	r5, r6, #24
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	d501      	bpl.n	8004424 <_printf_i+0x1c4>
 8004420:	6019      	str	r1, [r3, #0]
 8004422:	e002      	b.n	800442a <_printf_i+0x1ca>
 8004424:	0670      	lsls	r0, r6, #25
 8004426:	d5fb      	bpl.n	8004420 <_printf_i+0x1c0>
 8004428:	8019      	strh	r1, [r3, #0]
 800442a:	2300      	movs	r3, #0
 800442c:	6123      	str	r3, [r4, #16]
 800442e:	4615      	mov	r5, r2
 8004430:	e7bc      	b.n	80043ac <_printf_i+0x14c>
 8004432:	682b      	ldr	r3, [r5, #0]
 8004434:	1d1a      	adds	r2, r3, #4
 8004436:	602a      	str	r2, [r5, #0]
 8004438:	681d      	ldr	r5, [r3, #0]
 800443a:	6862      	ldr	r2, [r4, #4]
 800443c:	2100      	movs	r1, #0
 800443e:	4628      	mov	r0, r5
 8004440:	f7fb fece 	bl	80001e0 <memchr>
 8004444:	b108      	cbz	r0, 800444a <_printf_i+0x1ea>
 8004446:	1b40      	subs	r0, r0, r5
 8004448:	6060      	str	r0, [r4, #4]
 800444a:	6863      	ldr	r3, [r4, #4]
 800444c:	6123      	str	r3, [r4, #16]
 800444e:	2300      	movs	r3, #0
 8004450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004454:	e7aa      	b.n	80043ac <_printf_i+0x14c>
 8004456:	6923      	ldr	r3, [r4, #16]
 8004458:	462a      	mov	r2, r5
 800445a:	4649      	mov	r1, r9
 800445c:	4640      	mov	r0, r8
 800445e:	47d0      	blx	sl
 8004460:	3001      	adds	r0, #1
 8004462:	d0ad      	beq.n	80043c0 <_printf_i+0x160>
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	079b      	lsls	r3, r3, #30
 8004468:	d413      	bmi.n	8004492 <_printf_i+0x232>
 800446a:	68e0      	ldr	r0, [r4, #12]
 800446c:	9b03      	ldr	r3, [sp, #12]
 800446e:	4298      	cmp	r0, r3
 8004470:	bfb8      	it	lt
 8004472:	4618      	movlt	r0, r3
 8004474:	e7a6      	b.n	80043c4 <_printf_i+0x164>
 8004476:	2301      	movs	r3, #1
 8004478:	4632      	mov	r2, r6
 800447a:	4649      	mov	r1, r9
 800447c:	4640      	mov	r0, r8
 800447e:	47d0      	blx	sl
 8004480:	3001      	adds	r0, #1
 8004482:	d09d      	beq.n	80043c0 <_printf_i+0x160>
 8004484:	3501      	adds	r5, #1
 8004486:	68e3      	ldr	r3, [r4, #12]
 8004488:	9903      	ldr	r1, [sp, #12]
 800448a:	1a5b      	subs	r3, r3, r1
 800448c:	42ab      	cmp	r3, r5
 800448e:	dcf2      	bgt.n	8004476 <_printf_i+0x216>
 8004490:	e7eb      	b.n	800446a <_printf_i+0x20a>
 8004492:	2500      	movs	r5, #0
 8004494:	f104 0619 	add.w	r6, r4, #25
 8004498:	e7f5      	b.n	8004486 <_printf_i+0x226>
 800449a:	bf00      	nop
 800449c:	0800867e 	.word	0x0800867e
 80044a0:	0800868f 	.word	0x0800868f

080044a4 <_scanf_float>:
 80044a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a8:	b087      	sub	sp, #28
 80044aa:	4617      	mov	r7, r2
 80044ac:	9303      	str	r3, [sp, #12]
 80044ae:	688b      	ldr	r3, [r1, #8]
 80044b0:	1e5a      	subs	r2, r3, #1
 80044b2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80044b6:	bf83      	ittte	hi
 80044b8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80044bc:	195b      	addhi	r3, r3, r5
 80044be:	9302      	strhi	r3, [sp, #8]
 80044c0:	2300      	movls	r3, #0
 80044c2:	bf86      	itte	hi
 80044c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80044c8:	608b      	strhi	r3, [r1, #8]
 80044ca:	9302      	strls	r3, [sp, #8]
 80044cc:	680b      	ldr	r3, [r1, #0]
 80044ce:	468b      	mov	fp, r1
 80044d0:	2500      	movs	r5, #0
 80044d2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80044d6:	f84b 3b1c 	str.w	r3, [fp], #28
 80044da:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80044de:	4680      	mov	r8, r0
 80044e0:	460c      	mov	r4, r1
 80044e2:	465e      	mov	r6, fp
 80044e4:	46aa      	mov	sl, r5
 80044e6:	46a9      	mov	r9, r5
 80044e8:	9501      	str	r5, [sp, #4]
 80044ea:	68a2      	ldr	r2, [r4, #8]
 80044ec:	b152      	cbz	r2, 8004504 <_scanf_float+0x60>
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	2b4e      	cmp	r3, #78	; 0x4e
 80044f4:	d864      	bhi.n	80045c0 <_scanf_float+0x11c>
 80044f6:	2b40      	cmp	r3, #64	; 0x40
 80044f8:	d83c      	bhi.n	8004574 <_scanf_float+0xd0>
 80044fa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80044fe:	b2c8      	uxtb	r0, r1
 8004500:	280e      	cmp	r0, #14
 8004502:	d93a      	bls.n	800457a <_scanf_float+0xd6>
 8004504:	f1b9 0f00 	cmp.w	r9, #0
 8004508:	d003      	beq.n	8004512 <_scanf_float+0x6e>
 800450a:	6823      	ldr	r3, [r4, #0]
 800450c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004510:	6023      	str	r3, [r4, #0]
 8004512:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004516:	f1ba 0f01 	cmp.w	sl, #1
 800451a:	f200 8113 	bhi.w	8004744 <_scanf_float+0x2a0>
 800451e:	455e      	cmp	r6, fp
 8004520:	f200 8105 	bhi.w	800472e <_scanf_float+0x28a>
 8004524:	2501      	movs	r5, #1
 8004526:	4628      	mov	r0, r5
 8004528:	b007      	add	sp, #28
 800452a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800452e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004532:	2a0d      	cmp	r2, #13
 8004534:	d8e6      	bhi.n	8004504 <_scanf_float+0x60>
 8004536:	a101      	add	r1, pc, #4	; (adr r1, 800453c <_scanf_float+0x98>)
 8004538:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800453c:	0800467b 	.word	0x0800467b
 8004540:	08004505 	.word	0x08004505
 8004544:	08004505 	.word	0x08004505
 8004548:	08004505 	.word	0x08004505
 800454c:	080046db 	.word	0x080046db
 8004550:	080046b3 	.word	0x080046b3
 8004554:	08004505 	.word	0x08004505
 8004558:	08004505 	.word	0x08004505
 800455c:	08004689 	.word	0x08004689
 8004560:	08004505 	.word	0x08004505
 8004564:	08004505 	.word	0x08004505
 8004568:	08004505 	.word	0x08004505
 800456c:	08004505 	.word	0x08004505
 8004570:	08004641 	.word	0x08004641
 8004574:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004578:	e7db      	b.n	8004532 <_scanf_float+0x8e>
 800457a:	290e      	cmp	r1, #14
 800457c:	d8c2      	bhi.n	8004504 <_scanf_float+0x60>
 800457e:	a001      	add	r0, pc, #4	; (adr r0, 8004584 <_scanf_float+0xe0>)
 8004580:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004584:	08004633 	.word	0x08004633
 8004588:	08004505 	.word	0x08004505
 800458c:	08004633 	.word	0x08004633
 8004590:	080046c7 	.word	0x080046c7
 8004594:	08004505 	.word	0x08004505
 8004598:	080045e1 	.word	0x080045e1
 800459c:	0800461d 	.word	0x0800461d
 80045a0:	0800461d 	.word	0x0800461d
 80045a4:	0800461d 	.word	0x0800461d
 80045a8:	0800461d 	.word	0x0800461d
 80045ac:	0800461d 	.word	0x0800461d
 80045b0:	0800461d 	.word	0x0800461d
 80045b4:	0800461d 	.word	0x0800461d
 80045b8:	0800461d 	.word	0x0800461d
 80045bc:	0800461d 	.word	0x0800461d
 80045c0:	2b6e      	cmp	r3, #110	; 0x6e
 80045c2:	d809      	bhi.n	80045d8 <_scanf_float+0x134>
 80045c4:	2b60      	cmp	r3, #96	; 0x60
 80045c6:	d8b2      	bhi.n	800452e <_scanf_float+0x8a>
 80045c8:	2b54      	cmp	r3, #84	; 0x54
 80045ca:	d077      	beq.n	80046bc <_scanf_float+0x218>
 80045cc:	2b59      	cmp	r3, #89	; 0x59
 80045ce:	d199      	bne.n	8004504 <_scanf_float+0x60>
 80045d0:	2d07      	cmp	r5, #7
 80045d2:	d197      	bne.n	8004504 <_scanf_float+0x60>
 80045d4:	2508      	movs	r5, #8
 80045d6:	e029      	b.n	800462c <_scanf_float+0x188>
 80045d8:	2b74      	cmp	r3, #116	; 0x74
 80045da:	d06f      	beq.n	80046bc <_scanf_float+0x218>
 80045dc:	2b79      	cmp	r3, #121	; 0x79
 80045de:	e7f6      	b.n	80045ce <_scanf_float+0x12a>
 80045e0:	6821      	ldr	r1, [r4, #0]
 80045e2:	05c8      	lsls	r0, r1, #23
 80045e4:	d51a      	bpl.n	800461c <_scanf_float+0x178>
 80045e6:	9b02      	ldr	r3, [sp, #8]
 80045e8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80045ec:	6021      	str	r1, [r4, #0]
 80045ee:	f109 0901 	add.w	r9, r9, #1
 80045f2:	b11b      	cbz	r3, 80045fc <_scanf_float+0x158>
 80045f4:	3b01      	subs	r3, #1
 80045f6:	3201      	adds	r2, #1
 80045f8:	9302      	str	r3, [sp, #8]
 80045fa:	60a2      	str	r2, [r4, #8]
 80045fc:	68a3      	ldr	r3, [r4, #8]
 80045fe:	3b01      	subs	r3, #1
 8004600:	60a3      	str	r3, [r4, #8]
 8004602:	6923      	ldr	r3, [r4, #16]
 8004604:	3301      	adds	r3, #1
 8004606:	6123      	str	r3, [r4, #16]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	3b01      	subs	r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	607b      	str	r3, [r7, #4]
 8004610:	f340 8084 	ble.w	800471c <_scanf_float+0x278>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	3301      	adds	r3, #1
 8004618:	603b      	str	r3, [r7, #0]
 800461a:	e766      	b.n	80044ea <_scanf_float+0x46>
 800461c:	eb1a 0f05 	cmn.w	sl, r5
 8004620:	f47f af70 	bne.w	8004504 <_scanf_float+0x60>
 8004624:	6822      	ldr	r2, [r4, #0]
 8004626:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800462a:	6022      	str	r2, [r4, #0]
 800462c:	f806 3b01 	strb.w	r3, [r6], #1
 8004630:	e7e4      	b.n	80045fc <_scanf_float+0x158>
 8004632:	6822      	ldr	r2, [r4, #0]
 8004634:	0610      	lsls	r0, r2, #24
 8004636:	f57f af65 	bpl.w	8004504 <_scanf_float+0x60>
 800463a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800463e:	e7f4      	b.n	800462a <_scanf_float+0x186>
 8004640:	f1ba 0f00 	cmp.w	sl, #0
 8004644:	d10e      	bne.n	8004664 <_scanf_float+0x1c0>
 8004646:	f1b9 0f00 	cmp.w	r9, #0
 800464a:	d10e      	bne.n	800466a <_scanf_float+0x1c6>
 800464c:	6822      	ldr	r2, [r4, #0]
 800464e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004652:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004656:	d108      	bne.n	800466a <_scanf_float+0x1c6>
 8004658:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800465c:	6022      	str	r2, [r4, #0]
 800465e:	f04f 0a01 	mov.w	sl, #1
 8004662:	e7e3      	b.n	800462c <_scanf_float+0x188>
 8004664:	f1ba 0f02 	cmp.w	sl, #2
 8004668:	d055      	beq.n	8004716 <_scanf_float+0x272>
 800466a:	2d01      	cmp	r5, #1
 800466c:	d002      	beq.n	8004674 <_scanf_float+0x1d0>
 800466e:	2d04      	cmp	r5, #4
 8004670:	f47f af48 	bne.w	8004504 <_scanf_float+0x60>
 8004674:	3501      	adds	r5, #1
 8004676:	b2ed      	uxtb	r5, r5
 8004678:	e7d8      	b.n	800462c <_scanf_float+0x188>
 800467a:	f1ba 0f01 	cmp.w	sl, #1
 800467e:	f47f af41 	bne.w	8004504 <_scanf_float+0x60>
 8004682:	f04f 0a02 	mov.w	sl, #2
 8004686:	e7d1      	b.n	800462c <_scanf_float+0x188>
 8004688:	b97d      	cbnz	r5, 80046aa <_scanf_float+0x206>
 800468a:	f1b9 0f00 	cmp.w	r9, #0
 800468e:	f47f af3c 	bne.w	800450a <_scanf_float+0x66>
 8004692:	6822      	ldr	r2, [r4, #0]
 8004694:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004698:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800469c:	f47f af39 	bne.w	8004512 <_scanf_float+0x6e>
 80046a0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80046a4:	6022      	str	r2, [r4, #0]
 80046a6:	2501      	movs	r5, #1
 80046a8:	e7c0      	b.n	800462c <_scanf_float+0x188>
 80046aa:	2d03      	cmp	r5, #3
 80046ac:	d0e2      	beq.n	8004674 <_scanf_float+0x1d0>
 80046ae:	2d05      	cmp	r5, #5
 80046b0:	e7de      	b.n	8004670 <_scanf_float+0x1cc>
 80046b2:	2d02      	cmp	r5, #2
 80046b4:	f47f af26 	bne.w	8004504 <_scanf_float+0x60>
 80046b8:	2503      	movs	r5, #3
 80046ba:	e7b7      	b.n	800462c <_scanf_float+0x188>
 80046bc:	2d06      	cmp	r5, #6
 80046be:	f47f af21 	bne.w	8004504 <_scanf_float+0x60>
 80046c2:	2507      	movs	r5, #7
 80046c4:	e7b2      	b.n	800462c <_scanf_float+0x188>
 80046c6:	6822      	ldr	r2, [r4, #0]
 80046c8:	0591      	lsls	r1, r2, #22
 80046ca:	f57f af1b 	bpl.w	8004504 <_scanf_float+0x60>
 80046ce:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80046d2:	6022      	str	r2, [r4, #0]
 80046d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80046d8:	e7a8      	b.n	800462c <_scanf_float+0x188>
 80046da:	6822      	ldr	r2, [r4, #0]
 80046dc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80046e0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80046e4:	d006      	beq.n	80046f4 <_scanf_float+0x250>
 80046e6:	0550      	lsls	r0, r2, #21
 80046e8:	f57f af0c 	bpl.w	8004504 <_scanf_float+0x60>
 80046ec:	f1b9 0f00 	cmp.w	r9, #0
 80046f0:	f43f af0f 	beq.w	8004512 <_scanf_float+0x6e>
 80046f4:	0591      	lsls	r1, r2, #22
 80046f6:	bf58      	it	pl
 80046f8:	9901      	ldrpl	r1, [sp, #4]
 80046fa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80046fe:	bf58      	it	pl
 8004700:	eba9 0101 	subpl.w	r1, r9, r1
 8004704:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004708:	bf58      	it	pl
 800470a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800470e:	6022      	str	r2, [r4, #0]
 8004710:	f04f 0900 	mov.w	r9, #0
 8004714:	e78a      	b.n	800462c <_scanf_float+0x188>
 8004716:	f04f 0a03 	mov.w	sl, #3
 800471a:	e787      	b.n	800462c <_scanf_float+0x188>
 800471c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004720:	4639      	mov	r1, r7
 8004722:	4640      	mov	r0, r8
 8004724:	4798      	blx	r3
 8004726:	2800      	cmp	r0, #0
 8004728:	f43f aedf 	beq.w	80044ea <_scanf_float+0x46>
 800472c:	e6ea      	b.n	8004504 <_scanf_float+0x60>
 800472e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004732:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004736:	463a      	mov	r2, r7
 8004738:	4640      	mov	r0, r8
 800473a:	4798      	blx	r3
 800473c:	6923      	ldr	r3, [r4, #16]
 800473e:	3b01      	subs	r3, #1
 8004740:	6123      	str	r3, [r4, #16]
 8004742:	e6ec      	b.n	800451e <_scanf_float+0x7a>
 8004744:	1e6b      	subs	r3, r5, #1
 8004746:	2b06      	cmp	r3, #6
 8004748:	d825      	bhi.n	8004796 <_scanf_float+0x2f2>
 800474a:	2d02      	cmp	r5, #2
 800474c:	d836      	bhi.n	80047bc <_scanf_float+0x318>
 800474e:	455e      	cmp	r6, fp
 8004750:	f67f aee8 	bls.w	8004524 <_scanf_float+0x80>
 8004754:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004758:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800475c:	463a      	mov	r2, r7
 800475e:	4640      	mov	r0, r8
 8004760:	4798      	blx	r3
 8004762:	6923      	ldr	r3, [r4, #16]
 8004764:	3b01      	subs	r3, #1
 8004766:	6123      	str	r3, [r4, #16]
 8004768:	e7f1      	b.n	800474e <_scanf_float+0x2aa>
 800476a:	9802      	ldr	r0, [sp, #8]
 800476c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004770:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004774:	9002      	str	r0, [sp, #8]
 8004776:	463a      	mov	r2, r7
 8004778:	4640      	mov	r0, r8
 800477a:	4798      	blx	r3
 800477c:	6923      	ldr	r3, [r4, #16]
 800477e:	3b01      	subs	r3, #1
 8004780:	6123      	str	r3, [r4, #16]
 8004782:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004786:	fa5f fa8a 	uxtb.w	sl, sl
 800478a:	f1ba 0f02 	cmp.w	sl, #2
 800478e:	d1ec      	bne.n	800476a <_scanf_float+0x2c6>
 8004790:	3d03      	subs	r5, #3
 8004792:	b2ed      	uxtb	r5, r5
 8004794:	1b76      	subs	r6, r6, r5
 8004796:	6823      	ldr	r3, [r4, #0]
 8004798:	05da      	lsls	r2, r3, #23
 800479a:	d52f      	bpl.n	80047fc <_scanf_float+0x358>
 800479c:	055b      	lsls	r3, r3, #21
 800479e:	d510      	bpl.n	80047c2 <_scanf_float+0x31e>
 80047a0:	455e      	cmp	r6, fp
 80047a2:	f67f aebf 	bls.w	8004524 <_scanf_float+0x80>
 80047a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80047ae:	463a      	mov	r2, r7
 80047b0:	4640      	mov	r0, r8
 80047b2:	4798      	blx	r3
 80047b4:	6923      	ldr	r3, [r4, #16]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	6123      	str	r3, [r4, #16]
 80047ba:	e7f1      	b.n	80047a0 <_scanf_float+0x2fc>
 80047bc:	46aa      	mov	sl, r5
 80047be:	9602      	str	r6, [sp, #8]
 80047c0:	e7df      	b.n	8004782 <_scanf_float+0x2de>
 80047c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80047c6:	6923      	ldr	r3, [r4, #16]
 80047c8:	2965      	cmp	r1, #101	; 0x65
 80047ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80047ce:	f106 35ff 	add.w	r5, r6, #4294967295
 80047d2:	6123      	str	r3, [r4, #16]
 80047d4:	d00c      	beq.n	80047f0 <_scanf_float+0x34c>
 80047d6:	2945      	cmp	r1, #69	; 0x45
 80047d8:	d00a      	beq.n	80047f0 <_scanf_float+0x34c>
 80047da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047de:	463a      	mov	r2, r7
 80047e0:	4640      	mov	r0, r8
 80047e2:	4798      	blx	r3
 80047e4:	6923      	ldr	r3, [r4, #16]
 80047e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80047ea:	3b01      	subs	r3, #1
 80047ec:	1eb5      	subs	r5, r6, #2
 80047ee:	6123      	str	r3, [r4, #16]
 80047f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047f4:	463a      	mov	r2, r7
 80047f6:	4640      	mov	r0, r8
 80047f8:	4798      	blx	r3
 80047fa:	462e      	mov	r6, r5
 80047fc:	6825      	ldr	r5, [r4, #0]
 80047fe:	f015 0510 	ands.w	r5, r5, #16
 8004802:	d158      	bne.n	80048b6 <_scanf_float+0x412>
 8004804:	7035      	strb	r5, [r6, #0]
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800480c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004810:	d11c      	bne.n	800484c <_scanf_float+0x3a8>
 8004812:	9b01      	ldr	r3, [sp, #4]
 8004814:	454b      	cmp	r3, r9
 8004816:	eba3 0209 	sub.w	r2, r3, r9
 800481a:	d124      	bne.n	8004866 <_scanf_float+0x3c2>
 800481c:	2200      	movs	r2, #0
 800481e:	4659      	mov	r1, fp
 8004820:	4640      	mov	r0, r8
 8004822:	f002 fc31 	bl	8007088 <_strtod_r>
 8004826:	9b03      	ldr	r3, [sp, #12]
 8004828:	6821      	ldr	r1, [r4, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f011 0f02 	tst.w	r1, #2
 8004830:	ec57 6b10 	vmov	r6, r7, d0
 8004834:	f103 0204 	add.w	r2, r3, #4
 8004838:	d020      	beq.n	800487c <_scanf_float+0x3d8>
 800483a:	9903      	ldr	r1, [sp, #12]
 800483c:	600a      	str	r2, [r1, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	e9c3 6700 	strd	r6, r7, [r3]
 8004844:	68e3      	ldr	r3, [r4, #12]
 8004846:	3301      	adds	r3, #1
 8004848:	60e3      	str	r3, [r4, #12]
 800484a:	e66c      	b.n	8004526 <_scanf_float+0x82>
 800484c:	9b04      	ldr	r3, [sp, #16]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0e4      	beq.n	800481c <_scanf_float+0x378>
 8004852:	9905      	ldr	r1, [sp, #20]
 8004854:	230a      	movs	r3, #10
 8004856:	462a      	mov	r2, r5
 8004858:	3101      	adds	r1, #1
 800485a:	4640      	mov	r0, r8
 800485c:	f002 fc9c 	bl	8007198 <_strtol_r>
 8004860:	9b04      	ldr	r3, [sp, #16]
 8004862:	9e05      	ldr	r6, [sp, #20]
 8004864:	1ac2      	subs	r2, r0, r3
 8004866:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800486a:	429e      	cmp	r6, r3
 800486c:	bf28      	it	cs
 800486e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004872:	4912      	ldr	r1, [pc, #72]	; (80048bc <_scanf_float+0x418>)
 8004874:	4630      	mov	r0, r6
 8004876:	f000 f8e7 	bl	8004a48 <siprintf>
 800487a:	e7cf      	b.n	800481c <_scanf_float+0x378>
 800487c:	f011 0f04 	tst.w	r1, #4
 8004880:	9903      	ldr	r1, [sp, #12]
 8004882:	600a      	str	r2, [r1, #0]
 8004884:	d1db      	bne.n	800483e <_scanf_float+0x39a>
 8004886:	f8d3 8000 	ldr.w	r8, [r3]
 800488a:	ee10 2a10 	vmov	r2, s0
 800488e:	ee10 0a10 	vmov	r0, s0
 8004892:	463b      	mov	r3, r7
 8004894:	4639      	mov	r1, r7
 8004896:	f7fc f951 	bl	8000b3c <__aeabi_dcmpun>
 800489a:	b128      	cbz	r0, 80048a8 <_scanf_float+0x404>
 800489c:	4808      	ldr	r0, [pc, #32]	; (80048c0 <_scanf_float+0x41c>)
 800489e:	f000 f9b7 	bl	8004c10 <nanf>
 80048a2:	ed88 0a00 	vstr	s0, [r8]
 80048a6:	e7cd      	b.n	8004844 <_scanf_float+0x3a0>
 80048a8:	4630      	mov	r0, r6
 80048aa:	4639      	mov	r1, r7
 80048ac:	f7fc f9a4 	bl	8000bf8 <__aeabi_d2f>
 80048b0:	f8c8 0000 	str.w	r0, [r8]
 80048b4:	e7c6      	b.n	8004844 <_scanf_float+0x3a0>
 80048b6:	2500      	movs	r5, #0
 80048b8:	e635      	b.n	8004526 <_scanf_float+0x82>
 80048ba:	bf00      	nop
 80048bc:	080086a0 	.word	0x080086a0
 80048c0:	08008a35 	.word	0x08008a35

080048c4 <std>:
 80048c4:	2300      	movs	r3, #0
 80048c6:	b510      	push	{r4, lr}
 80048c8:	4604      	mov	r4, r0
 80048ca:	e9c0 3300 	strd	r3, r3, [r0]
 80048ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048d2:	6083      	str	r3, [r0, #8]
 80048d4:	8181      	strh	r1, [r0, #12]
 80048d6:	6643      	str	r3, [r0, #100]	; 0x64
 80048d8:	81c2      	strh	r2, [r0, #14]
 80048da:	6183      	str	r3, [r0, #24]
 80048dc:	4619      	mov	r1, r3
 80048de:	2208      	movs	r2, #8
 80048e0:	305c      	adds	r0, #92	; 0x5c
 80048e2:	f000 f914 	bl	8004b0e <memset>
 80048e6:	4b0d      	ldr	r3, [pc, #52]	; (800491c <std+0x58>)
 80048e8:	6263      	str	r3, [r4, #36]	; 0x24
 80048ea:	4b0d      	ldr	r3, [pc, #52]	; (8004920 <std+0x5c>)
 80048ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80048ee:	4b0d      	ldr	r3, [pc, #52]	; (8004924 <std+0x60>)
 80048f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80048f2:	4b0d      	ldr	r3, [pc, #52]	; (8004928 <std+0x64>)
 80048f4:	6323      	str	r3, [r4, #48]	; 0x30
 80048f6:	4b0d      	ldr	r3, [pc, #52]	; (800492c <std+0x68>)
 80048f8:	6224      	str	r4, [r4, #32]
 80048fa:	429c      	cmp	r4, r3
 80048fc:	d006      	beq.n	800490c <std+0x48>
 80048fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004902:	4294      	cmp	r4, r2
 8004904:	d002      	beq.n	800490c <std+0x48>
 8004906:	33d0      	adds	r3, #208	; 0xd0
 8004908:	429c      	cmp	r4, r3
 800490a:	d105      	bne.n	8004918 <std+0x54>
 800490c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004914:	f000 b978 	b.w	8004c08 <__retarget_lock_init_recursive>
 8004918:	bd10      	pop	{r4, pc}
 800491a:	bf00      	nop
 800491c:	08004a89 	.word	0x08004a89
 8004920:	08004aab 	.word	0x08004aab
 8004924:	08004ae3 	.word	0x08004ae3
 8004928:	08004b07 	.word	0x08004b07
 800492c:	20000498 	.word	0x20000498

08004930 <stdio_exit_handler>:
 8004930:	4a02      	ldr	r2, [pc, #8]	; (800493c <stdio_exit_handler+0xc>)
 8004932:	4903      	ldr	r1, [pc, #12]	; (8004940 <stdio_exit_handler+0x10>)
 8004934:	4803      	ldr	r0, [pc, #12]	; (8004944 <stdio_exit_handler+0x14>)
 8004936:	f000 b869 	b.w	8004a0c <_fwalk_sglue>
 800493a:	bf00      	nop
 800493c:	20000010 	.word	0x20000010
 8004940:	08007559 	.word	0x08007559
 8004944:	2000001c 	.word	0x2000001c

08004948 <cleanup_stdio>:
 8004948:	6841      	ldr	r1, [r0, #4]
 800494a:	4b0c      	ldr	r3, [pc, #48]	; (800497c <cleanup_stdio+0x34>)
 800494c:	4299      	cmp	r1, r3
 800494e:	b510      	push	{r4, lr}
 8004950:	4604      	mov	r4, r0
 8004952:	d001      	beq.n	8004958 <cleanup_stdio+0x10>
 8004954:	f002 fe00 	bl	8007558 <_fflush_r>
 8004958:	68a1      	ldr	r1, [r4, #8]
 800495a:	4b09      	ldr	r3, [pc, #36]	; (8004980 <cleanup_stdio+0x38>)
 800495c:	4299      	cmp	r1, r3
 800495e:	d002      	beq.n	8004966 <cleanup_stdio+0x1e>
 8004960:	4620      	mov	r0, r4
 8004962:	f002 fdf9 	bl	8007558 <_fflush_r>
 8004966:	68e1      	ldr	r1, [r4, #12]
 8004968:	4b06      	ldr	r3, [pc, #24]	; (8004984 <cleanup_stdio+0x3c>)
 800496a:	4299      	cmp	r1, r3
 800496c:	d004      	beq.n	8004978 <cleanup_stdio+0x30>
 800496e:	4620      	mov	r0, r4
 8004970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004974:	f002 bdf0 	b.w	8007558 <_fflush_r>
 8004978:	bd10      	pop	{r4, pc}
 800497a:	bf00      	nop
 800497c:	20000498 	.word	0x20000498
 8004980:	20000500 	.word	0x20000500
 8004984:	20000568 	.word	0x20000568

08004988 <global_stdio_init.part.0>:
 8004988:	b510      	push	{r4, lr}
 800498a:	4b0b      	ldr	r3, [pc, #44]	; (80049b8 <global_stdio_init.part.0+0x30>)
 800498c:	4c0b      	ldr	r4, [pc, #44]	; (80049bc <global_stdio_init.part.0+0x34>)
 800498e:	4a0c      	ldr	r2, [pc, #48]	; (80049c0 <global_stdio_init.part.0+0x38>)
 8004990:	601a      	str	r2, [r3, #0]
 8004992:	4620      	mov	r0, r4
 8004994:	2200      	movs	r2, #0
 8004996:	2104      	movs	r1, #4
 8004998:	f7ff ff94 	bl	80048c4 <std>
 800499c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80049a0:	2201      	movs	r2, #1
 80049a2:	2109      	movs	r1, #9
 80049a4:	f7ff ff8e 	bl	80048c4 <std>
 80049a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80049ac:	2202      	movs	r2, #2
 80049ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049b2:	2112      	movs	r1, #18
 80049b4:	f7ff bf86 	b.w	80048c4 <std>
 80049b8:	200005d0 	.word	0x200005d0
 80049bc:	20000498 	.word	0x20000498
 80049c0:	08004931 	.word	0x08004931

080049c4 <__sfp_lock_acquire>:
 80049c4:	4801      	ldr	r0, [pc, #4]	; (80049cc <__sfp_lock_acquire+0x8>)
 80049c6:	f000 b920 	b.w	8004c0a <__retarget_lock_acquire_recursive>
 80049ca:	bf00      	nop
 80049cc:	200005d9 	.word	0x200005d9

080049d0 <__sfp_lock_release>:
 80049d0:	4801      	ldr	r0, [pc, #4]	; (80049d8 <__sfp_lock_release+0x8>)
 80049d2:	f000 b91b 	b.w	8004c0c <__retarget_lock_release_recursive>
 80049d6:	bf00      	nop
 80049d8:	200005d9 	.word	0x200005d9

080049dc <__sinit>:
 80049dc:	b510      	push	{r4, lr}
 80049de:	4604      	mov	r4, r0
 80049e0:	f7ff fff0 	bl	80049c4 <__sfp_lock_acquire>
 80049e4:	6a23      	ldr	r3, [r4, #32]
 80049e6:	b11b      	cbz	r3, 80049f0 <__sinit+0x14>
 80049e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049ec:	f7ff bff0 	b.w	80049d0 <__sfp_lock_release>
 80049f0:	4b04      	ldr	r3, [pc, #16]	; (8004a04 <__sinit+0x28>)
 80049f2:	6223      	str	r3, [r4, #32]
 80049f4:	4b04      	ldr	r3, [pc, #16]	; (8004a08 <__sinit+0x2c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d1f5      	bne.n	80049e8 <__sinit+0xc>
 80049fc:	f7ff ffc4 	bl	8004988 <global_stdio_init.part.0>
 8004a00:	e7f2      	b.n	80049e8 <__sinit+0xc>
 8004a02:	bf00      	nop
 8004a04:	08004949 	.word	0x08004949
 8004a08:	200005d0 	.word	0x200005d0

08004a0c <_fwalk_sglue>:
 8004a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a10:	4607      	mov	r7, r0
 8004a12:	4688      	mov	r8, r1
 8004a14:	4614      	mov	r4, r2
 8004a16:	2600      	movs	r6, #0
 8004a18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a1c:	f1b9 0901 	subs.w	r9, r9, #1
 8004a20:	d505      	bpl.n	8004a2e <_fwalk_sglue+0x22>
 8004a22:	6824      	ldr	r4, [r4, #0]
 8004a24:	2c00      	cmp	r4, #0
 8004a26:	d1f7      	bne.n	8004a18 <_fwalk_sglue+0xc>
 8004a28:	4630      	mov	r0, r6
 8004a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a2e:	89ab      	ldrh	r3, [r5, #12]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d907      	bls.n	8004a44 <_fwalk_sglue+0x38>
 8004a34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	d003      	beq.n	8004a44 <_fwalk_sglue+0x38>
 8004a3c:	4629      	mov	r1, r5
 8004a3e:	4638      	mov	r0, r7
 8004a40:	47c0      	blx	r8
 8004a42:	4306      	orrs	r6, r0
 8004a44:	3568      	adds	r5, #104	; 0x68
 8004a46:	e7e9      	b.n	8004a1c <_fwalk_sglue+0x10>

08004a48 <siprintf>:
 8004a48:	b40e      	push	{r1, r2, r3}
 8004a4a:	b500      	push	{lr}
 8004a4c:	b09c      	sub	sp, #112	; 0x70
 8004a4e:	ab1d      	add	r3, sp, #116	; 0x74
 8004a50:	9002      	str	r0, [sp, #8]
 8004a52:	9006      	str	r0, [sp, #24]
 8004a54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a58:	4809      	ldr	r0, [pc, #36]	; (8004a80 <siprintf+0x38>)
 8004a5a:	9107      	str	r1, [sp, #28]
 8004a5c:	9104      	str	r1, [sp, #16]
 8004a5e:	4909      	ldr	r1, [pc, #36]	; (8004a84 <siprintf+0x3c>)
 8004a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a64:	9105      	str	r1, [sp, #20]
 8004a66:	6800      	ldr	r0, [r0, #0]
 8004a68:	9301      	str	r3, [sp, #4]
 8004a6a:	a902      	add	r1, sp, #8
 8004a6c:	f002 fbf0 	bl	8007250 <_svfiprintf_r>
 8004a70:	9b02      	ldr	r3, [sp, #8]
 8004a72:	2200      	movs	r2, #0
 8004a74:	701a      	strb	r2, [r3, #0]
 8004a76:	b01c      	add	sp, #112	; 0x70
 8004a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a7c:	b003      	add	sp, #12
 8004a7e:	4770      	bx	lr
 8004a80:	20000068 	.word	0x20000068
 8004a84:	ffff0208 	.word	0xffff0208

08004a88 <__sread>:
 8004a88:	b510      	push	{r4, lr}
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a90:	f000 f86c 	bl	8004b6c <_read_r>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	bfab      	itete	ge
 8004a98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a9a:	89a3      	ldrhlt	r3, [r4, #12]
 8004a9c:	181b      	addge	r3, r3, r0
 8004a9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004aa2:	bfac      	ite	ge
 8004aa4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004aa6:	81a3      	strhlt	r3, [r4, #12]
 8004aa8:	bd10      	pop	{r4, pc}

08004aaa <__swrite>:
 8004aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aae:	461f      	mov	r7, r3
 8004ab0:	898b      	ldrh	r3, [r1, #12]
 8004ab2:	05db      	lsls	r3, r3, #23
 8004ab4:	4605      	mov	r5, r0
 8004ab6:	460c      	mov	r4, r1
 8004ab8:	4616      	mov	r6, r2
 8004aba:	d505      	bpl.n	8004ac8 <__swrite+0x1e>
 8004abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f000 f840 	bl	8004b48 <_lseek_r>
 8004ac8:	89a3      	ldrh	r3, [r4, #12]
 8004aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ace:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ad2:	81a3      	strh	r3, [r4, #12]
 8004ad4:	4632      	mov	r2, r6
 8004ad6:	463b      	mov	r3, r7
 8004ad8:	4628      	mov	r0, r5
 8004ada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ade:	f000 b857 	b.w	8004b90 <_write_r>

08004ae2 <__sseek>:
 8004ae2:	b510      	push	{r4, lr}
 8004ae4:	460c      	mov	r4, r1
 8004ae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aea:	f000 f82d 	bl	8004b48 <_lseek_r>
 8004aee:	1c43      	adds	r3, r0, #1
 8004af0:	89a3      	ldrh	r3, [r4, #12]
 8004af2:	bf15      	itete	ne
 8004af4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004af6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004afa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004afe:	81a3      	strheq	r3, [r4, #12]
 8004b00:	bf18      	it	ne
 8004b02:	81a3      	strhne	r3, [r4, #12]
 8004b04:	bd10      	pop	{r4, pc}

08004b06 <__sclose>:
 8004b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b0a:	f000 b80d 	b.w	8004b28 <_close_r>

08004b0e <memset>:
 8004b0e:	4402      	add	r2, r0
 8004b10:	4603      	mov	r3, r0
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d100      	bne.n	8004b18 <memset+0xa>
 8004b16:	4770      	bx	lr
 8004b18:	f803 1b01 	strb.w	r1, [r3], #1
 8004b1c:	e7f9      	b.n	8004b12 <memset+0x4>
	...

08004b20 <_localeconv_r>:
 8004b20:	4800      	ldr	r0, [pc, #0]	; (8004b24 <_localeconv_r+0x4>)
 8004b22:	4770      	bx	lr
 8004b24:	2000015c 	.word	0x2000015c

08004b28 <_close_r>:
 8004b28:	b538      	push	{r3, r4, r5, lr}
 8004b2a:	4d06      	ldr	r5, [pc, #24]	; (8004b44 <_close_r+0x1c>)
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	4604      	mov	r4, r0
 8004b30:	4608      	mov	r0, r1
 8004b32:	602b      	str	r3, [r5, #0]
 8004b34:	f7fc fd68 	bl	8001608 <_close>
 8004b38:	1c43      	adds	r3, r0, #1
 8004b3a:	d102      	bne.n	8004b42 <_close_r+0x1a>
 8004b3c:	682b      	ldr	r3, [r5, #0]
 8004b3e:	b103      	cbz	r3, 8004b42 <_close_r+0x1a>
 8004b40:	6023      	str	r3, [r4, #0]
 8004b42:	bd38      	pop	{r3, r4, r5, pc}
 8004b44:	200005d4 	.word	0x200005d4

08004b48 <_lseek_r>:
 8004b48:	b538      	push	{r3, r4, r5, lr}
 8004b4a:	4d07      	ldr	r5, [pc, #28]	; (8004b68 <_lseek_r+0x20>)
 8004b4c:	4604      	mov	r4, r0
 8004b4e:	4608      	mov	r0, r1
 8004b50:	4611      	mov	r1, r2
 8004b52:	2200      	movs	r2, #0
 8004b54:	602a      	str	r2, [r5, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	f7fc fd60 	bl	800161c <_lseek>
 8004b5c:	1c43      	adds	r3, r0, #1
 8004b5e:	d102      	bne.n	8004b66 <_lseek_r+0x1e>
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	b103      	cbz	r3, 8004b66 <_lseek_r+0x1e>
 8004b64:	6023      	str	r3, [r4, #0]
 8004b66:	bd38      	pop	{r3, r4, r5, pc}
 8004b68:	200005d4 	.word	0x200005d4

08004b6c <_read_r>:
 8004b6c:	b538      	push	{r3, r4, r5, lr}
 8004b6e:	4d07      	ldr	r5, [pc, #28]	; (8004b8c <_read_r+0x20>)
 8004b70:	4604      	mov	r4, r0
 8004b72:	4608      	mov	r0, r1
 8004b74:	4611      	mov	r1, r2
 8004b76:	2200      	movs	r2, #0
 8004b78:	602a      	str	r2, [r5, #0]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f7fc fd28 	bl	80015d0 <_read>
 8004b80:	1c43      	adds	r3, r0, #1
 8004b82:	d102      	bne.n	8004b8a <_read_r+0x1e>
 8004b84:	682b      	ldr	r3, [r5, #0]
 8004b86:	b103      	cbz	r3, 8004b8a <_read_r+0x1e>
 8004b88:	6023      	str	r3, [r4, #0]
 8004b8a:	bd38      	pop	{r3, r4, r5, pc}
 8004b8c:	200005d4 	.word	0x200005d4

08004b90 <_write_r>:
 8004b90:	b538      	push	{r3, r4, r5, lr}
 8004b92:	4d07      	ldr	r5, [pc, #28]	; (8004bb0 <_write_r+0x20>)
 8004b94:	4604      	mov	r4, r0
 8004b96:	4608      	mov	r0, r1
 8004b98:	4611      	mov	r1, r2
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	602a      	str	r2, [r5, #0]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f7fc fd24 	bl	80015ec <_write>
 8004ba4:	1c43      	adds	r3, r0, #1
 8004ba6:	d102      	bne.n	8004bae <_write_r+0x1e>
 8004ba8:	682b      	ldr	r3, [r5, #0]
 8004baa:	b103      	cbz	r3, 8004bae <_write_r+0x1e>
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
 8004bb0:	200005d4 	.word	0x200005d4

08004bb4 <__errno>:
 8004bb4:	4b01      	ldr	r3, [pc, #4]	; (8004bbc <__errno+0x8>)
 8004bb6:	6818      	ldr	r0, [r3, #0]
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	20000068 	.word	0x20000068

08004bc0 <__libc_init_array>:
 8004bc0:	b570      	push	{r4, r5, r6, lr}
 8004bc2:	4d0d      	ldr	r5, [pc, #52]	; (8004bf8 <__libc_init_array+0x38>)
 8004bc4:	4c0d      	ldr	r4, [pc, #52]	; (8004bfc <__libc_init_array+0x3c>)
 8004bc6:	1b64      	subs	r4, r4, r5
 8004bc8:	10a4      	asrs	r4, r4, #2
 8004bca:	2600      	movs	r6, #0
 8004bcc:	42a6      	cmp	r6, r4
 8004bce:	d109      	bne.n	8004be4 <__libc_init_array+0x24>
 8004bd0:	4d0b      	ldr	r5, [pc, #44]	; (8004c00 <__libc_init_array+0x40>)
 8004bd2:	4c0c      	ldr	r4, [pc, #48]	; (8004c04 <__libc_init_array+0x44>)
 8004bd4:	f003 fbd8 	bl	8008388 <_init>
 8004bd8:	1b64      	subs	r4, r4, r5
 8004bda:	10a4      	asrs	r4, r4, #2
 8004bdc:	2600      	movs	r6, #0
 8004bde:	42a6      	cmp	r6, r4
 8004be0:	d105      	bne.n	8004bee <__libc_init_array+0x2e>
 8004be2:	bd70      	pop	{r4, r5, r6, pc}
 8004be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004be8:	4798      	blx	r3
 8004bea:	3601      	adds	r6, #1
 8004bec:	e7ee      	b.n	8004bcc <__libc_init_array+0xc>
 8004bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf2:	4798      	blx	r3
 8004bf4:	3601      	adds	r6, #1
 8004bf6:	e7f2      	b.n	8004bde <__libc_init_array+0x1e>
 8004bf8:	08008aa0 	.word	0x08008aa0
 8004bfc:	08008aa0 	.word	0x08008aa0
 8004c00:	08008aa0 	.word	0x08008aa0
 8004c04:	08008aa4 	.word	0x08008aa4

08004c08 <__retarget_lock_init_recursive>:
 8004c08:	4770      	bx	lr

08004c0a <__retarget_lock_acquire_recursive>:
 8004c0a:	4770      	bx	lr

08004c0c <__retarget_lock_release_recursive>:
 8004c0c:	4770      	bx	lr
	...

08004c10 <nanf>:
 8004c10:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004c18 <nanf+0x8>
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	7fc00000 	.word	0x7fc00000

08004c1c <quorem>:
 8004c1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c20:	6903      	ldr	r3, [r0, #16]
 8004c22:	690c      	ldr	r4, [r1, #16]
 8004c24:	42a3      	cmp	r3, r4
 8004c26:	4607      	mov	r7, r0
 8004c28:	db7e      	blt.n	8004d28 <quorem+0x10c>
 8004c2a:	3c01      	subs	r4, #1
 8004c2c:	f101 0814 	add.w	r8, r1, #20
 8004c30:	f100 0514 	add.w	r5, r0, #20
 8004c34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c38:	9301      	str	r3, [sp, #4]
 8004c3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c42:	3301      	adds	r3, #1
 8004c44:	429a      	cmp	r2, r3
 8004c46:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004c4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c4e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c52:	d331      	bcc.n	8004cb8 <quorem+0x9c>
 8004c54:	f04f 0e00 	mov.w	lr, #0
 8004c58:	4640      	mov	r0, r8
 8004c5a:	46ac      	mov	ip, r5
 8004c5c:	46f2      	mov	sl, lr
 8004c5e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c62:	b293      	uxth	r3, r2
 8004c64:	fb06 e303 	mla	r3, r6, r3, lr
 8004c68:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c6c:	0c1a      	lsrs	r2, r3, #16
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	ebaa 0303 	sub.w	r3, sl, r3
 8004c74:	f8dc a000 	ldr.w	sl, [ip]
 8004c78:	fa13 f38a 	uxtah	r3, r3, sl
 8004c7c:	fb06 220e 	mla	r2, r6, lr, r2
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	9b00      	ldr	r3, [sp, #0]
 8004c84:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c88:	b292      	uxth	r2, r2
 8004c8a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c8e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c92:	f8bd 3000 	ldrh.w	r3, [sp]
 8004c96:	4581      	cmp	r9, r0
 8004c98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c9c:	f84c 3b04 	str.w	r3, [ip], #4
 8004ca0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004ca4:	d2db      	bcs.n	8004c5e <quorem+0x42>
 8004ca6:	f855 300b 	ldr.w	r3, [r5, fp]
 8004caa:	b92b      	cbnz	r3, 8004cb8 <quorem+0x9c>
 8004cac:	9b01      	ldr	r3, [sp, #4]
 8004cae:	3b04      	subs	r3, #4
 8004cb0:	429d      	cmp	r5, r3
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	d32c      	bcc.n	8004d10 <quorem+0xf4>
 8004cb6:	613c      	str	r4, [r7, #16]
 8004cb8:	4638      	mov	r0, r7
 8004cba:	f001 f9f1 	bl	80060a0 <__mcmp>
 8004cbe:	2800      	cmp	r0, #0
 8004cc0:	db22      	blt.n	8004d08 <quorem+0xec>
 8004cc2:	3601      	adds	r6, #1
 8004cc4:	4629      	mov	r1, r5
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ccc:	f8d1 c000 	ldr.w	ip, [r1]
 8004cd0:	b293      	uxth	r3, r2
 8004cd2:	1ac3      	subs	r3, r0, r3
 8004cd4:	0c12      	lsrs	r2, r2, #16
 8004cd6:	fa13 f38c 	uxtah	r3, r3, ip
 8004cda:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004cde:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ce8:	45c1      	cmp	r9, r8
 8004cea:	f841 3b04 	str.w	r3, [r1], #4
 8004cee:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004cf2:	d2e9      	bcs.n	8004cc8 <quorem+0xac>
 8004cf4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004cf8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004cfc:	b922      	cbnz	r2, 8004d08 <quorem+0xec>
 8004cfe:	3b04      	subs	r3, #4
 8004d00:	429d      	cmp	r5, r3
 8004d02:	461a      	mov	r2, r3
 8004d04:	d30a      	bcc.n	8004d1c <quorem+0x100>
 8004d06:	613c      	str	r4, [r7, #16]
 8004d08:	4630      	mov	r0, r6
 8004d0a:	b003      	add	sp, #12
 8004d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	3b04      	subs	r3, #4
 8004d14:	2a00      	cmp	r2, #0
 8004d16:	d1ce      	bne.n	8004cb6 <quorem+0x9a>
 8004d18:	3c01      	subs	r4, #1
 8004d1a:	e7c9      	b.n	8004cb0 <quorem+0x94>
 8004d1c:	6812      	ldr	r2, [r2, #0]
 8004d1e:	3b04      	subs	r3, #4
 8004d20:	2a00      	cmp	r2, #0
 8004d22:	d1f0      	bne.n	8004d06 <quorem+0xea>
 8004d24:	3c01      	subs	r4, #1
 8004d26:	e7eb      	b.n	8004d00 <quorem+0xe4>
 8004d28:	2000      	movs	r0, #0
 8004d2a:	e7ee      	b.n	8004d0a <quorem+0xee>
 8004d2c:	0000      	movs	r0, r0
	...

08004d30 <_dtoa_r>:
 8004d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d34:	ed2d 8b04 	vpush	{d8-d9}
 8004d38:	69c5      	ldr	r5, [r0, #28]
 8004d3a:	b093      	sub	sp, #76	; 0x4c
 8004d3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004d40:	ec57 6b10 	vmov	r6, r7, d0
 8004d44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004d48:	9107      	str	r1, [sp, #28]
 8004d4a:	4604      	mov	r4, r0
 8004d4c:	920a      	str	r2, [sp, #40]	; 0x28
 8004d4e:	930d      	str	r3, [sp, #52]	; 0x34
 8004d50:	b975      	cbnz	r5, 8004d70 <_dtoa_r+0x40>
 8004d52:	2010      	movs	r0, #16
 8004d54:	f000 fe2a 	bl	80059ac <malloc>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	61e0      	str	r0, [r4, #28]
 8004d5c:	b920      	cbnz	r0, 8004d68 <_dtoa_r+0x38>
 8004d5e:	4bae      	ldr	r3, [pc, #696]	; (8005018 <_dtoa_r+0x2e8>)
 8004d60:	21ef      	movs	r1, #239	; 0xef
 8004d62:	48ae      	ldr	r0, [pc, #696]	; (800501c <_dtoa_r+0x2ec>)
 8004d64:	f002 fc74 	bl	8007650 <__assert_func>
 8004d68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004d6c:	6005      	str	r5, [r0, #0]
 8004d6e:	60c5      	str	r5, [r0, #12]
 8004d70:	69e3      	ldr	r3, [r4, #28]
 8004d72:	6819      	ldr	r1, [r3, #0]
 8004d74:	b151      	cbz	r1, 8004d8c <_dtoa_r+0x5c>
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	604a      	str	r2, [r1, #4]
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	4093      	lsls	r3, r2
 8004d7e:	608b      	str	r3, [r1, #8]
 8004d80:	4620      	mov	r0, r4
 8004d82:	f000 ff07 	bl	8005b94 <_Bfree>
 8004d86:	69e3      	ldr	r3, [r4, #28]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]
 8004d8c:	1e3b      	subs	r3, r7, #0
 8004d8e:	bfbb      	ittet	lt
 8004d90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004d94:	9303      	strlt	r3, [sp, #12]
 8004d96:	2300      	movge	r3, #0
 8004d98:	2201      	movlt	r2, #1
 8004d9a:	bfac      	ite	ge
 8004d9c:	f8c8 3000 	strge.w	r3, [r8]
 8004da0:	f8c8 2000 	strlt.w	r2, [r8]
 8004da4:	4b9e      	ldr	r3, [pc, #632]	; (8005020 <_dtoa_r+0x2f0>)
 8004da6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004daa:	ea33 0308 	bics.w	r3, r3, r8
 8004dae:	d11b      	bne.n	8004de8 <_dtoa_r+0xb8>
 8004db0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004db2:	f242 730f 	movw	r3, #9999	; 0x270f
 8004db6:	6013      	str	r3, [r2, #0]
 8004db8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004dbc:	4333      	orrs	r3, r6
 8004dbe:	f000 8593 	beq.w	80058e8 <_dtoa_r+0xbb8>
 8004dc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dc4:	b963      	cbnz	r3, 8004de0 <_dtoa_r+0xb0>
 8004dc6:	4b97      	ldr	r3, [pc, #604]	; (8005024 <_dtoa_r+0x2f4>)
 8004dc8:	e027      	b.n	8004e1a <_dtoa_r+0xea>
 8004dca:	4b97      	ldr	r3, [pc, #604]	; (8005028 <_dtoa_r+0x2f8>)
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	3308      	adds	r3, #8
 8004dd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	9800      	ldr	r0, [sp, #0]
 8004dd6:	b013      	add	sp, #76	; 0x4c
 8004dd8:	ecbd 8b04 	vpop	{d8-d9}
 8004ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004de0:	4b90      	ldr	r3, [pc, #576]	; (8005024 <_dtoa_r+0x2f4>)
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	3303      	adds	r3, #3
 8004de6:	e7f3      	b.n	8004dd0 <_dtoa_r+0xa0>
 8004de8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004dec:	2200      	movs	r2, #0
 8004dee:	ec51 0b17 	vmov	r0, r1, d7
 8004df2:	eeb0 8a47 	vmov.f32	s16, s14
 8004df6:	eef0 8a67 	vmov.f32	s17, s15
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f7fb fe6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e00:	4681      	mov	r9, r0
 8004e02:	b160      	cbz	r0, 8004e1e <_dtoa_r+0xee>
 8004e04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e06:	2301      	movs	r3, #1
 8004e08:	6013      	str	r3, [r2, #0]
 8004e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 8568 	beq.w	80058e2 <_dtoa_r+0xbb2>
 8004e12:	4b86      	ldr	r3, [pc, #536]	; (800502c <_dtoa_r+0x2fc>)
 8004e14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	9300      	str	r3, [sp, #0]
 8004e1c:	e7da      	b.n	8004dd4 <_dtoa_r+0xa4>
 8004e1e:	aa10      	add	r2, sp, #64	; 0x40
 8004e20:	a911      	add	r1, sp, #68	; 0x44
 8004e22:	4620      	mov	r0, r4
 8004e24:	eeb0 0a48 	vmov.f32	s0, s16
 8004e28:	eef0 0a68 	vmov.f32	s1, s17
 8004e2c:	f001 fa4e 	bl	80062cc <__d2b>
 8004e30:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004e34:	4682      	mov	sl, r0
 8004e36:	2d00      	cmp	r5, #0
 8004e38:	d07f      	beq.n	8004f3a <_dtoa_r+0x20a>
 8004e3a:	ee18 3a90 	vmov	r3, s17
 8004e3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e42:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004e46:	ec51 0b18 	vmov	r0, r1, d8
 8004e4a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004e4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004e52:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004e56:	4619      	mov	r1, r3
 8004e58:	2200      	movs	r2, #0
 8004e5a:	4b75      	ldr	r3, [pc, #468]	; (8005030 <_dtoa_r+0x300>)
 8004e5c:	f7fb fa1c 	bl	8000298 <__aeabi_dsub>
 8004e60:	a367      	add	r3, pc, #412	; (adr r3, 8005000 <_dtoa_r+0x2d0>)
 8004e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e66:	f7fb fbcf 	bl	8000608 <__aeabi_dmul>
 8004e6a:	a367      	add	r3, pc, #412	; (adr r3, 8005008 <_dtoa_r+0x2d8>)
 8004e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e70:	f7fb fa14 	bl	800029c <__adddf3>
 8004e74:	4606      	mov	r6, r0
 8004e76:	4628      	mov	r0, r5
 8004e78:	460f      	mov	r7, r1
 8004e7a:	f7fb fb5b 	bl	8000534 <__aeabi_i2d>
 8004e7e:	a364      	add	r3, pc, #400	; (adr r3, 8005010 <_dtoa_r+0x2e0>)
 8004e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e84:	f7fb fbc0 	bl	8000608 <__aeabi_dmul>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4630      	mov	r0, r6
 8004e8e:	4639      	mov	r1, r7
 8004e90:	f7fb fa04 	bl	800029c <__adddf3>
 8004e94:	4606      	mov	r6, r0
 8004e96:	460f      	mov	r7, r1
 8004e98:	f7fb fe66 	bl	8000b68 <__aeabi_d2iz>
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4683      	mov	fp, r0
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	4630      	mov	r0, r6
 8004ea4:	4639      	mov	r1, r7
 8004ea6:	f7fb fe21 	bl	8000aec <__aeabi_dcmplt>
 8004eaa:	b148      	cbz	r0, 8004ec0 <_dtoa_r+0x190>
 8004eac:	4658      	mov	r0, fp
 8004eae:	f7fb fb41 	bl	8000534 <__aeabi_i2d>
 8004eb2:	4632      	mov	r2, r6
 8004eb4:	463b      	mov	r3, r7
 8004eb6:	f7fb fe0f 	bl	8000ad8 <__aeabi_dcmpeq>
 8004eba:	b908      	cbnz	r0, 8004ec0 <_dtoa_r+0x190>
 8004ebc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ec0:	f1bb 0f16 	cmp.w	fp, #22
 8004ec4:	d857      	bhi.n	8004f76 <_dtoa_r+0x246>
 8004ec6:	4b5b      	ldr	r3, [pc, #364]	; (8005034 <_dtoa_r+0x304>)
 8004ec8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	ec51 0b18 	vmov	r0, r1, d8
 8004ed4:	f7fb fe0a 	bl	8000aec <__aeabi_dcmplt>
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	d04e      	beq.n	8004f7a <_dtoa_r+0x24a>
 8004edc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	930c      	str	r3, [sp, #48]	; 0x30
 8004ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ee6:	1b5b      	subs	r3, r3, r5
 8004ee8:	1e5a      	subs	r2, r3, #1
 8004eea:	bf45      	ittet	mi
 8004eec:	f1c3 0301 	rsbmi	r3, r3, #1
 8004ef0:	9305      	strmi	r3, [sp, #20]
 8004ef2:	2300      	movpl	r3, #0
 8004ef4:	2300      	movmi	r3, #0
 8004ef6:	9206      	str	r2, [sp, #24]
 8004ef8:	bf54      	ite	pl
 8004efa:	9305      	strpl	r3, [sp, #20]
 8004efc:	9306      	strmi	r3, [sp, #24]
 8004efe:	f1bb 0f00 	cmp.w	fp, #0
 8004f02:	db3c      	blt.n	8004f7e <_dtoa_r+0x24e>
 8004f04:	9b06      	ldr	r3, [sp, #24]
 8004f06:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004f0a:	445b      	add	r3, fp
 8004f0c:	9306      	str	r3, [sp, #24]
 8004f0e:	2300      	movs	r3, #0
 8004f10:	9308      	str	r3, [sp, #32]
 8004f12:	9b07      	ldr	r3, [sp, #28]
 8004f14:	2b09      	cmp	r3, #9
 8004f16:	d868      	bhi.n	8004fea <_dtoa_r+0x2ba>
 8004f18:	2b05      	cmp	r3, #5
 8004f1a:	bfc4      	itt	gt
 8004f1c:	3b04      	subgt	r3, #4
 8004f1e:	9307      	strgt	r3, [sp, #28]
 8004f20:	9b07      	ldr	r3, [sp, #28]
 8004f22:	f1a3 0302 	sub.w	r3, r3, #2
 8004f26:	bfcc      	ite	gt
 8004f28:	2500      	movgt	r5, #0
 8004f2a:	2501      	movle	r5, #1
 8004f2c:	2b03      	cmp	r3, #3
 8004f2e:	f200 8085 	bhi.w	800503c <_dtoa_r+0x30c>
 8004f32:	e8df f003 	tbb	[pc, r3]
 8004f36:	3b2e      	.short	0x3b2e
 8004f38:	5839      	.short	0x5839
 8004f3a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004f3e:	441d      	add	r5, r3
 8004f40:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004f44:	2b20      	cmp	r3, #32
 8004f46:	bfc1      	itttt	gt
 8004f48:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004f4c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004f50:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004f54:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004f58:	bfd6      	itet	le
 8004f5a:	f1c3 0320 	rsble	r3, r3, #32
 8004f5e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004f62:	fa06 f003 	lslle.w	r0, r6, r3
 8004f66:	f7fb fad5 	bl	8000514 <__aeabi_ui2d>
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004f70:	3d01      	subs	r5, #1
 8004f72:	920e      	str	r2, [sp, #56]	; 0x38
 8004f74:	e76f      	b.n	8004e56 <_dtoa_r+0x126>
 8004f76:	2301      	movs	r3, #1
 8004f78:	e7b3      	b.n	8004ee2 <_dtoa_r+0x1b2>
 8004f7a:	900c      	str	r0, [sp, #48]	; 0x30
 8004f7c:	e7b2      	b.n	8004ee4 <_dtoa_r+0x1b4>
 8004f7e:	9b05      	ldr	r3, [sp, #20]
 8004f80:	eba3 030b 	sub.w	r3, r3, fp
 8004f84:	9305      	str	r3, [sp, #20]
 8004f86:	f1cb 0300 	rsb	r3, fp, #0
 8004f8a:	9308      	str	r3, [sp, #32]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f90:	e7bf      	b.n	8004f12 <_dtoa_r+0x1e2>
 8004f92:	2300      	movs	r3, #0
 8004f94:	9309      	str	r3, [sp, #36]	; 0x24
 8004f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dc52      	bgt.n	8005042 <_dtoa_r+0x312>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	9301      	str	r3, [sp, #4]
 8004fa0:	9304      	str	r3, [sp, #16]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	920a      	str	r2, [sp, #40]	; 0x28
 8004fa6:	e00b      	b.n	8004fc0 <_dtoa_r+0x290>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e7f3      	b.n	8004f94 <_dtoa_r+0x264>
 8004fac:	2300      	movs	r3, #0
 8004fae:	9309      	str	r3, [sp, #36]	; 0x24
 8004fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fb2:	445b      	add	r3, fp
 8004fb4:	9301      	str	r3, [sp, #4]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	9304      	str	r3, [sp, #16]
 8004fbc:	bfb8      	it	lt
 8004fbe:	2301      	movlt	r3, #1
 8004fc0:	69e0      	ldr	r0, [r4, #28]
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	f102 0614 	add.w	r6, r2, #20
 8004fca:	429e      	cmp	r6, r3
 8004fcc:	d93d      	bls.n	800504a <_dtoa_r+0x31a>
 8004fce:	6041      	str	r1, [r0, #4]
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	f000 fd9f 	bl	8005b14 <_Balloc>
 8004fd6:	9000      	str	r0, [sp, #0]
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	d139      	bne.n	8005050 <_dtoa_r+0x320>
 8004fdc:	4b16      	ldr	r3, [pc, #88]	; (8005038 <_dtoa_r+0x308>)
 8004fde:	4602      	mov	r2, r0
 8004fe0:	f240 11af 	movw	r1, #431	; 0x1af
 8004fe4:	e6bd      	b.n	8004d62 <_dtoa_r+0x32>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e7e1      	b.n	8004fae <_dtoa_r+0x27e>
 8004fea:	2501      	movs	r5, #1
 8004fec:	2300      	movs	r3, #0
 8004fee:	9307      	str	r3, [sp, #28]
 8004ff0:	9509      	str	r5, [sp, #36]	; 0x24
 8004ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ff6:	9301      	str	r3, [sp, #4]
 8004ff8:	9304      	str	r3, [sp, #16]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	2312      	movs	r3, #18
 8004ffe:	e7d1      	b.n	8004fa4 <_dtoa_r+0x274>
 8005000:	636f4361 	.word	0x636f4361
 8005004:	3fd287a7 	.word	0x3fd287a7
 8005008:	8b60c8b3 	.word	0x8b60c8b3
 800500c:	3fc68a28 	.word	0x3fc68a28
 8005010:	509f79fb 	.word	0x509f79fb
 8005014:	3fd34413 	.word	0x3fd34413
 8005018:	080086b2 	.word	0x080086b2
 800501c:	080086c9 	.word	0x080086c9
 8005020:	7ff00000 	.word	0x7ff00000
 8005024:	080086ae 	.word	0x080086ae
 8005028:	080086a5 	.word	0x080086a5
 800502c:	0800867d 	.word	0x0800867d
 8005030:	3ff80000 	.word	0x3ff80000
 8005034:	080087b8 	.word	0x080087b8
 8005038:	08008721 	.word	0x08008721
 800503c:	2301      	movs	r3, #1
 800503e:	9309      	str	r3, [sp, #36]	; 0x24
 8005040:	e7d7      	b.n	8004ff2 <_dtoa_r+0x2c2>
 8005042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005044:	9301      	str	r3, [sp, #4]
 8005046:	9304      	str	r3, [sp, #16]
 8005048:	e7ba      	b.n	8004fc0 <_dtoa_r+0x290>
 800504a:	3101      	adds	r1, #1
 800504c:	0052      	lsls	r2, r2, #1
 800504e:	e7ba      	b.n	8004fc6 <_dtoa_r+0x296>
 8005050:	69e3      	ldr	r3, [r4, #28]
 8005052:	9a00      	ldr	r2, [sp, #0]
 8005054:	601a      	str	r2, [r3, #0]
 8005056:	9b04      	ldr	r3, [sp, #16]
 8005058:	2b0e      	cmp	r3, #14
 800505a:	f200 80a8 	bhi.w	80051ae <_dtoa_r+0x47e>
 800505e:	2d00      	cmp	r5, #0
 8005060:	f000 80a5 	beq.w	80051ae <_dtoa_r+0x47e>
 8005064:	f1bb 0f00 	cmp.w	fp, #0
 8005068:	dd38      	ble.n	80050dc <_dtoa_r+0x3ac>
 800506a:	4bc0      	ldr	r3, [pc, #768]	; (800536c <_dtoa_r+0x63c>)
 800506c:	f00b 020f 	and.w	r2, fp, #15
 8005070:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005074:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005078:	e9d3 6700 	ldrd	r6, r7, [r3]
 800507c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005080:	d019      	beq.n	80050b6 <_dtoa_r+0x386>
 8005082:	4bbb      	ldr	r3, [pc, #748]	; (8005370 <_dtoa_r+0x640>)
 8005084:	ec51 0b18 	vmov	r0, r1, d8
 8005088:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800508c:	f7fb fbe6 	bl	800085c <__aeabi_ddiv>
 8005090:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005094:	f008 080f 	and.w	r8, r8, #15
 8005098:	2503      	movs	r5, #3
 800509a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005370 <_dtoa_r+0x640>
 800509e:	f1b8 0f00 	cmp.w	r8, #0
 80050a2:	d10a      	bne.n	80050ba <_dtoa_r+0x38a>
 80050a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050a8:	4632      	mov	r2, r6
 80050aa:	463b      	mov	r3, r7
 80050ac:	f7fb fbd6 	bl	800085c <__aeabi_ddiv>
 80050b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050b4:	e02b      	b.n	800510e <_dtoa_r+0x3de>
 80050b6:	2502      	movs	r5, #2
 80050b8:	e7ef      	b.n	800509a <_dtoa_r+0x36a>
 80050ba:	f018 0f01 	tst.w	r8, #1
 80050be:	d008      	beq.n	80050d2 <_dtoa_r+0x3a2>
 80050c0:	4630      	mov	r0, r6
 80050c2:	4639      	mov	r1, r7
 80050c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80050c8:	f7fb fa9e 	bl	8000608 <__aeabi_dmul>
 80050cc:	3501      	adds	r5, #1
 80050ce:	4606      	mov	r6, r0
 80050d0:	460f      	mov	r7, r1
 80050d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80050d6:	f109 0908 	add.w	r9, r9, #8
 80050da:	e7e0      	b.n	800509e <_dtoa_r+0x36e>
 80050dc:	f000 809f 	beq.w	800521e <_dtoa_r+0x4ee>
 80050e0:	f1cb 0600 	rsb	r6, fp, #0
 80050e4:	4ba1      	ldr	r3, [pc, #644]	; (800536c <_dtoa_r+0x63c>)
 80050e6:	4fa2      	ldr	r7, [pc, #648]	; (8005370 <_dtoa_r+0x640>)
 80050e8:	f006 020f 	and.w	r2, r6, #15
 80050ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f4:	ec51 0b18 	vmov	r0, r1, d8
 80050f8:	f7fb fa86 	bl	8000608 <__aeabi_dmul>
 80050fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005100:	1136      	asrs	r6, r6, #4
 8005102:	2300      	movs	r3, #0
 8005104:	2502      	movs	r5, #2
 8005106:	2e00      	cmp	r6, #0
 8005108:	d17e      	bne.n	8005208 <_dtoa_r+0x4d8>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1d0      	bne.n	80050b0 <_dtoa_r+0x380>
 800510e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005110:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 8084 	beq.w	8005222 <_dtoa_r+0x4f2>
 800511a:	4b96      	ldr	r3, [pc, #600]	; (8005374 <_dtoa_r+0x644>)
 800511c:	2200      	movs	r2, #0
 800511e:	4640      	mov	r0, r8
 8005120:	4649      	mov	r1, r9
 8005122:	f7fb fce3 	bl	8000aec <__aeabi_dcmplt>
 8005126:	2800      	cmp	r0, #0
 8005128:	d07b      	beq.n	8005222 <_dtoa_r+0x4f2>
 800512a:	9b04      	ldr	r3, [sp, #16]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d078      	beq.n	8005222 <_dtoa_r+0x4f2>
 8005130:	9b01      	ldr	r3, [sp, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	dd39      	ble.n	80051aa <_dtoa_r+0x47a>
 8005136:	4b90      	ldr	r3, [pc, #576]	; (8005378 <_dtoa_r+0x648>)
 8005138:	2200      	movs	r2, #0
 800513a:	4640      	mov	r0, r8
 800513c:	4649      	mov	r1, r9
 800513e:	f7fb fa63 	bl	8000608 <__aeabi_dmul>
 8005142:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005146:	9e01      	ldr	r6, [sp, #4]
 8005148:	f10b 37ff 	add.w	r7, fp, #4294967295
 800514c:	3501      	adds	r5, #1
 800514e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005152:	4628      	mov	r0, r5
 8005154:	f7fb f9ee 	bl	8000534 <__aeabi_i2d>
 8005158:	4642      	mov	r2, r8
 800515a:	464b      	mov	r3, r9
 800515c:	f7fb fa54 	bl	8000608 <__aeabi_dmul>
 8005160:	4b86      	ldr	r3, [pc, #536]	; (800537c <_dtoa_r+0x64c>)
 8005162:	2200      	movs	r2, #0
 8005164:	f7fb f89a 	bl	800029c <__adddf3>
 8005168:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800516c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005170:	9303      	str	r3, [sp, #12]
 8005172:	2e00      	cmp	r6, #0
 8005174:	d158      	bne.n	8005228 <_dtoa_r+0x4f8>
 8005176:	4b82      	ldr	r3, [pc, #520]	; (8005380 <_dtoa_r+0x650>)
 8005178:	2200      	movs	r2, #0
 800517a:	4640      	mov	r0, r8
 800517c:	4649      	mov	r1, r9
 800517e:	f7fb f88b 	bl	8000298 <__aeabi_dsub>
 8005182:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005186:	4680      	mov	r8, r0
 8005188:	4689      	mov	r9, r1
 800518a:	f7fb fccd 	bl	8000b28 <__aeabi_dcmpgt>
 800518e:	2800      	cmp	r0, #0
 8005190:	f040 8296 	bne.w	80056c0 <_dtoa_r+0x990>
 8005194:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005198:	4640      	mov	r0, r8
 800519a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800519e:	4649      	mov	r1, r9
 80051a0:	f7fb fca4 	bl	8000aec <__aeabi_dcmplt>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	f040 8289 	bne.w	80056bc <_dtoa_r+0x98c>
 80051aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80051ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f2c0 814e 	blt.w	8005452 <_dtoa_r+0x722>
 80051b6:	f1bb 0f0e 	cmp.w	fp, #14
 80051ba:	f300 814a 	bgt.w	8005452 <_dtoa_r+0x722>
 80051be:	4b6b      	ldr	r3, [pc, #428]	; (800536c <_dtoa_r+0x63c>)
 80051c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80051c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f280 80dc 	bge.w	8005388 <_dtoa_r+0x658>
 80051d0:	9b04      	ldr	r3, [sp, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f300 80d8 	bgt.w	8005388 <_dtoa_r+0x658>
 80051d8:	f040 826f 	bne.w	80056ba <_dtoa_r+0x98a>
 80051dc:	4b68      	ldr	r3, [pc, #416]	; (8005380 <_dtoa_r+0x650>)
 80051de:	2200      	movs	r2, #0
 80051e0:	4640      	mov	r0, r8
 80051e2:	4649      	mov	r1, r9
 80051e4:	f7fb fa10 	bl	8000608 <__aeabi_dmul>
 80051e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051ec:	f7fb fc92 	bl	8000b14 <__aeabi_dcmpge>
 80051f0:	9e04      	ldr	r6, [sp, #16]
 80051f2:	4637      	mov	r7, r6
 80051f4:	2800      	cmp	r0, #0
 80051f6:	f040 8245 	bne.w	8005684 <_dtoa_r+0x954>
 80051fa:	9d00      	ldr	r5, [sp, #0]
 80051fc:	2331      	movs	r3, #49	; 0x31
 80051fe:	f805 3b01 	strb.w	r3, [r5], #1
 8005202:	f10b 0b01 	add.w	fp, fp, #1
 8005206:	e241      	b.n	800568c <_dtoa_r+0x95c>
 8005208:	07f2      	lsls	r2, r6, #31
 800520a:	d505      	bpl.n	8005218 <_dtoa_r+0x4e8>
 800520c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005210:	f7fb f9fa 	bl	8000608 <__aeabi_dmul>
 8005214:	3501      	adds	r5, #1
 8005216:	2301      	movs	r3, #1
 8005218:	1076      	asrs	r6, r6, #1
 800521a:	3708      	adds	r7, #8
 800521c:	e773      	b.n	8005106 <_dtoa_r+0x3d6>
 800521e:	2502      	movs	r5, #2
 8005220:	e775      	b.n	800510e <_dtoa_r+0x3de>
 8005222:	9e04      	ldr	r6, [sp, #16]
 8005224:	465f      	mov	r7, fp
 8005226:	e792      	b.n	800514e <_dtoa_r+0x41e>
 8005228:	9900      	ldr	r1, [sp, #0]
 800522a:	4b50      	ldr	r3, [pc, #320]	; (800536c <_dtoa_r+0x63c>)
 800522c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005230:	4431      	add	r1, r6
 8005232:	9102      	str	r1, [sp, #8]
 8005234:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005236:	eeb0 9a47 	vmov.f32	s18, s14
 800523a:	eef0 9a67 	vmov.f32	s19, s15
 800523e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005242:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005246:	2900      	cmp	r1, #0
 8005248:	d044      	beq.n	80052d4 <_dtoa_r+0x5a4>
 800524a:	494e      	ldr	r1, [pc, #312]	; (8005384 <_dtoa_r+0x654>)
 800524c:	2000      	movs	r0, #0
 800524e:	f7fb fb05 	bl	800085c <__aeabi_ddiv>
 8005252:	ec53 2b19 	vmov	r2, r3, d9
 8005256:	f7fb f81f 	bl	8000298 <__aeabi_dsub>
 800525a:	9d00      	ldr	r5, [sp, #0]
 800525c:	ec41 0b19 	vmov	d9, r0, r1
 8005260:	4649      	mov	r1, r9
 8005262:	4640      	mov	r0, r8
 8005264:	f7fb fc80 	bl	8000b68 <__aeabi_d2iz>
 8005268:	4606      	mov	r6, r0
 800526a:	f7fb f963 	bl	8000534 <__aeabi_i2d>
 800526e:	4602      	mov	r2, r0
 8005270:	460b      	mov	r3, r1
 8005272:	4640      	mov	r0, r8
 8005274:	4649      	mov	r1, r9
 8005276:	f7fb f80f 	bl	8000298 <__aeabi_dsub>
 800527a:	3630      	adds	r6, #48	; 0x30
 800527c:	f805 6b01 	strb.w	r6, [r5], #1
 8005280:	ec53 2b19 	vmov	r2, r3, d9
 8005284:	4680      	mov	r8, r0
 8005286:	4689      	mov	r9, r1
 8005288:	f7fb fc30 	bl	8000aec <__aeabi_dcmplt>
 800528c:	2800      	cmp	r0, #0
 800528e:	d164      	bne.n	800535a <_dtoa_r+0x62a>
 8005290:	4642      	mov	r2, r8
 8005292:	464b      	mov	r3, r9
 8005294:	4937      	ldr	r1, [pc, #220]	; (8005374 <_dtoa_r+0x644>)
 8005296:	2000      	movs	r0, #0
 8005298:	f7fa fffe 	bl	8000298 <__aeabi_dsub>
 800529c:	ec53 2b19 	vmov	r2, r3, d9
 80052a0:	f7fb fc24 	bl	8000aec <__aeabi_dcmplt>
 80052a4:	2800      	cmp	r0, #0
 80052a6:	f040 80b6 	bne.w	8005416 <_dtoa_r+0x6e6>
 80052aa:	9b02      	ldr	r3, [sp, #8]
 80052ac:	429d      	cmp	r5, r3
 80052ae:	f43f af7c 	beq.w	80051aa <_dtoa_r+0x47a>
 80052b2:	4b31      	ldr	r3, [pc, #196]	; (8005378 <_dtoa_r+0x648>)
 80052b4:	ec51 0b19 	vmov	r0, r1, d9
 80052b8:	2200      	movs	r2, #0
 80052ba:	f7fb f9a5 	bl	8000608 <__aeabi_dmul>
 80052be:	4b2e      	ldr	r3, [pc, #184]	; (8005378 <_dtoa_r+0x648>)
 80052c0:	ec41 0b19 	vmov	d9, r0, r1
 80052c4:	2200      	movs	r2, #0
 80052c6:	4640      	mov	r0, r8
 80052c8:	4649      	mov	r1, r9
 80052ca:	f7fb f99d 	bl	8000608 <__aeabi_dmul>
 80052ce:	4680      	mov	r8, r0
 80052d0:	4689      	mov	r9, r1
 80052d2:	e7c5      	b.n	8005260 <_dtoa_r+0x530>
 80052d4:	ec51 0b17 	vmov	r0, r1, d7
 80052d8:	f7fb f996 	bl	8000608 <__aeabi_dmul>
 80052dc:	9b02      	ldr	r3, [sp, #8]
 80052de:	9d00      	ldr	r5, [sp, #0]
 80052e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80052e2:	ec41 0b19 	vmov	d9, r0, r1
 80052e6:	4649      	mov	r1, r9
 80052e8:	4640      	mov	r0, r8
 80052ea:	f7fb fc3d 	bl	8000b68 <__aeabi_d2iz>
 80052ee:	4606      	mov	r6, r0
 80052f0:	f7fb f920 	bl	8000534 <__aeabi_i2d>
 80052f4:	3630      	adds	r6, #48	; 0x30
 80052f6:	4602      	mov	r2, r0
 80052f8:	460b      	mov	r3, r1
 80052fa:	4640      	mov	r0, r8
 80052fc:	4649      	mov	r1, r9
 80052fe:	f7fa ffcb 	bl	8000298 <__aeabi_dsub>
 8005302:	f805 6b01 	strb.w	r6, [r5], #1
 8005306:	9b02      	ldr	r3, [sp, #8]
 8005308:	429d      	cmp	r5, r3
 800530a:	4680      	mov	r8, r0
 800530c:	4689      	mov	r9, r1
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	d124      	bne.n	800535e <_dtoa_r+0x62e>
 8005314:	4b1b      	ldr	r3, [pc, #108]	; (8005384 <_dtoa_r+0x654>)
 8005316:	ec51 0b19 	vmov	r0, r1, d9
 800531a:	f7fa ffbf 	bl	800029c <__adddf3>
 800531e:	4602      	mov	r2, r0
 8005320:	460b      	mov	r3, r1
 8005322:	4640      	mov	r0, r8
 8005324:	4649      	mov	r1, r9
 8005326:	f7fb fbff 	bl	8000b28 <__aeabi_dcmpgt>
 800532a:	2800      	cmp	r0, #0
 800532c:	d173      	bne.n	8005416 <_dtoa_r+0x6e6>
 800532e:	ec53 2b19 	vmov	r2, r3, d9
 8005332:	4914      	ldr	r1, [pc, #80]	; (8005384 <_dtoa_r+0x654>)
 8005334:	2000      	movs	r0, #0
 8005336:	f7fa ffaf 	bl	8000298 <__aeabi_dsub>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	4640      	mov	r0, r8
 8005340:	4649      	mov	r1, r9
 8005342:	f7fb fbd3 	bl	8000aec <__aeabi_dcmplt>
 8005346:	2800      	cmp	r0, #0
 8005348:	f43f af2f 	beq.w	80051aa <_dtoa_r+0x47a>
 800534c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800534e:	1e6b      	subs	r3, r5, #1
 8005350:	930f      	str	r3, [sp, #60]	; 0x3c
 8005352:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005356:	2b30      	cmp	r3, #48	; 0x30
 8005358:	d0f8      	beq.n	800534c <_dtoa_r+0x61c>
 800535a:	46bb      	mov	fp, r7
 800535c:	e04a      	b.n	80053f4 <_dtoa_r+0x6c4>
 800535e:	4b06      	ldr	r3, [pc, #24]	; (8005378 <_dtoa_r+0x648>)
 8005360:	f7fb f952 	bl	8000608 <__aeabi_dmul>
 8005364:	4680      	mov	r8, r0
 8005366:	4689      	mov	r9, r1
 8005368:	e7bd      	b.n	80052e6 <_dtoa_r+0x5b6>
 800536a:	bf00      	nop
 800536c:	080087b8 	.word	0x080087b8
 8005370:	08008790 	.word	0x08008790
 8005374:	3ff00000 	.word	0x3ff00000
 8005378:	40240000 	.word	0x40240000
 800537c:	401c0000 	.word	0x401c0000
 8005380:	40140000 	.word	0x40140000
 8005384:	3fe00000 	.word	0x3fe00000
 8005388:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800538c:	9d00      	ldr	r5, [sp, #0]
 800538e:	4642      	mov	r2, r8
 8005390:	464b      	mov	r3, r9
 8005392:	4630      	mov	r0, r6
 8005394:	4639      	mov	r1, r7
 8005396:	f7fb fa61 	bl	800085c <__aeabi_ddiv>
 800539a:	f7fb fbe5 	bl	8000b68 <__aeabi_d2iz>
 800539e:	9001      	str	r0, [sp, #4]
 80053a0:	f7fb f8c8 	bl	8000534 <__aeabi_i2d>
 80053a4:	4642      	mov	r2, r8
 80053a6:	464b      	mov	r3, r9
 80053a8:	f7fb f92e 	bl	8000608 <__aeabi_dmul>
 80053ac:	4602      	mov	r2, r0
 80053ae:	460b      	mov	r3, r1
 80053b0:	4630      	mov	r0, r6
 80053b2:	4639      	mov	r1, r7
 80053b4:	f7fa ff70 	bl	8000298 <__aeabi_dsub>
 80053b8:	9e01      	ldr	r6, [sp, #4]
 80053ba:	9f04      	ldr	r7, [sp, #16]
 80053bc:	3630      	adds	r6, #48	; 0x30
 80053be:	f805 6b01 	strb.w	r6, [r5], #1
 80053c2:	9e00      	ldr	r6, [sp, #0]
 80053c4:	1bae      	subs	r6, r5, r6
 80053c6:	42b7      	cmp	r7, r6
 80053c8:	4602      	mov	r2, r0
 80053ca:	460b      	mov	r3, r1
 80053cc:	d134      	bne.n	8005438 <_dtoa_r+0x708>
 80053ce:	f7fa ff65 	bl	800029c <__adddf3>
 80053d2:	4642      	mov	r2, r8
 80053d4:	464b      	mov	r3, r9
 80053d6:	4606      	mov	r6, r0
 80053d8:	460f      	mov	r7, r1
 80053da:	f7fb fba5 	bl	8000b28 <__aeabi_dcmpgt>
 80053de:	b9c8      	cbnz	r0, 8005414 <_dtoa_r+0x6e4>
 80053e0:	4642      	mov	r2, r8
 80053e2:	464b      	mov	r3, r9
 80053e4:	4630      	mov	r0, r6
 80053e6:	4639      	mov	r1, r7
 80053e8:	f7fb fb76 	bl	8000ad8 <__aeabi_dcmpeq>
 80053ec:	b110      	cbz	r0, 80053f4 <_dtoa_r+0x6c4>
 80053ee:	9b01      	ldr	r3, [sp, #4]
 80053f0:	07db      	lsls	r3, r3, #31
 80053f2:	d40f      	bmi.n	8005414 <_dtoa_r+0x6e4>
 80053f4:	4651      	mov	r1, sl
 80053f6:	4620      	mov	r0, r4
 80053f8:	f000 fbcc 	bl	8005b94 <_Bfree>
 80053fc:	2300      	movs	r3, #0
 80053fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005400:	702b      	strb	r3, [r5, #0]
 8005402:	f10b 0301 	add.w	r3, fp, #1
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800540a:	2b00      	cmp	r3, #0
 800540c:	f43f ace2 	beq.w	8004dd4 <_dtoa_r+0xa4>
 8005410:	601d      	str	r5, [r3, #0]
 8005412:	e4df      	b.n	8004dd4 <_dtoa_r+0xa4>
 8005414:	465f      	mov	r7, fp
 8005416:	462b      	mov	r3, r5
 8005418:	461d      	mov	r5, r3
 800541a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800541e:	2a39      	cmp	r2, #57	; 0x39
 8005420:	d106      	bne.n	8005430 <_dtoa_r+0x700>
 8005422:	9a00      	ldr	r2, [sp, #0]
 8005424:	429a      	cmp	r2, r3
 8005426:	d1f7      	bne.n	8005418 <_dtoa_r+0x6e8>
 8005428:	9900      	ldr	r1, [sp, #0]
 800542a:	2230      	movs	r2, #48	; 0x30
 800542c:	3701      	adds	r7, #1
 800542e:	700a      	strb	r2, [r1, #0]
 8005430:	781a      	ldrb	r2, [r3, #0]
 8005432:	3201      	adds	r2, #1
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	e790      	b.n	800535a <_dtoa_r+0x62a>
 8005438:	4ba3      	ldr	r3, [pc, #652]	; (80056c8 <_dtoa_r+0x998>)
 800543a:	2200      	movs	r2, #0
 800543c:	f7fb f8e4 	bl	8000608 <__aeabi_dmul>
 8005440:	2200      	movs	r2, #0
 8005442:	2300      	movs	r3, #0
 8005444:	4606      	mov	r6, r0
 8005446:	460f      	mov	r7, r1
 8005448:	f7fb fb46 	bl	8000ad8 <__aeabi_dcmpeq>
 800544c:	2800      	cmp	r0, #0
 800544e:	d09e      	beq.n	800538e <_dtoa_r+0x65e>
 8005450:	e7d0      	b.n	80053f4 <_dtoa_r+0x6c4>
 8005452:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005454:	2a00      	cmp	r2, #0
 8005456:	f000 80ca 	beq.w	80055ee <_dtoa_r+0x8be>
 800545a:	9a07      	ldr	r2, [sp, #28]
 800545c:	2a01      	cmp	r2, #1
 800545e:	f300 80ad 	bgt.w	80055bc <_dtoa_r+0x88c>
 8005462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005464:	2a00      	cmp	r2, #0
 8005466:	f000 80a5 	beq.w	80055b4 <_dtoa_r+0x884>
 800546a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800546e:	9e08      	ldr	r6, [sp, #32]
 8005470:	9d05      	ldr	r5, [sp, #20]
 8005472:	9a05      	ldr	r2, [sp, #20]
 8005474:	441a      	add	r2, r3
 8005476:	9205      	str	r2, [sp, #20]
 8005478:	9a06      	ldr	r2, [sp, #24]
 800547a:	2101      	movs	r1, #1
 800547c:	441a      	add	r2, r3
 800547e:	4620      	mov	r0, r4
 8005480:	9206      	str	r2, [sp, #24]
 8005482:	f000 fc87 	bl	8005d94 <__i2b>
 8005486:	4607      	mov	r7, r0
 8005488:	b165      	cbz	r5, 80054a4 <_dtoa_r+0x774>
 800548a:	9b06      	ldr	r3, [sp, #24]
 800548c:	2b00      	cmp	r3, #0
 800548e:	dd09      	ble.n	80054a4 <_dtoa_r+0x774>
 8005490:	42ab      	cmp	r3, r5
 8005492:	9a05      	ldr	r2, [sp, #20]
 8005494:	bfa8      	it	ge
 8005496:	462b      	movge	r3, r5
 8005498:	1ad2      	subs	r2, r2, r3
 800549a:	9205      	str	r2, [sp, #20]
 800549c:	9a06      	ldr	r2, [sp, #24]
 800549e:	1aed      	subs	r5, r5, r3
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	9306      	str	r3, [sp, #24]
 80054a4:	9b08      	ldr	r3, [sp, #32]
 80054a6:	b1f3      	cbz	r3, 80054e6 <_dtoa_r+0x7b6>
 80054a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 80a3 	beq.w	80055f6 <_dtoa_r+0x8c6>
 80054b0:	2e00      	cmp	r6, #0
 80054b2:	dd10      	ble.n	80054d6 <_dtoa_r+0x7a6>
 80054b4:	4639      	mov	r1, r7
 80054b6:	4632      	mov	r2, r6
 80054b8:	4620      	mov	r0, r4
 80054ba:	f000 fd2b 	bl	8005f14 <__pow5mult>
 80054be:	4652      	mov	r2, sl
 80054c0:	4601      	mov	r1, r0
 80054c2:	4607      	mov	r7, r0
 80054c4:	4620      	mov	r0, r4
 80054c6:	f000 fc7b 	bl	8005dc0 <__multiply>
 80054ca:	4651      	mov	r1, sl
 80054cc:	4680      	mov	r8, r0
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 fb60 	bl	8005b94 <_Bfree>
 80054d4:	46c2      	mov	sl, r8
 80054d6:	9b08      	ldr	r3, [sp, #32]
 80054d8:	1b9a      	subs	r2, r3, r6
 80054da:	d004      	beq.n	80054e6 <_dtoa_r+0x7b6>
 80054dc:	4651      	mov	r1, sl
 80054de:	4620      	mov	r0, r4
 80054e0:	f000 fd18 	bl	8005f14 <__pow5mult>
 80054e4:	4682      	mov	sl, r0
 80054e6:	2101      	movs	r1, #1
 80054e8:	4620      	mov	r0, r4
 80054ea:	f000 fc53 	bl	8005d94 <__i2b>
 80054ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	4606      	mov	r6, r0
 80054f4:	f340 8081 	ble.w	80055fa <_dtoa_r+0x8ca>
 80054f8:	461a      	mov	r2, r3
 80054fa:	4601      	mov	r1, r0
 80054fc:	4620      	mov	r0, r4
 80054fe:	f000 fd09 	bl	8005f14 <__pow5mult>
 8005502:	9b07      	ldr	r3, [sp, #28]
 8005504:	2b01      	cmp	r3, #1
 8005506:	4606      	mov	r6, r0
 8005508:	dd7a      	ble.n	8005600 <_dtoa_r+0x8d0>
 800550a:	f04f 0800 	mov.w	r8, #0
 800550e:	6933      	ldr	r3, [r6, #16]
 8005510:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005514:	6918      	ldr	r0, [r3, #16]
 8005516:	f000 fbef 	bl	8005cf8 <__hi0bits>
 800551a:	f1c0 0020 	rsb	r0, r0, #32
 800551e:	9b06      	ldr	r3, [sp, #24]
 8005520:	4418      	add	r0, r3
 8005522:	f010 001f 	ands.w	r0, r0, #31
 8005526:	f000 8094 	beq.w	8005652 <_dtoa_r+0x922>
 800552a:	f1c0 0320 	rsb	r3, r0, #32
 800552e:	2b04      	cmp	r3, #4
 8005530:	f340 8085 	ble.w	800563e <_dtoa_r+0x90e>
 8005534:	9b05      	ldr	r3, [sp, #20]
 8005536:	f1c0 001c 	rsb	r0, r0, #28
 800553a:	4403      	add	r3, r0
 800553c:	9305      	str	r3, [sp, #20]
 800553e:	9b06      	ldr	r3, [sp, #24]
 8005540:	4403      	add	r3, r0
 8005542:	4405      	add	r5, r0
 8005544:	9306      	str	r3, [sp, #24]
 8005546:	9b05      	ldr	r3, [sp, #20]
 8005548:	2b00      	cmp	r3, #0
 800554a:	dd05      	ble.n	8005558 <_dtoa_r+0x828>
 800554c:	4651      	mov	r1, sl
 800554e:	461a      	mov	r2, r3
 8005550:	4620      	mov	r0, r4
 8005552:	f000 fd39 	bl	8005fc8 <__lshift>
 8005556:	4682      	mov	sl, r0
 8005558:	9b06      	ldr	r3, [sp, #24]
 800555a:	2b00      	cmp	r3, #0
 800555c:	dd05      	ble.n	800556a <_dtoa_r+0x83a>
 800555e:	4631      	mov	r1, r6
 8005560:	461a      	mov	r2, r3
 8005562:	4620      	mov	r0, r4
 8005564:	f000 fd30 	bl	8005fc8 <__lshift>
 8005568:	4606      	mov	r6, r0
 800556a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800556c:	2b00      	cmp	r3, #0
 800556e:	d072      	beq.n	8005656 <_dtoa_r+0x926>
 8005570:	4631      	mov	r1, r6
 8005572:	4650      	mov	r0, sl
 8005574:	f000 fd94 	bl	80060a0 <__mcmp>
 8005578:	2800      	cmp	r0, #0
 800557a:	da6c      	bge.n	8005656 <_dtoa_r+0x926>
 800557c:	2300      	movs	r3, #0
 800557e:	4651      	mov	r1, sl
 8005580:	220a      	movs	r2, #10
 8005582:	4620      	mov	r0, r4
 8005584:	f000 fb28 	bl	8005bd8 <__multadd>
 8005588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800558a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800558e:	4682      	mov	sl, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 81b0 	beq.w	80058f6 <_dtoa_r+0xbc6>
 8005596:	2300      	movs	r3, #0
 8005598:	4639      	mov	r1, r7
 800559a:	220a      	movs	r2, #10
 800559c:	4620      	mov	r0, r4
 800559e:	f000 fb1b 	bl	8005bd8 <__multadd>
 80055a2:	9b01      	ldr	r3, [sp, #4]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	4607      	mov	r7, r0
 80055a8:	f300 8096 	bgt.w	80056d8 <_dtoa_r+0x9a8>
 80055ac:	9b07      	ldr	r3, [sp, #28]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	dc59      	bgt.n	8005666 <_dtoa_r+0x936>
 80055b2:	e091      	b.n	80056d8 <_dtoa_r+0x9a8>
 80055b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80055b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055ba:	e758      	b.n	800546e <_dtoa_r+0x73e>
 80055bc:	9b04      	ldr	r3, [sp, #16]
 80055be:	1e5e      	subs	r6, r3, #1
 80055c0:	9b08      	ldr	r3, [sp, #32]
 80055c2:	42b3      	cmp	r3, r6
 80055c4:	bfbf      	itttt	lt
 80055c6:	9b08      	ldrlt	r3, [sp, #32]
 80055c8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80055ca:	9608      	strlt	r6, [sp, #32]
 80055cc:	1af3      	sublt	r3, r6, r3
 80055ce:	bfb4      	ite	lt
 80055d0:	18d2      	addlt	r2, r2, r3
 80055d2:	1b9e      	subge	r6, r3, r6
 80055d4:	9b04      	ldr	r3, [sp, #16]
 80055d6:	bfbc      	itt	lt
 80055d8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80055da:	2600      	movlt	r6, #0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	bfb7      	itett	lt
 80055e0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80055e4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80055e8:	1a9d      	sublt	r5, r3, r2
 80055ea:	2300      	movlt	r3, #0
 80055ec:	e741      	b.n	8005472 <_dtoa_r+0x742>
 80055ee:	9e08      	ldr	r6, [sp, #32]
 80055f0:	9d05      	ldr	r5, [sp, #20]
 80055f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80055f4:	e748      	b.n	8005488 <_dtoa_r+0x758>
 80055f6:	9a08      	ldr	r2, [sp, #32]
 80055f8:	e770      	b.n	80054dc <_dtoa_r+0x7ac>
 80055fa:	9b07      	ldr	r3, [sp, #28]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	dc19      	bgt.n	8005634 <_dtoa_r+0x904>
 8005600:	9b02      	ldr	r3, [sp, #8]
 8005602:	b9bb      	cbnz	r3, 8005634 <_dtoa_r+0x904>
 8005604:	9b03      	ldr	r3, [sp, #12]
 8005606:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800560a:	b99b      	cbnz	r3, 8005634 <_dtoa_r+0x904>
 800560c:	9b03      	ldr	r3, [sp, #12]
 800560e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005612:	0d1b      	lsrs	r3, r3, #20
 8005614:	051b      	lsls	r3, r3, #20
 8005616:	b183      	cbz	r3, 800563a <_dtoa_r+0x90a>
 8005618:	9b05      	ldr	r3, [sp, #20]
 800561a:	3301      	adds	r3, #1
 800561c:	9305      	str	r3, [sp, #20]
 800561e:	9b06      	ldr	r3, [sp, #24]
 8005620:	3301      	adds	r3, #1
 8005622:	9306      	str	r3, [sp, #24]
 8005624:	f04f 0801 	mov.w	r8, #1
 8005628:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800562a:	2b00      	cmp	r3, #0
 800562c:	f47f af6f 	bne.w	800550e <_dtoa_r+0x7de>
 8005630:	2001      	movs	r0, #1
 8005632:	e774      	b.n	800551e <_dtoa_r+0x7ee>
 8005634:	f04f 0800 	mov.w	r8, #0
 8005638:	e7f6      	b.n	8005628 <_dtoa_r+0x8f8>
 800563a:	4698      	mov	r8, r3
 800563c:	e7f4      	b.n	8005628 <_dtoa_r+0x8f8>
 800563e:	d082      	beq.n	8005546 <_dtoa_r+0x816>
 8005640:	9a05      	ldr	r2, [sp, #20]
 8005642:	331c      	adds	r3, #28
 8005644:	441a      	add	r2, r3
 8005646:	9205      	str	r2, [sp, #20]
 8005648:	9a06      	ldr	r2, [sp, #24]
 800564a:	441a      	add	r2, r3
 800564c:	441d      	add	r5, r3
 800564e:	9206      	str	r2, [sp, #24]
 8005650:	e779      	b.n	8005546 <_dtoa_r+0x816>
 8005652:	4603      	mov	r3, r0
 8005654:	e7f4      	b.n	8005640 <_dtoa_r+0x910>
 8005656:	9b04      	ldr	r3, [sp, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	dc37      	bgt.n	80056cc <_dtoa_r+0x99c>
 800565c:	9b07      	ldr	r3, [sp, #28]
 800565e:	2b02      	cmp	r3, #2
 8005660:	dd34      	ble.n	80056cc <_dtoa_r+0x99c>
 8005662:	9b04      	ldr	r3, [sp, #16]
 8005664:	9301      	str	r3, [sp, #4]
 8005666:	9b01      	ldr	r3, [sp, #4]
 8005668:	b963      	cbnz	r3, 8005684 <_dtoa_r+0x954>
 800566a:	4631      	mov	r1, r6
 800566c:	2205      	movs	r2, #5
 800566e:	4620      	mov	r0, r4
 8005670:	f000 fab2 	bl	8005bd8 <__multadd>
 8005674:	4601      	mov	r1, r0
 8005676:	4606      	mov	r6, r0
 8005678:	4650      	mov	r0, sl
 800567a:	f000 fd11 	bl	80060a0 <__mcmp>
 800567e:	2800      	cmp	r0, #0
 8005680:	f73f adbb 	bgt.w	80051fa <_dtoa_r+0x4ca>
 8005684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005686:	9d00      	ldr	r5, [sp, #0]
 8005688:	ea6f 0b03 	mvn.w	fp, r3
 800568c:	f04f 0800 	mov.w	r8, #0
 8005690:	4631      	mov	r1, r6
 8005692:	4620      	mov	r0, r4
 8005694:	f000 fa7e 	bl	8005b94 <_Bfree>
 8005698:	2f00      	cmp	r7, #0
 800569a:	f43f aeab 	beq.w	80053f4 <_dtoa_r+0x6c4>
 800569e:	f1b8 0f00 	cmp.w	r8, #0
 80056a2:	d005      	beq.n	80056b0 <_dtoa_r+0x980>
 80056a4:	45b8      	cmp	r8, r7
 80056a6:	d003      	beq.n	80056b0 <_dtoa_r+0x980>
 80056a8:	4641      	mov	r1, r8
 80056aa:	4620      	mov	r0, r4
 80056ac:	f000 fa72 	bl	8005b94 <_Bfree>
 80056b0:	4639      	mov	r1, r7
 80056b2:	4620      	mov	r0, r4
 80056b4:	f000 fa6e 	bl	8005b94 <_Bfree>
 80056b8:	e69c      	b.n	80053f4 <_dtoa_r+0x6c4>
 80056ba:	2600      	movs	r6, #0
 80056bc:	4637      	mov	r7, r6
 80056be:	e7e1      	b.n	8005684 <_dtoa_r+0x954>
 80056c0:	46bb      	mov	fp, r7
 80056c2:	4637      	mov	r7, r6
 80056c4:	e599      	b.n	80051fa <_dtoa_r+0x4ca>
 80056c6:	bf00      	nop
 80056c8:	40240000 	.word	0x40240000
 80056cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 80c8 	beq.w	8005864 <_dtoa_r+0xb34>
 80056d4:	9b04      	ldr	r3, [sp, #16]
 80056d6:	9301      	str	r3, [sp, #4]
 80056d8:	2d00      	cmp	r5, #0
 80056da:	dd05      	ble.n	80056e8 <_dtoa_r+0x9b8>
 80056dc:	4639      	mov	r1, r7
 80056de:	462a      	mov	r2, r5
 80056e0:	4620      	mov	r0, r4
 80056e2:	f000 fc71 	bl	8005fc8 <__lshift>
 80056e6:	4607      	mov	r7, r0
 80056e8:	f1b8 0f00 	cmp.w	r8, #0
 80056ec:	d05b      	beq.n	80057a6 <_dtoa_r+0xa76>
 80056ee:	6879      	ldr	r1, [r7, #4]
 80056f0:	4620      	mov	r0, r4
 80056f2:	f000 fa0f 	bl	8005b14 <_Balloc>
 80056f6:	4605      	mov	r5, r0
 80056f8:	b928      	cbnz	r0, 8005706 <_dtoa_r+0x9d6>
 80056fa:	4b83      	ldr	r3, [pc, #524]	; (8005908 <_dtoa_r+0xbd8>)
 80056fc:	4602      	mov	r2, r0
 80056fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005702:	f7ff bb2e 	b.w	8004d62 <_dtoa_r+0x32>
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	3202      	adds	r2, #2
 800570a:	0092      	lsls	r2, r2, #2
 800570c:	f107 010c 	add.w	r1, r7, #12
 8005710:	300c      	adds	r0, #12
 8005712:	f001 ff85 	bl	8007620 <memcpy>
 8005716:	2201      	movs	r2, #1
 8005718:	4629      	mov	r1, r5
 800571a:	4620      	mov	r0, r4
 800571c:	f000 fc54 	bl	8005fc8 <__lshift>
 8005720:	9b00      	ldr	r3, [sp, #0]
 8005722:	3301      	adds	r3, #1
 8005724:	9304      	str	r3, [sp, #16]
 8005726:	e9dd 2300 	ldrd	r2, r3, [sp]
 800572a:	4413      	add	r3, r2
 800572c:	9308      	str	r3, [sp, #32]
 800572e:	9b02      	ldr	r3, [sp, #8]
 8005730:	f003 0301 	and.w	r3, r3, #1
 8005734:	46b8      	mov	r8, r7
 8005736:	9306      	str	r3, [sp, #24]
 8005738:	4607      	mov	r7, r0
 800573a:	9b04      	ldr	r3, [sp, #16]
 800573c:	4631      	mov	r1, r6
 800573e:	3b01      	subs	r3, #1
 8005740:	4650      	mov	r0, sl
 8005742:	9301      	str	r3, [sp, #4]
 8005744:	f7ff fa6a 	bl	8004c1c <quorem>
 8005748:	4641      	mov	r1, r8
 800574a:	9002      	str	r0, [sp, #8]
 800574c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005750:	4650      	mov	r0, sl
 8005752:	f000 fca5 	bl	80060a0 <__mcmp>
 8005756:	463a      	mov	r2, r7
 8005758:	9005      	str	r0, [sp, #20]
 800575a:	4631      	mov	r1, r6
 800575c:	4620      	mov	r0, r4
 800575e:	f000 fcbb 	bl	80060d8 <__mdiff>
 8005762:	68c2      	ldr	r2, [r0, #12]
 8005764:	4605      	mov	r5, r0
 8005766:	bb02      	cbnz	r2, 80057aa <_dtoa_r+0xa7a>
 8005768:	4601      	mov	r1, r0
 800576a:	4650      	mov	r0, sl
 800576c:	f000 fc98 	bl	80060a0 <__mcmp>
 8005770:	4602      	mov	r2, r0
 8005772:	4629      	mov	r1, r5
 8005774:	4620      	mov	r0, r4
 8005776:	9209      	str	r2, [sp, #36]	; 0x24
 8005778:	f000 fa0c 	bl	8005b94 <_Bfree>
 800577c:	9b07      	ldr	r3, [sp, #28]
 800577e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005780:	9d04      	ldr	r5, [sp, #16]
 8005782:	ea43 0102 	orr.w	r1, r3, r2
 8005786:	9b06      	ldr	r3, [sp, #24]
 8005788:	4319      	orrs	r1, r3
 800578a:	d110      	bne.n	80057ae <_dtoa_r+0xa7e>
 800578c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005790:	d029      	beq.n	80057e6 <_dtoa_r+0xab6>
 8005792:	9b05      	ldr	r3, [sp, #20]
 8005794:	2b00      	cmp	r3, #0
 8005796:	dd02      	ble.n	800579e <_dtoa_r+0xa6e>
 8005798:	9b02      	ldr	r3, [sp, #8]
 800579a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800579e:	9b01      	ldr	r3, [sp, #4]
 80057a0:	f883 9000 	strb.w	r9, [r3]
 80057a4:	e774      	b.n	8005690 <_dtoa_r+0x960>
 80057a6:	4638      	mov	r0, r7
 80057a8:	e7ba      	b.n	8005720 <_dtoa_r+0x9f0>
 80057aa:	2201      	movs	r2, #1
 80057ac:	e7e1      	b.n	8005772 <_dtoa_r+0xa42>
 80057ae:	9b05      	ldr	r3, [sp, #20]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	db04      	blt.n	80057be <_dtoa_r+0xa8e>
 80057b4:	9907      	ldr	r1, [sp, #28]
 80057b6:	430b      	orrs	r3, r1
 80057b8:	9906      	ldr	r1, [sp, #24]
 80057ba:	430b      	orrs	r3, r1
 80057bc:	d120      	bne.n	8005800 <_dtoa_r+0xad0>
 80057be:	2a00      	cmp	r2, #0
 80057c0:	dded      	ble.n	800579e <_dtoa_r+0xa6e>
 80057c2:	4651      	mov	r1, sl
 80057c4:	2201      	movs	r2, #1
 80057c6:	4620      	mov	r0, r4
 80057c8:	f000 fbfe 	bl	8005fc8 <__lshift>
 80057cc:	4631      	mov	r1, r6
 80057ce:	4682      	mov	sl, r0
 80057d0:	f000 fc66 	bl	80060a0 <__mcmp>
 80057d4:	2800      	cmp	r0, #0
 80057d6:	dc03      	bgt.n	80057e0 <_dtoa_r+0xab0>
 80057d8:	d1e1      	bne.n	800579e <_dtoa_r+0xa6e>
 80057da:	f019 0f01 	tst.w	r9, #1
 80057de:	d0de      	beq.n	800579e <_dtoa_r+0xa6e>
 80057e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80057e4:	d1d8      	bne.n	8005798 <_dtoa_r+0xa68>
 80057e6:	9a01      	ldr	r2, [sp, #4]
 80057e8:	2339      	movs	r3, #57	; 0x39
 80057ea:	7013      	strb	r3, [r2, #0]
 80057ec:	462b      	mov	r3, r5
 80057ee:	461d      	mov	r5, r3
 80057f0:	3b01      	subs	r3, #1
 80057f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80057f6:	2a39      	cmp	r2, #57	; 0x39
 80057f8:	d06c      	beq.n	80058d4 <_dtoa_r+0xba4>
 80057fa:	3201      	adds	r2, #1
 80057fc:	701a      	strb	r2, [r3, #0]
 80057fe:	e747      	b.n	8005690 <_dtoa_r+0x960>
 8005800:	2a00      	cmp	r2, #0
 8005802:	dd07      	ble.n	8005814 <_dtoa_r+0xae4>
 8005804:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005808:	d0ed      	beq.n	80057e6 <_dtoa_r+0xab6>
 800580a:	9a01      	ldr	r2, [sp, #4]
 800580c:	f109 0301 	add.w	r3, r9, #1
 8005810:	7013      	strb	r3, [r2, #0]
 8005812:	e73d      	b.n	8005690 <_dtoa_r+0x960>
 8005814:	9b04      	ldr	r3, [sp, #16]
 8005816:	9a08      	ldr	r2, [sp, #32]
 8005818:	f803 9c01 	strb.w	r9, [r3, #-1]
 800581c:	4293      	cmp	r3, r2
 800581e:	d043      	beq.n	80058a8 <_dtoa_r+0xb78>
 8005820:	4651      	mov	r1, sl
 8005822:	2300      	movs	r3, #0
 8005824:	220a      	movs	r2, #10
 8005826:	4620      	mov	r0, r4
 8005828:	f000 f9d6 	bl	8005bd8 <__multadd>
 800582c:	45b8      	cmp	r8, r7
 800582e:	4682      	mov	sl, r0
 8005830:	f04f 0300 	mov.w	r3, #0
 8005834:	f04f 020a 	mov.w	r2, #10
 8005838:	4641      	mov	r1, r8
 800583a:	4620      	mov	r0, r4
 800583c:	d107      	bne.n	800584e <_dtoa_r+0xb1e>
 800583e:	f000 f9cb 	bl	8005bd8 <__multadd>
 8005842:	4680      	mov	r8, r0
 8005844:	4607      	mov	r7, r0
 8005846:	9b04      	ldr	r3, [sp, #16]
 8005848:	3301      	adds	r3, #1
 800584a:	9304      	str	r3, [sp, #16]
 800584c:	e775      	b.n	800573a <_dtoa_r+0xa0a>
 800584e:	f000 f9c3 	bl	8005bd8 <__multadd>
 8005852:	4639      	mov	r1, r7
 8005854:	4680      	mov	r8, r0
 8005856:	2300      	movs	r3, #0
 8005858:	220a      	movs	r2, #10
 800585a:	4620      	mov	r0, r4
 800585c:	f000 f9bc 	bl	8005bd8 <__multadd>
 8005860:	4607      	mov	r7, r0
 8005862:	e7f0      	b.n	8005846 <_dtoa_r+0xb16>
 8005864:	9b04      	ldr	r3, [sp, #16]
 8005866:	9301      	str	r3, [sp, #4]
 8005868:	9d00      	ldr	r5, [sp, #0]
 800586a:	4631      	mov	r1, r6
 800586c:	4650      	mov	r0, sl
 800586e:	f7ff f9d5 	bl	8004c1c <quorem>
 8005872:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005876:	9b00      	ldr	r3, [sp, #0]
 8005878:	f805 9b01 	strb.w	r9, [r5], #1
 800587c:	1aea      	subs	r2, r5, r3
 800587e:	9b01      	ldr	r3, [sp, #4]
 8005880:	4293      	cmp	r3, r2
 8005882:	dd07      	ble.n	8005894 <_dtoa_r+0xb64>
 8005884:	4651      	mov	r1, sl
 8005886:	2300      	movs	r3, #0
 8005888:	220a      	movs	r2, #10
 800588a:	4620      	mov	r0, r4
 800588c:	f000 f9a4 	bl	8005bd8 <__multadd>
 8005890:	4682      	mov	sl, r0
 8005892:	e7ea      	b.n	800586a <_dtoa_r+0xb3a>
 8005894:	9b01      	ldr	r3, [sp, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	bfc8      	it	gt
 800589a:	461d      	movgt	r5, r3
 800589c:	9b00      	ldr	r3, [sp, #0]
 800589e:	bfd8      	it	le
 80058a0:	2501      	movle	r5, #1
 80058a2:	441d      	add	r5, r3
 80058a4:	f04f 0800 	mov.w	r8, #0
 80058a8:	4651      	mov	r1, sl
 80058aa:	2201      	movs	r2, #1
 80058ac:	4620      	mov	r0, r4
 80058ae:	f000 fb8b 	bl	8005fc8 <__lshift>
 80058b2:	4631      	mov	r1, r6
 80058b4:	4682      	mov	sl, r0
 80058b6:	f000 fbf3 	bl	80060a0 <__mcmp>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	dc96      	bgt.n	80057ec <_dtoa_r+0xabc>
 80058be:	d102      	bne.n	80058c6 <_dtoa_r+0xb96>
 80058c0:	f019 0f01 	tst.w	r9, #1
 80058c4:	d192      	bne.n	80057ec <_dtoa_r+0xabc>
 80058c6:	462b      	mov	r3, r5
 80058c8:	461d      	mov	r5, r3
 80058ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058ce:	2a30      	cmp	r2, #48	; 0x30
 80058d0:	d0fa      	beq.n	80058c8 <_dtoa_r+0xb98>
 80058d2:	e6dd      	b.n	8005690 <_dtoa_r+0x960>
 80058d4:	9a00      	ldr	r2, [sp, #0]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d189      	bne.n	80057ee <_dtoa_r+0xabe>
 80058da:	f10b 0b01 	add.w	fp, fp, #1
 80058de:	2331      	movs	r3, #49	; 0x31
 80058e0:	e796      	b.n	8005810 <_dtoa_r+0xae0>
 80058e2:	4b0a      	ldr	r3, [pc, #40]	; (800590c <_dtoa_r+0xbdc>)
 80058e4:	f7ff ba99 	b.w	8004e1a <_dtoa_r+0xea>
 80058e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f47f aa6d 	bne.w	8004dca <_dtoa_r+0x9a>
 80058f0:	4b07      	ldr	r3, [pc, #28]	; (8005910 <_dtoa_r+0xbe0>)
 80058f2:	f7ff ba92 	b.w	8004e1a <_dtoa_r+0xea>
 80058f6:	9b01      	ldr	r3, [sp, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	dcb5      	bgt.n	8005868 <_dtoa_r+0xb38>
 80058fc:	9b07      	ldr	r3, [sp, #28]
 80058fe:	2b02      	cmp	r3, #2
 8005900:	f73f aeb1 	bgt.w	8005666 <_dtoa_r+0x936>
 8005904:	e7b0      	b.n	8005868 <_dtoa_r+0xb38>
 8005906:	bf00      	nop
 8005908:	08008721 	.word	0x08008721
 800590c:	0800867c 	.word	0x0800867c
 8005910:	080086a5 	.word	0x080086a5

08005914 <_free_r>:
 8005914:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005916:	2900      	cmp	r1, #0
 8005918:	d044      	beq.n	80059a4 <_free_r+0x90>
 800591a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800591e:	9001      	str	r0, [sp, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	f1a1 0404 	sub.w	r4, r1, #4
 8005926:	bfb8      	it	lt
 8005928:	18e4      	addlt	r4, r4, r3
 800592a:	f000 f8e7 	bl	8005afc <__malloc_lock>
 800592e:	4a1e      	ldr	r2, [pc, #120]	; (80059a8 <_free_r+0x94>)
 8005930:	9801      	ldr	r0, [sp, #4]
 8005932:	6813      	ldr	r3, [r2, #0]
 8005934:	b933      	cbnz	r3, 8005944 <_free_r+0x30>
 8005936:	6063      	str	r3, [r4, #4]
 8005938:	6014      	str	r4, [r2, #0]
 800593a:	b003      	add	sp, #12
 800593c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005940:	f000 b8e2 	b.w	8005b08 <__malloc_unlock>
 8005944:	42a3      	cmp	r3, r4
 8005946:	d908      	bls.n	800595a <_free_r+0x46>
 8005948:	6825      	ldr	r5, [r4, #0]
 800594a:	1961      	adds	r1, r4, r5
 800594c:	428b      	cmp	r3, r1
 800594e:	bf01      	itttt	eq
 8005950:	6819      	ldreq	r1, [r3, #0]
 8005952:	685b      	ldreq	r3, [r3, #4]
 8005954:	1949      	addeq	r1, r1, r5
 8005956:	6021      	streq	r1, [r4, #0]
 8005958:	e7ed      	b.n	8005936 <_free_r+0x22>
 800595a:	461a      	mov	r2, r3
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	b10b      	cbz	r3, 8005964 <_free_r+0x50>
 8005960:	42a3      	cmp	r3, r4
 8005962:	d9fa      	bls.n	800595a <_free_r+0x46>
 8005964:	6811      	ldr	r1, [r2, #0]
 8005966:	1855      	adds	r5, r2, r1
 8005968:	42a5      	cmp	r5, r4
 800596a:	d10b      	bne.n	8005984 <_free_r+0x70>
 800596c:	6824      	ldr	r4, [r4, #0]
 800596e:	4421      	add	r1, r4
 8005970:	1854      	adds	r4, r2, r1
 8005972:	42a3      	cmp	r3, r4
 8005974:	6011      	str	r1, [r2, #0]
 8005976:	d1e0      	bne.n	800593a <_free_r+0x26>
 8005978:	681c      	ldr	r4, [r3, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	6053      	str	r3, [r2, #4]
 800597e:	440c      	add	r4, r1
 8005980:	6014      	str	r4, [r2, #0]
 8005982:	e7da      	b.n	800593a <_free_r+0x26>
 8005984:	d902      	bls.n	800598c <_free_r+0x78>
 8005986:	230c      	movs	r3, #12
 8005988:	6003      	str	r3, [r0, #0]
 800598a:	e7d6      	b.n	800593a <_free_r+0x26>
 800598c:	6825      	ldr	r5, [r4, #0]
 800598e:	1961      	adds	r1, r4, r5
 8005990:	428b      	cmp	r3, r1
 8005992:	bf04      	itt	eq
 8005994:	6819      	ldreq	r1, [r3, #0]
 8005996:	685b      	ldreq	r3, [r3, #4]
 8005998:	6063      	str	r3, [r4, #4]
 800599a:	bf04      	itt	eq
 800599c:	1949      	addeq	r1, r1, r5
 800599e:	6021      	streq	r1, [r4, #0]
 80059a0:	6054      	str	r4, [r2, #4]
 80059a2:	e7ca      	b.n	800593a <_free_r+0x26>
 80059a4:	b003      	add	sp, #12
 80059a6:	bd30      	pop	{r4, r5, pc}
 80059a8:	200005dc 	.word	0x200005dc

080059ac <malloc>:
 80059ac:	4b02      	ldr	r3, [pc, #8]	; (80059b8 <malloc+0xc>)
 80059ae:	4601      	mov	r1, r0
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	f000 b823 	b.w	80059fc <_malloc_r>
 80059b6:	bf00      	nop
 80059b8:	20000068 	.word	0x20000068

080059bc <sbrk_aligned>:
 80059bc:	b570      	push	{r4, r5, r6, lr}
 80059be:	4e0e      	ldr	r6, [pc, #56]	; (80059f8 <sbrk_aligned+0x3c>)
 80059c0:	460c      	mov	r4, r1
 80059c2:	6831      	ldr	r1, [r6, #0]
 80059c4:	4605      	mov	r5, r0
 80059c6:	b911      	cbnz	r1, 80059ce <sbrk_aligned+0x12>
 80059c8:	f001 fe1a 	bl	8007600 <_sbrk_r>
 80059cc:	6030      	str	r0, [r6, #0]
 80059ce:	4621      	mov	r1, r4
 80059d0:	4628      	mov	r0, r5
 80059d2:	f001 fe15 	bl	8007600 <_sbrk_r>
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	d00a      	beq.n	80059f0 <sbrk_aligned+0x34>
 80059da:	1cc4      	adds	r4, r0, #3
 80059dc:	f024 0403 	bic.w	r4, r4, #3
 80059e0:	42a0      	cmp	r0, r4
 80059e2:	d007      	beq.n	80059f4 <sbrk_aligned+0x38>
 80059e4:	1a21      	subs	r1, r4, r0
 80059e6:	4628      	mov	r0, r5
 80059e8:	f001 fe0a 	bl	8007600 <_sbrk_r>
 80059ec:	3001      	adds	r0, #1
 80059ee:	d101      	bne.n	80059f4 <sbrk_aligned+0x38>
 80059f0:	f04f 34ff 	mov.w	r4, #4294967295
 80059f4:	4620      	mov	r0, r4
 80059f6:	bd70      	pop	{r4, r5, r6, pc}
 80059f8:	200005e0 	.word	0x200005e0

080059fc <_malloc_r>:
 80059fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a00:	1ccd      	adds	r5, r1, #3
 8005a02:	f025 0503 	bic.w	r5, r5, #3
 8005a06:	3508      	adds	r5, #8
 8005a08:	2d0c      	cmp	r5, #12
 8005a0a:	bf38      	it	cc
 8005a0c:	250c      	movcc	r5, #12
 8005a0e:	2d00      	cmp	r5, #0
 8005a10:	4607      	mov	r7, r0
 8005a12:	db01      	blt.n	8005a18 <_malloc_r+0x1c>
 8005a14:	42a9      	cmp	r1, r5
 8005a16:	d905      	bls.n	8005a24 <_malloc_r+0x28>
 8005a18:	230c      	movs	r3, #12
 8005a1a:	603b      	str	r3, [r7, #0]
 8005a1c:	2600      	movs	r6, #0
 8005a1e:	4630      	mov	r0, r6
 8005a20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a24:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005af8 <_malloc_r+0xfc>
 8005a28:	f000 f868 	bl	8005afc <__malloc_lock>
 8005a2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a30:	461c      	mov	r4, r3
 8005a32:	bb5c      	cbnz	r4, 8005a8c <_malloc_r+0x90>
 8005a34:	4629      	mov	r1, r5
 8005a36:	4638      	mov	r0, r7
 8005a38:	f7ff ffc0 	bl	80059bc <sbrk_aligned>
 8005a3c:	1c43      	adds	r3, r0, #1
 8005a3e:	4604      	mov	r4, r0
 8005a40:	d155      	bne.n	8005aee <_malloc_r+0xf2>
 8005a42:	f8d8 4000 	ldr.w	r4, [r8]
 8005a46:	4626      	mov	r6, r4
 8005a48:	2e00      	cmp	r6, #0
 8005a4a:	d145      	bne.n	8005ad8 <_malloc_r+0xdc>
 8005a4c:	2c00      	cmp	r4, #0
 8005a4e:	d048      	beq.n	8005ae2 <_malloc_r+0xe6>
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	4631      	mov	r1, r6
 8005a54:	4638      	mov	r0, r7
 8005a56:	eb04 0903 	add.w	r9, r4, r3
 8005a5a:	f001 fdd1 	bl	8007600 <_sbrk_r>
 8005a5e:	4581      	cmp	r9, r0
 8005a60:	d13f      	bne.n	8005ae2 <_malloc_r+0xe6>
 8005a62:	6821      	ldr	r1, [r4, #0]
 8005a64:	1a6d      	subs	r5, r5, r1
 8005a66:	4629      	mov	r1, r5
 8005a68:	4638      	mov	r0, r7
 8005a6a:	f7ff ffa7 	bl	80059bc <sbrk_aligned>
 8005a6e:	3001      	adds	r0, #1
 8005a70:	d037      	beq.n	8005ae2 <_malloc_r+0xe6>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	442b      	add	r3, r5
 8005a76:	6023      	str	r3, [r4, #0]
 8005a78:	f8d8 3000 	ldr.w	r3, [r8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d038      	beq.n	8005af2 <_malloc_r+0xf6>
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	42a2      	cmp	r2, r4
 8005a84:	d12b      	bne.n	8005ade <_malloc_r+0xe2>
 8005a86:	2200      	movs	r2, #0
 8005a88:	605a      	str	r2, [r3, #4]
 8005a8a:	e00f      	b.n	8005aac <_malloc_r+0xb0>
 8005a8c:	6822      	ldr	r2, [r4, #0]
 8005a8e:	1b52      	subs	r2, r2, r5
 8005a90:	d41f      	bmi.n	8005ad2 <_malloc_r+0xd6>
 8005a92:	2a0b      	cmp	r2, #11
 8005a94:	d917      	bls.n	8005ac6 <_malloc_r+0xca>
 8005a96:	1961      	adds	r1, r4, r5
 8005a98:	42a3      	cmp	r3, r4
 8005a9a:	6025      	str	r5, [r4, #0]
 8005a9c:	bf18      	it	ne
 8005a9e:	6059      	strne	r1, [r3, #4]
 8005aa0:	6863      	ldr	r3, [r4, #4]
 8005aa2:	bf08      	it	eq
 8005aa4:	f8c8 1000 	streq.w	r1, [r8]
 8005aa8:	5162      	str	r2, [r4, r5]
 8005aaa:	604b      	str	r3, [r1, #4]
 8005aac:	4638      	mov	r0, r7
 8005aae:	f104 060b 	add.w	r6, r4, #11
 8005ab2:	f000 f829 	bl	8005b08 <__malloc_unlock>
 8005ab6:	f026 0607 	bic.w	r6, r6, #7
 8005aba:	1d23      	adds	r3, r4, #4
 8005abc:	1af2      	subs	r2, r6, r3
 8005abe:	d0ae      	beq.n	8005a1e <_malloc_r+0x22>
 8005ac0:	1b9b      	subs	r3, r3, r6
 8005ac2:	50a3      	str	r3, [r4, r2]
 8005ac4:	e7ab      	b.n	8005a1e <_malloc_r+0x22>
 8005ac6:	42a3      	cmp	r3, r4
 8005ac8:	6862      	ldr	r2, [r4, #4]
 8005aca:	d1dd      	bne.n	8005a88 <_malloc_r+0x8c>
 8005acc:	f8c8 2000 	str.w	r2, [r8]
 8005ad0:	e7ec      	b.n	8005aac <_malloc_r+0xb0>
 8005ad2:	4623      	mov	r3, r4
 8005ad4:	6864      	ldr	r4, [r4, #4]
 8005ad6:	e7ac      	b.n	8005a32 <_malloc_r+0x36>
 8005ad8:	4634      	mov	r4, r6
 8005ada:	6876      	ldr	r6, [r6, #4]
 8005adc:	e7b4      	b.n	8005a48 <_malloc_r+0x4c>
 8005ade:	4613      	mov	r3, r2
 8005ae0:	e7cc      	b.n	8005a7c <_malloc_r+0x80>
 8005ae2:	230c      	movs	r3, #12
 8005ae4:	603b      	str	r3, [r7, #0]
 8005ae6:	4638      	mov	r0, r7
 8005ae8:	f000 f80e 	bl	8005b08 <__malloc_unlock>
 8005aec:	e797      	b.n	8005a1e <_malloc_r+0x22>
 8005aee:	6025      	str	r5, [r4, #0]
 8005af0:	e7dc      	b.n	8005aac <_malloc_r+0xb0>
 8005af2:	605b      	str	r3, [r3, #4]
 8005af4:	deff      	udf	#255	; 0xff
 8005af6:	bf00      	nop
 8005af8:	200005dc 	.word	0x200005dc

08005afc <__malloc_lock>:
 8005afc:	4801      	ldr	r0, [pc, #4]	; (8005b04 <__malloc_lock+0x8>)
 8005afe:	f7ff b884 	b.w	8004c0a <__retarget_lock_acquire_recursive>
 8005b02:	bf00      	nop
 8005b04:	200005d8 	.word	0x200005d8

08005b08 <__malloc_unlock>:
 8005b08:	4801      	ldr	r0, [pc, #4]	; (8005b10 <__malloc_unlock+0x8>)
 8005b0a:	f7ff b87f 	b.w	8004c0c <__retarget_lock_release_recursive>
 8005b0e:	bf00      	nop
 8005b10:	200005d8 	.word	0x200005d8

08005b14 <_Balloc>:
 8005b14:	b570      	push	{r4, r5, r6, lr}
 8005b16:	69c6      	ldr	r6, [r0, #28]
 8005b18:	4604      	mov	r4, r0
 8005b1a:	460d      	mov	r5, r1
 8005b1c:	b976      	cbnz	r6, 8005b3c <_Balloc+0x28>
 8005b1e:	2010      	movs	r0, #16
 8005b20:	f7ff ff44 	bl	80059ac <malloc>
 8005b24:	4602      	mov	r2, r0
 8005b26:	61e0      	str	r0, [r4, #28]
 8005b28:	b920      	cbnz	r0, 8005b34 <_Balloc+0x20>
 8005b2a:	4b18      	ldr	r3, [pc, #96]	; (8005b8c <_Balloc+0x78>)
 8005b2c:	4818      	ldr	r0, [pc, #96]	; (8005b90 <_Balloc+0x7c>)
 8005b2e:	216b      	movs	r1, #107	; 0x6b
 8005b30:	f001 fd8e 	bl	8007650 <__assert_func>
 8005b34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b38:	6006      	str	r6, [r0, #0]
 8005b3a:	60c6      	str	r6, [r0, #12]
 8005b3c:	69e6      	ldr	r6, [r4, #28]
 8005b3e:	68f3      	ldr	r3, [r6, #12]
 8005b40:	b183      	cbz	r3, 8005b64 <_Balloc+0x50>
 8005b42:	69e3      	ldr	r3, [r4, #28]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b4a:	b9b8      	cbnz	r0, 8005b7c <_Balloc+0x68>
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	fa01 f605 	lsl.w	r6, r1, r5
 8005b52:	1d72      	adds	r2, r6, #5
 8005b54:	0092      	lsls	r2, r2, #2
 8005b56:	4620      	mov	r0, r4
 8005b58:	f001 fd98 	bl	800768c <_calloc_r>
 8005b5c:	b160      	cbz	r0, 8005b78 <_Balloc+0x64>
 8005b5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b62:	e00e      	b.n	8005b82 <_Balloc+0x6e>
 8005b64:	2221      	movs	r2, #33	; 0x21
 8005b66:	2104      	movs	r1, #4
 8005b68:	4620      	mov	r0, r4
 8005b6a:	f001 fd8f 	bl	800768c <_calloc_r>
 8005b6e:	69e3      	ldr	r3, [r4, #28]
 8005b70:	60f0      	str	r0, [r6, #12]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1e4      	bne.n	8005b42 <_Balloc+0x2e>
 8005b78:	2000      	movs	r0, #0
 8005b7a:	bd70      	pop	{r4, r5, r6, pc}
 8005b7c:	6802      	ldr	r2, [r0, #0]
 8005b7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005b82:	2300      	movs	r3, #0
 8005b84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b88:	e7f7      	b.n	8005b7a <_Balloc+0x66>
 8005b8a:	bf00      	nop
 8005b8c:	080086b2 	.word	0x080086b2
 8005b90:	08008732 	.word	0x08008732

08005b94 <_Bfree>:
 8005b94:	b570      	push	{r4, r5, r6, lr}
 8005b96:	69c6      	ldr	r6, [r0, #28]
 8005b98:	4605      	mov	r5, r0
 8005b9a:	460c      	mov	r4, r1
 8005b9c:	b976      	cbnz	r6, 8005bbc <_Bfree+0x28>
 8005b9e:	2010      	movs	r0, #16
 8005ba0:	f7ff ff04 	bl	80059ac <malloc>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	61e8      	str	r0, [r5, #28]
 8005ba8:	b920      	cbnz	r0, 8005bb4 <_Bfree+0x20>
 8005baa:	4b09      	ldr	r3, [pc, #36]	; (8005bd0 <_Bfree+0x3c>)
 8005bac:	4809      	ldr	r0, [pc, #36]	; (8005bd4 <_Bfree+0x40>)
 8005bae:	218f      	movs	r1, #143	; 0x8f
 8005bb0:	f001 fd4e 	bl	8007650 <__assert_func>
 8005bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bb8:	6006      	str	r6, [r0, #0]
 8005bba:	60c6      	str	r6, [r0, #12]
 8005bbc:	b13c      	cbz	r4, 8005bce <_Bfree+0x3a>
 8005bbe:	69eb      	ldr	r3, [r5, #28]
 8005bc0:	6862      	ldr	r2, [r4, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bc8:	6021      	str	r1, [r4, #0]
 8005bca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005bce:	bd70      	pop	{r4, r5, r6, pc}
 8005bd0:	080086b2 	.word	0x080086b2
 8005bd4:	08008732 	.word	0x08008732

08005bd8 <__multadd>:
 8005bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bdc:	690d      	ldr	r5, [r1, #16]
 8005bde:	4607      	mov	r7, r0
 8005be0:	460c      	mov	r4, r1
 8005be2:	461e      	mov	r6, r3
 8005be4:	f101 0c14 	add.w	ip, r1, #20
 8005be8:	2000      	movs	r0, #0
 8005bea:	f8dc 3000 	ldr.w	r3, [ip]
 8005bee:	b299      	uxth	r1, r3
 8005bf0:	fb02 6101 	mla	r1, r2, r1, r6
 8005bf4:	0c1e      	lsrs	r6, r3, #16
 8005bf6:	0c0b      	lsrs	r3, r1, #16
 8005bf8:	fb02 3306 	mla	r3, r2, r6, r3
 8005bfc:	b289      	uxth	r1, r1
 8005bfe:	3001      	adds	r0, #1
 8005c00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005c04:	4285      	cmp	r5, r0
 8005c06:	f84c 1b04 	str.w	r1, [ip], #4
 8005c0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005c0e:	dcec      	bgt.n	8005bea <__multadd+0x12>
 8005c10:	b30e      	cbz	r6, 8005c56 <__multadd+0x7e>
 8005c12:	68a3      	ldr	r3, [r4, #8]
 8005c14:	42ab      	cmp	r3, r5
 8005c16:	dc19      	bgt.n	8005c4c <__multadd+0x74>
 8005c18:	6861      	ldr	r1, [r4, #4]
 8005c1a:	4638      	mov	r0, r7
 8005c1c:	3101      	adds	r1, #1
 8005c1e:	f7ff ff79 	bl	8005b14 <_Balloc>
 8005c22:	4680      	mov	r8, r0
 8005c24:	b928      	cbnz	r0, 8005c32 <__multadd+0x5a>
 8005c26:	4602      	mov	r2, r0
 8005c28:	4b0c      	ldr	r3, [pc, #48]	; (8005c5c <__multadd+0x84>)
 8005c2a:	480d      	ldr	r0, [pc, #52]	; (8005c60 <__multadd+0x88>)
 8005c2c:	21ba      	movs	r1, #186	; 0xba
 8005c2e:	f001 fd0f 	bl	8007650 <__assert_func>
 8005c32:	6922      	ldr	r2, [r4, #16]
 8005c34:	3202      	adds	r2, #2
 8005c36:	f104 010c 	add.w	r1, r4, #12
 8005c3a:	0092      	lsls	r2, r2, #2
 8005c3c:	300c      	adds	r0, #12
 8005c3e:	f001 fcef 	bl	8007620 <memcpy>
 8005c42:	4621      	mov	r1, r4
 8005c44:	4638      	mov	r0, r7
 8005c46:	f7ff ffa5 	bl	8005b94 <_Bfree>
 8005c4a:	4644      	mov	r4, r8
 8005c4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c50:	3501      	adds	r5, #1
 8005c52:	615e      	str	r6, [r3, #20]
 8005c54:	6125      	str	r5, [r4, #16]
 8005c56:	4620      	mov	r0, r4
 8005c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c5c:	08008721 	.word	0x08008721
 8005c60:	08008732 	.word	0x08008732

08005c64 <__s2b>:
 8005c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c68:	460c      	mov	r4, r1
 8005c6a:	4615      	mov	r5, r2
 8005c6c:	461f      	mov	r7, r3
 8005c6e:	2209      	movs	r2, #9
 8005c70:	3308      	adds	r3, #8
 8005c72:	4606      	mov	r6, r0
 8005c74:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c78:	2100      	movs	r1, #0
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	db09      	blt.n	8005c94 <__s2b+0x30>
 8005c80:	4630      	mov	r0, r6
 8005c82:	f7ff ff47 	bl	8005b14 <_Balloc>
 8005c86:	b940      	cbnz	r0, 8005c9a <__s2b+0x36>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	4b19      	ldr	r3, [pc, #100]	; (8005cf0 <__s2b+0x8c>)
 8005c8c:	4819      	ldr	r0, [pc, #100]	; (8005cf4 <__s2b+0x90>)
 8005c8e:	21d3      	movs	r1, #211	; 0xd3
 8005c90:	f001 fcde 	bl	8007650 <__assert_func>
 8005c94:	0052      	lsls	r2, r2, #1
 8005c96:	3101      	adds	r1, #1
 8005c98:	e7f0      	b.n	8005c7c <__s2b+0x18>
 8005c9a:	9b08      	ldr	r3, [sp, #32]
 8005c9c:	6143      	str	r3, [r0, #20]
 8005c9e:	2d09      	cmp	r5, #9
 8005ca0:	f04f 0301 	mov.w	r3, #1
 8005ca4:	6103      	str	r3, [r0, #16]
 8005ca6:	dd16      	ble.n	8005cd6 <__s2b+0x72>
 8005ca8:	f104 0909 	add.w	r9, r4, #9
 8005cac:	46c8      	mov	r8, r9
 8005cae:	442c      	add	r4, r5
 8005cb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005cb4:	4601      	mov	r1, r0
 8005cb6:	3b30      	subs	r3, #48	; 0x30
 8005cb8:	220a      	movs	r2, #10
 8005cba:	4630      	mov	r0, r6
 8005cbc:	f7ff ff8c 	bl	8005bd8 <__multadd>
 8005cc0:	45a0      	cmp	r8, r4
 8005cc2:	d1f5      	bne.n	8005cb0 <__s2b+0x4c>
 8005cc4:	f1a5 0408 	sub.w	r4, r5, #8
 8005cc8:	444c      	add	r4, r9
 8005cca:	1b2d      	subs	r5, r5, r4
 8005ccc:	1963      	adds	r3, r4, r5
 8005cce:	42bb      	cmp	r3, r7
 8005cd0:	db04      	blt.n	8005cdc <__s2b+0x78>
 8005cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cd6:	340a      	adds	r4, #10
 8005cd8:	2509      	movs	r5, #9
 8005cda:	e7f6      	b.n	8005cca <__s2b+0x66>
 8005cdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005ce0:	4601      	mov	r1, r0
 8005ce2:	3b30      	subs	r3, #48	; 0x30
 8005ce4:	220a      	movs	r2, #10
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	f7ff ff76 	bl	8005bd8 <__multadd>
 8005cec:	e7ee      	b.n	8005ccc <__s2b+0x68>
 8005cee:	bf00      	nop
 8005cf0:	08008721 	.word	0x08008721
 8005cf4:	08008732 	.word	0x08008732

08005cf8 <__hi0bits>:
 8005cf8:	0c03      	lsrs	r3, r0, #16
 8005cfa:	041b      	lsls	r3, r3, #16
 8005cfc:	b9d3      	cbnz	r3, 8005d34 <__hi0bits+0x3c>
 8005cfe:	0400      	lsls	r0, r0, #16
 8005d00:	2310      	movs	r3, #16
 8005d02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005d06:	bf04      	itt	eq
 8005d08:	0200      	lsleq	r0, r0, #8
 8005d0a:	3308      	addeq	r3, #8
 8005d0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005d10:	bf04      	itt	eq
 8005d12:	0100      	lsleq	r0, r0, #4
 8005d14:	3304      	addeq	r3, #4
 8005d16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005d1a:	bf04      	itt	eq
 8005d1c:	0080      	lsleq	r0, r0, #2
 8005d1e:	3302      	addeq	r3, #2
 8005d20:	2800      	cmp	r0, #0
 8005d22:	db05      	blt.n	8005d30 <__hi0bits+0x38>
 8005d24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005d28:	f103 0301 	add.w	r3, r3, #1
 8005d2c:	bf08      	it	eq
 8005d2e:	2320      	moveq	r3, #32
 8005d30:	4618      	mov	r0, r3
 8005d32:	4770      	bx	lr
 8005d34:	2300      	movs	r3, #0
 8005d36:	e7e4      	b.n	8005d02 <__hi0bits+0xa>

08005d38 <__lo0bits>:
 8005d38:	6803      	ldr	r3, [r0, #0]
 8005d3a:	f013 0207 	ands.w	r2, r3, #7
 8005d3e:	d00c      	beq.n	8005d5a <__lo0bits+0x22>
 8005d40:	07d9      	lsls	r1, r3, #31
 8005d42:	d422      	bmi.n	8005d8a <__lo0bits+0x52>
 8005d44:	079a      	lsls	r2, r3, #30
 8005d46:	bf49      	itett	mi
 8005d48:	085b      	lsrmi	r3, r3, #1
 8005d4a:	089b      	lsrpl	r3, r3, #2
 8005d4c:	6003      	strmi	r3, [r0, #0]
 8005d4e:	2201      	movmi	r2, #1
 8005d50:	bf5c      	itt	pl
 8005d52:	6003      	strpl	r3, [r0, #0]
 8005d54:	2202      	movpl	r2, #2
 8005d56:	4610      	mov	r0, r2
 8005d58:	4770      	bx	lr
 8005d5a:	b299      	uxth	r1, r3
 8005d5c:	b909      	cbnz	r1, 8005d62 <__lo0bits+0x2a>
 8005d5e:	0c1b      	lsrs	r3, r3, #16
 8005d60:	2210      	movs	r2, #16
 8005d62:	b2d9      	uxtb	r1, r3
 8005d64:	b909      	cbnz	r1, 8005d6a <__lo0bits+0x32>
 8005d66:	3208      	adds	r2, #8
 8005d68:	0a1b      	lsrs	r3, r3, #8
 8005d6a:	0719      	lsls	r1, r3, #28
 8005d6c:	bf04      	itt	eq
 8005d6e:	091b      	lsreq	r3, r3, #4
 8005d70:	3204      	addeq	r2, #4
 8005d72:	0799      	lsls	r1, r3, #30
 8005d74:	bf04      	itt	eq
 8005d76:	089b      	lsreq	r3, r3, #2
 8005d78:	3202      	addeq	r2, #2
 8005d7a:	07d9      	lsls	r1, r3, #31
 8005d7c:	d403      	bmi.n	8005d86 <__lo0bits+0x4e>
 8005d7e:	085b      	lsrs	r3, r3, #1
 8005d80:	f102 0201 	add.w	r2, r2, #1
 8005d84:	d003      	beq.n	8005d8e <__lo0bits+0x56>
 8005d86:	6003      	str	r3, [r0, #0]
 8005d88:	e7e5      	b.n	8005d56 <__lo0bits+0x1e>
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	e7e3      	b.n	8005d56 <__lo0bits+0x1e>
 8005d8e:	2220      	movs	r2, #32
 8005d90:	e7e1      	b.n	8005d56 <__lo0bits+0x1e>
	...

08005d94 <__i2b>:
 8005d94:	b510      	push	{r4, lr}
 8005d96:	460c      	mov	r4, r1
 8005d98:	2101      	movs	r1, #1
 8005d9a:	f7ff febb 	bl	8005b14 <_Balloc>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	b928      	cbnz	r0, 8005dae <__i2b+0x1a>
 8005da2:	4b05      	ldr	r3, [pc, #20]	; (8005db8 <__i2b+0x24>)
 8005da4:	4805      	ldr	r0, [pc, #20]	; (8005dbc <__i2b+0x28>)
 8005da6:	f240 1145 	movw	r1, #325	; 0x145
 8005daa:	f001 fc51 	bl	8007650 <__assert_func>
 8005dae:	2301      	movs	r3, #1
 8005db0:	6144      	str	r4, [r0, #20]
 8005db2:	6103      	str	r3, [r0, #16]
 8005db4:	bd10      	pop	{r4, pc}
 8005db6:	bf00      	nop
 8005db8:	08008721 	.word	0x08008721
 8005dbc:	08008732 	.word	0x08008732

08005dc0 <__multiply>:
 8005dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc4:	4691      	mov	r9, r2
 8005dc6:	690a      	ldr	r2, [r1, #16]
 8005dc8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	bfb8      	it	lt
 8005dd0:	460b      	movlt	r3, r1
 8005dd2:	460c      	mov	r4, r1
 8005dd4:	bfbc      	itt	lt
 8005dd6:	464c      	movlt	r4, r9
 8005dd8:	4699      	movlt	r9, r3
 8005dda:	6927      	ldr	r7, [r4, #16]
 8005ddc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005de0:	68a3      	ldr	r3, [r4, #8]
 8005de2:	6861      	ldr	r1, [r4, #4]
 8005de4:	eb07 060a 	add.w	r6, r7, sl
 8005de8:	42b3      	cmp	r3, r6
 8005dea:	b085      	sub	sp, #20
 8005dec:	bfb8      	it	lt
 8005dee:	3101      	addlt	r1, #1
 8005df0:	f7ff fe90 	bl	8005b14 <_Balloc>
 8005df4:	b930      	cbnz	r0, 8005e04 <__multiply+0x44>
 8005df6:	4602      	mov	r2, r0
 8005df8:	4b44      	ldr	r3, [pc, #272]	; (8005f0c <__multiply+0x14c>)
 8005dfa:	4845      	ldr	r0, [pc, #276]	; (8005f10 <__multiply+0x150>)
 8005dfc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005e00:	f001 fc26 	bl	8007650 <__assert_func>
 8005e04:	f100 0514 	add.w	r5, r0, #20
 8005e08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e0c:	462b      	mov	r3, r5
 8005e0e:	2200      	movs	r2, #0
 8005e10:	4543      	cmp	r3, r8
 8005e12:	d321      	bcc.n	8005e58 <__multiply+0x98>
 8005e14:	f104 0314 	add.w	r3, r4, #20
 8005e18:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005e1c:	f109 0314 	add.w	r3, r9, #20
 8005e20:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005e24:	9202      	str	r2, [sp, #8]
 8005e26:	1b3a      	subs	r2, r7, r4
 8005e28:	3a15      	subs	r2, #21
 8005e2a:	f022 0203 	bic.w	r2, r2, #3
 8005e2e:	3204      	adds	r2, #4
 8005e30:	f104 0115 	add.w	r1, r4, #21
 8005e34:	428f      	cmp	r7, r1
 8005e36:	bf38      	it	cc
 8005e38:	2204      	movcc	r2, #4
 8005e3a:	9201      	str	r2, [sp, #4]
 8005e3c:	9a02      	ldr	r2, [sp, #8]
 8005e3e:	9303      	str	r3, [sp, #12]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d80c      	bhi.n	8005e5e <__multiply+0x9e>
 8005e44:	2e00      	cmp	r6, #0
 8005e46:	dd03      	ble.n	8005e50 <__multiply+0x90>
 8005e48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d05b      	beq.n	8005f08 <__multiply+0x148>
 8005e50:	6106      	str	r6, [r0, #16]
 8005e52:	b005      	add	sp, #20
 8005e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e58:	f843 2b04 	str.w	r2, [r3], #4
 8005e5c:	e7d8      	b.n	8005e10 <__multiply+0x50>
 8005e5e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e62:	f1ba 0f00 	cmp.w	sl, #0
 8005e66:	d024      	beq.n	8005eb2 <__multiply+0xf2>
 8005e68:	f104 0e14 	add.w	lr, r4, #20
 8005e6c:	46a9      	mov	r9, r5
 8005e6e:	f04f 0c00 	mov.w	ip, #0
 8005e72:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005e76:	f8d9 1000 	ldr.w	r1, [r9]
 8005e7a:	fa1f fb82 	uxth.w	fp, r2
 8005e7e:	b289      	uxth	r1, r1
 8005e80:	fb0a 110b 	mla	r1, sl, fp, r1
 8005e84:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005e88:	f8d9 2000 	ldr.w	r2, [r9]
 8005e8c:	4461      	add	r1, ip
 8005e8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005e92:	fb0a c20b 	mla	r2, sl, fp, ip
 8005e96:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005e9a:	b289      	uxth	r1, r1
 8005e9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005ea0:	4577      	cmp	r7, lr
 8005ea2:	f849 1b04 	str.w	r1, [r9], #4
 8005ea6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005eaa:	d8e2      	bhi.n	8005e72 <__multiply+0xb2>
 8005eac:	9a01      	ldr	r2, [sp, #4]
 8005eae:	f845 c002 	str.w	ip, [r5, r2]
 8005eb2:	9a03      	ldr	r2, [sp, #12]
 8005eb4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005eb8:	3304      	adds	r3, #4
 8005eba:	f1b9 0f00 	cmp.w	r9, #0
 8005ebe:	d021      	beq.n	8005f04 <__multiply+0x144>
 8005ec0:	6829      	ldr	r1, [r5, #0]
 8005ec2:	f104 0c14 	add.w	ip, r4, #20
 8005ec6:	46ae      	mov	lr, r5
 8005ec8:	f04f 0a00 	mov.w	sl, #0
 8005ecc:	f8bc b000 	ldrh.w	fp, [ip]
 8005ed0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005ed4:	fb09 220b 	mla	r2, r9, fp, r2
 8005ed8:	4452      	add	r2, sl
 8005eda:	b289      	uxth	r1, r1
 8005edc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005ee0:	f84e 1b04 	str.w	r1, [lr], #4
 8005ee4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005ee8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005eec:	f8be 1000 	ldrh.w	r1, [lr]
 8005ef0:	fb09 110a 	mla	r1, r9, sl, r1
 8005ef4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005ef8:	4567      	cmp	r7, ip
 8005efa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005efe:	d8e5      	bhi.n	8005ecc <__multiply+0x10c>
 8005f00:	9a01      	ldr	r2, [sp, #4]
 8005f02:	50a9      	str	r1, [r5, r2]
 8005f04:	3504      	adds	r5, #4
 8005f06:	e799      	b.n	8005e3c <__multiply+0x7c>
 8005f08:	3e01      	subs	r6, #1
 8005f0a:	e79b      	b.n	8005e44 <__multiply+0x84>
 8005f0c:	08008721 	.word	0x08008721
 8005f10:	08008732 	.word	0x08008732

08005f14 <__pow5mult>:
 8005f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f18:	4615      	mov	r5, r2
 8005f1a:	f012 0203 	ands.w	r2, r2, #3
 8005f1e:	4606      	mov	r6, r0
 8005f20:	460f      	mov	r7, r1
 8005f22:	d007      	beq.n	8005f34 <__pow5mult+0x20>
 8005f24:	4c25      	ldr	r4, [pc, #148]	; (8005fbc <__pow5mult+0xa8>)
 8005f26:	3a01      	subs	r2, #1
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f2e:	f7ff fe53 	bl	8005bd8 <__multadd>
 8005f32:	4607      	mov	r7, r0
 8005f34:	10ad      	asrs	r5, r5, #2
 8005f36:	d03d      	beq.n	8005fb4 <__pow5mult+0xa0>
 8005f38:	69f4      	ldr	r4, [r6, #28]
 8005f3a:	b97c      	cbnz	r4, 8005f5c <__pow5mult+0x48>
 8005f3c:	2010      	movs	r0, #16
 8005f3e:	f7ff fd35 	bl	80059ac <malloc>
 8005f42:	4602      	mov	r2, r0
 8005f44:	61f0      	str	r0, [r6, #28]
 8005f46:	b928      	cbnz	r0, 8005f54 <__pow5mult+0x40>
 8005f48:	4b1d      	ldr	r3, [pc, #116]	; (8005fc0 <__pow5mult+0xac>)
 8005f4a:	481e      	ldr	r0, [pc, #120]	; (8005fc4 <__pow5mult+0xb0>)
 8005f4c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005f50:	f001 fb7e 	bl	8007650 <__assert_func>
 8005f54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f58:	6004      	str	r4, [r0, #0]
 8005f5a:	60c4      	str	r4, [r0, #12]
 8005f5c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005f60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f64:	b94c      	cbnz	r4, 8005f7a <__pow5mult+0x66>
 8005f66:	f240 2171 	movw	r1, #625	; 0x271
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	f7ff ff12 	bl	8005d94 <__i2b>
 8005f70:	2300      	movs	r3, #0
 8005f72:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f76:	4604      	mov	r4, r0
 8005f78:	6003      	str	r3, [r0, #0]
 8005f7a:	f04f 0900 	mov.w	r9, #0
 8005f7e:	07eb      	lsls	r3, r5, #31
 8005f80:	d50a      	bpl.n	8005f98 <__pow5mult+0x84>
 8005f82:	4639      	mov	r1, r7
 8005f84:	4622      	mov	r2, r4
 8005f86:	4630      	mov	r0, r6
 8005f88:	f7ff ff1a 	bl	8005dc0 <__multiply>
 8005f8c:	4639      	mov	r1, r7
 8005f8e:	4680      	mov	r8, r0
 8005f90:	4630      	mov	r0, r6
 8005f92:	f7ff fdff 	bl	8005b94 <_Bfree>
 8005f96:	4647      	mov	r7, r8
 8005f98:	106d      	asrs	r5, r5, #1
 8005f9a:	d00b      	beq.n	8005fb4 <__pow5mult+0xa0>
 8005f9c:	6820      	ldr	r0, [r4, #0]
 8005f9e:	b938      	cbnz	r0, 8005fb0 <__pow5mult+0x9c>
 8005fa0:	4622      	mov	r2, r4
 8005fa2:	4621      	mov	r1, r4
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	f7ff ff0b 	bl	8005dc0 <__multiply>
 8005faa:	6020      	str	r0, [r4, #0]
 8005fac:	f8c0 9000 	str.w	r9, [r0]
 8005fb0:	4604      	mov	r4, r0
 8005fb2:	e7e4      	b.n	8005f7e <__pow5mult+0x6a>
 8005fb4:	4638      	mov	r0, r7
 8005fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fba:	bf00      	nop
 8005fbc:	08008880 	.word	0x08008880
 8005fc0:	080086b2 	.word	0x080086b2
 8005fc4:	08008732 	.word	0x08008732

08005fc8 <__lshift>:
 8005fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fcc:	460c      	mov	r4, r1
 8005fce:	6849      	ldr	r1, [r1, #4]
 8005fd0:	6923      	ldr	r3, [r4, #16]
 8005fd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005fd6:	68a3      	ldr	r3, [r4, #8]
 8005fd8:	4607      	mov	r7, r0
 8005fda:	4691      	mov	r9, r2
 8005fdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005fe0:	f108 0601 	add.w	r6, r8, #1
 8005fe4:	42b3      	cmp	r3, r6
 8005fe6:	db0b      	blt.n	8006000 <__lshift+0x38>
 8005fe8:	4638      	mov	r0, r7
 8005fea:	f7ff fd93 	bl	8005b14 <_Balloc>
 8005fee:	4605      	mov	r5, r0
 8005ff0:	b948      	cbnz	r0, 8006006 <__lshift+0x3e>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	4b28      	ldr	r3, [pc, #160]	; (8006098 <__lshift+0xd0>)
 8005ff6:	4829      	ldr	r0, [pc, #164]	; (800609c <__lshift+0xd4>)
 8005ff8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005ffc:	f001 fb28 	bl	8007650 <__assert_func>
 8006000:	3101      	adds	r1, #1
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	e7ee      	b.n	8005fe4 <__lshift+0x1c>
 8006006:	2300      	movs	r3, #0
 8006008:	f100 0114 	add.w	r1, r0, #20
 800600c:	f100 0210 	add.w	r2, r0, #16
 8006010:	4618      	mov	r0, r3
 8006012:	4553      	cmp	r3, sl
 8006014:	db33      	blt.n	800607e <__lshift+0xb6>
 8006016:	6920      	ldr	r0, [r4, #16]
 8006018:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800601c:	f104 0314 	add.w	r3, r4, #20
 8006020:	f019 091f 	ands.w	r9, r9, #31
 8006024:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006028:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800602c:	d02b      	beq.n	8006086 <__lshift+0xbe>
 800602e:	f1c9 0e20 	rsb	lr, r9, #32
 8006032:	468a      	mov	sl, r1
 8006034:	2200      	movs	r2, #0
 8006036:	6818      	ldr	r0, [r3, #0]
 8006038:	fa00 f009 	lsl.w	r0, r0, r9
 800603c:	4310      	orrs	r0, r2
 800603e:	f84a 0b04 	str.w	r0, [sl], #4
 8006042:	f853 2b04 	ldr.w	r2, [r3], #4
 8006046:	459c      	cmp	ip, r3
 8006048:	fa22 f20e 	lsr.w	r2, r2, lr
 800604c:	d8f3      	bhi.n	8006036 <__lshift+0x6e>
 800604e:	ebac 0304 	sub.w	r3, ip, r4
 8006052:	3b15      	subs	r3, #21
 8006054:	f023 0303 	bic.w	r3, r3, #3
 8006058:	3304      	adds	r3, #4
 800605a:	f104 0015 	add.w	r0, r4, #21
 800605e:	4584      	cmp	ip, r0
 8006060:	bf38      	it	cc
 8006062:	2304      	movcc	r3, #4
 8006064:	50ca      	str	r2, [r1, r3]
 8006066:	b10a      	cbz	r2, 800606c <__lshift+0xa4>
 8006068:	f108 0602 	add.w	r6, r8, #2
 800606c:	3e01      	subs	r6, #1
 800606e:	4638      	mov	r0, r7
 8006070:	612e      	str	r6, [r5, #16]
 8006072:	4621      	mov	r1, r4
 8006074:	f7ff fd8e 	bl	8005b94 <_Bfree>
 8006078:	4628      	mov	r0, r5
 800607a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800607e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006082:	3301      	adds	r3, #1
 8006084:	e7c5      	b.n	8006012 <__lshift+0x4a>
 8006086:	3904      	subs	r1, #4
 8006088:	f853 2b04 	ldr.w	r2, [r3], #4
 800608c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006090:	459c      	cmp	ip, r3
 8006092:	d8f9      	bhi.n	8006088 <__lshift+0xc0>
 8006094:	e7ea      	b.n	800606c <__lshift+0xa4>
 8006096:	bf00      	nop
 8006098:	08008721 	.word	0x08008721
 800609c:	08008732 	.word	0x08008732

080060a0 <__mcmp>:
 80060a0:	b530      	push	{r4, r5, lr}
 80060a2:	6902      	ldr	r2, [r0, #16]
 80060a4:	690c      	ldr	r4, [r1, #16]
 80060a6:	1b12      	subs	r2, r2, r4
 80060a8:	d10e      	bne.n	80060c8 <__mcmp+0x28>
 80060aa:	f100 0314 	add.w	r3, r0, #20
 80060ae:	3114      	adds	r1, #20
 80060b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80060b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80060b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80060bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80060c0:	42a5      	cmp	r5, r4
 80060c2:	d003      	beq.n	80060cc <__mcmp+0x2c>
 80060c4:	d305      	bcc.n	80060d2 <__mcmp+0x32>
 80060c6:	2201      	movs	r2, #1
 80060c8:	4610      	mov	r0, r2
 80060ca:	bd30      	pop	{r4, r5, pc}
 80060cc:	4283      	cmp	r3, r0
 80060ce:	d3f3      	bcc.n	80060b8 <__mcmp+0x18>
 80060d0:	e7fa      	b.n	80060c8 <__mcmp+0x28>
 80060d2:	f04f 32ff 	mov.w	r2, #4294967295
 80060d6:	e7f7      	b.n	80060c8 <__mcmp+0x28>

080060d8 <__mdiff>:
 80060d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060dc:	460c      	mov	r4, r1
 80060de:	4606      	mov	r6, r0
 80060e0:	4611      	mov	r1, r2
 80060e2:	4620      	mov	r0, r4
 80060e4:	4690      	mov	r8, r2
 80060e6:	f7ff ffdb 	bl	80060a0 <__mcmp>
 80060ea:	1e05      	subs	r5, r0, #0
 80060ec:	d110      	bne.n	8006110 <__mdiff+0x38>
 80060ee:	4629      	mov	r1, r5
 80060f0:	4630      	mov	r0, r6
 80060f2:	f7ff fd0f 	bl	8005b14 <_Balloc>
 80060f6:	b930      	cbnz	r0, 8006106 <__mdiff+0x2e>
 80060f8:	4b3a      	ldr	r3, [pc, #232]	; (80061e4 <__mdiff+0x10c>)
 80060fa:	4602      	mov	r2, r0
 80060fc:	f240 2137 	movw	r1, #567	; 0x237
 8006100:	4839      	ldr	r0, [pc, #228]	; (80061e8 <__mdiff+0x110>)
 8006102:	f001 faa5 	bl	8007650 <__assert_func>
 8006106:	2301      	movs	r3, #1
 8006108:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800610c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006110:	bfa4      	itt	ge
 8006112:	4643      	movge	r3, r8
 8006114:	46a0      	movge	r8, r4
 8006116:	4630      	mov	r0, r6
 8006118:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800611c:	bfa6      	itte	ge
 800611e:	461c      	movge	r4, r3
 8006120:	2500      	movge	r5, #0
 8006122:	2501      	movlt	r5, #1
 8006124:	f7ff fcf6 	bl	8005b14 <_Balloc>
 8006128:	b920      	cbnz	r0, 8006134 <__mdiff+0x5c>
 800612a:	4b2e      	ldr	r3, [pc, #184]	; (80061e4 <__mdiff+0x10c>)
 800612c:	4602      	mov	r2, r0
 800612e:	f240 2145 	movw	r1, #581	; 0x245
 8006132:	e7e5      	b.n	8006100 <__mdiff+0x28>
 8006134:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006138:	6926      	ldr	r6, [r4, #16]
 800613a:	60c5      	str	r5, [r0, #12]
 800613c:	f104 0914 	add.w	r9, r4, #20
 8006140:	f108 0514 	add.w	r5, r8, #20
 8006144:	f100 0e14 	add.w	lr, r0, #20
 8006148:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800614c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006150:	f108 0210 	add.w	r2, r8, #16
 8006154:	46f2      	mov	sl, lr
 8006156:	2100      	movs	r1, #0
 8006158:	f859 3b04 	ldr.w	r3, [r9], #4
 800615c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006160:	fa11 f88b 	uxtah	r8, r1, fp
 8006164:	b299      	uxth	r1, r3
 8006166:	0c1b      	lsrs	r3, r3, #16
 8006168:	eba8 0801 	sub.w	r8, r8, r1
 800616c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006170:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006174:	fa1f f888 	uxth.w	r8, r8
 8006178:	1419      	asrs	r1, r3, #16
 800617a:	454e      	cmp	r6, r9
 800617c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006180:	f84a 3b04 	str.w	r3, [sl], #4
 8006184:	d8e8      	bhi.n	8006158 <__mdiff+0x80>
 8006186:	1b33      	subs	r3, r6, r4
 8006188:	3b15      	subs	r3, #21
 800618a:	f023 0303 	bic.w	r3, r3, #3
 800618e:	3304      	adds	r3, #4
 8006190:	3415      	adds	r4, #21
 8006192:	42a6      	cmp	r6, r4
 8006194:	bf38      	it	cc
 8006196:	2304      	movcc	r3, #4
 8006198:	441d      	add	r5, r3
 800619a:	4473      	add	r3, lr
 800619c:	469e      	mov	lr, r3
 800619e:	462e      	mov	r6, r5
 80061a0:	4566      	cmp	r6, ip
 80061a2:	d30e      	bcc.n	80061c2 <__mdiff+0xea>
 80061a4:	f10c 0203 	add.w	r2, ip, #3
 80061a8:	1b52      	subs	r2, r2, r5
 80061aa:	f022 0203 	bic.w	r2, r2, #3
 80061ae:	3d03      	subs	r5, #3
 80061b0:	45ac      	cmp	ip, r5
 80061b2:	bf38      	it	cc
 80061b4:	2200      	movcc	r2, #0
 80061b6:	4413      	add	r3, r2
 80061b8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80061bc:	b17a      	cbz	r2, 80061de <__mdiff+0x106>
 80061be:	6107      	str	r7, [r0, #16]
 80061c0:	e7a4      	b.n	800610c <__mdiff+0x34>
 80061c2:	f856 8b04 	ldr.w	r8, [r6], #4
 80061c6:	fa11 f288 	uxtah	r2, r1, r8
 80061ca:	1414      	asrs	r4, r2, #16
 80061cc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80061d0:	b292      	uxth	r2, r2
 80061d2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80061d6:	f84e 2b04 	str.w	r2, [lr], #4
 80061da:	1421      	asrs	r1, r4, #16
 80061dc:	e7e0      	b.n	80061a0 <__mdiff+0xc8>
 80061de:	3f01      	subs	r7, #1
 80061e0:	e7ea      	b.n	80061b8 <__mdiff+0xe0>
 80061e2:	bf00      	nop
 80061e4:	08008721 	.word	0x08008721
 80061e8:	08008732 	.word	0x08008732

080061ec <__ulp>:
 80061ec:	b082      	sub	sp, #8
 80061ee:	ed8d 0b00 	vstr	d0, [sp]
 80061f2:	9a01      	ldr	r2, [sp, #4]
 80061f4:	4b0f      	ldr	r3, [pc, #60]	; (8006234 <__ulp+0x48>)
 80061f6:	4013      	ands	r3, r2
 80061f8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	dc08      	bgt.n	8006212 <__ulp+0x26>
 8006200:	425b      	negs	r3, r3
 8006202:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006206:	ea4f 5223 	mov.w	r2, r3, asr #20
 800620a:	da04      	bge.n	8006216 <__ulp+0x2a>
 800620c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006210:	4113      	asrs	r3, r2
 8006212:	2200      	movs	r2, #0
 8006214:	e008      	b.n	8006228 <__ulp+0x3c>
 8006216:	f1a2 0314 	sub.w	r3, r2, #20
 800621a:	2b1e      	cmp	r3, #30
 800621c:	bfda      	itte	le
 800621e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006222:	40da      	lsrle	r2, r3
 8006224:	2201      	movgt	r2, #1
 8006226:	2300      	movs	r3, #0
 8006228:	4619      	mov	r1, r3
 800622a:	4610      	mov	r0, r2
 800622c:	ec41 0b10 	vmov	d0, r0, r1
 8006230:	b002      	add	sp, #8
 8006232:	4770      	bx	lr
 8006234:	7ff00000 	.word	0x7ff00000

08006238 <__b2d>:
 8006238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800623c:	6906      	ldr	r6, [r0, #16]
 800623e:	f100 0814 	add.w	r8, r0, #20
 8006242:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006246:	1f37      	subs	r7, r6, #4
 8006248:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800624c:	4610      	mov	r0, r2
 800624e:	f7ff fd53 	bl	8005cf8 <__hi0bits>
 8006252:	f1c0 0320 	rsb	r3, r0, #32
 8006256:	280a      	cmp	r0, #10
 8006258:	600b      	str	r3, [r1, #0]
 800625a:	491b      	ldr	r1, [pc, #108]	; (80062c8 <__b2d+0x90>)
 800625c:	dc15      	bgt.n	800628a <__b2d+0x52>
 800625e:	f1c0 0c0b 	rsb	ip, r0, #11
 8006262:	fa22 f30c 	lsr.w	r3, r2, ip
 8006266:	45b8      	cmp	r8, r7
 8006268:	ea43 0501 	orr.w	r5, r3, r1
 800626c:	bf34      	ite	cc
 800626e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006272:	2300      	movcs	r3, #0
 8006274:	3015      	adds	r0, #21
 8006276:	fa02 f000 	lsl.w	r0, r2, r0
 800627a:	fa23 f30c 	lsr.w	r3, r3, ip
 800627e:	4303      	orrs	r3, r0
 8006280:	461c      	mov	r4, r3
 8006282:	ec45 4b10 	vmov	d0, r4, r5
 8006286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800628a:	45b8      	cmp	r8, r7
 800628c:	bf3a      	itte	cc
 800628e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006292:	f1a6 0708 	subcc.w	r7, r6, #8
 8006296:	2300      	movcs	r3, #0
 8006298:	380b      	subs	r0, #11
 800629a:	d012      	beq.n	80062c2 <__b2d+0x8a>
 800629c:	f1c0 0120 	rsb	r1, r0, #32
 80062a0:	fa23 f401 	lsr.w	r4, r3, r1
 80062a4:	4082      	lsls	r2, r0
 80062a6:	4322      	orrs	r2, r4
 80062a8:	4547      	cmp	r7, r8
 80062aa:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80062ae:	bf8c      	ite	hi
 80062b0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80062b4:	2200      	movls	r2, #0
 80062b6:	4083      	lsls	r3, r0
 80062b8:	40ca      	lsrs	r2, r1
 80062ba:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80062be:	4313      	orrs	r3, r2
 80062c0:	e7de      	b.n	8006280 <__b2d+0x48>
 80062c2:	ea42 0501 	orr.w	r5, r2, r1
 80062c6:	e7db      	b.n	8006280 <__b2d+0x48>
 80062c8:	3ff00000 	.word	0x3ff00000

080062cc <__d2b>:
 80062cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80062d0:	460f      	mov	r7, r1
 80062d2:	2101      	movs	r1, #1
 80062d4:	ec59 8b10 	vmov	r8, r9, d0
 80062d8:	4616      	mov	r6, r2
 80062da:	f7ff fc1b 	bl	8005b14 <_Balloc>
 80062de:	4604      	mov	r4, r0
 80062e0:	b930      	cbnz	r0, 80062f0 <__d2b+0x24>
 80062e2:	4602      	mov	r2, r0
 80062e4:	4b24      	ldr	r3, [pc, #144]	; (8006378 <__d2b+0xac>)
 80062e6:	4825      	ldr	r0, [pc, #148]	; (800637c <__d2b+0xb0>)
 80062e8:	f240 310f 	movw	r1, #783	; 0x30f
 80062ec:	f001 f9b0 	bl	8007650 <__assert_func>
 80062f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80062f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062f8:	bb2d      	cbnz	r5, 8006346 <__d2b+0x7a>
 80062fa:	9301      	str	r3, [sp, #4]
 80062fc:	f1b8 0300 	subs.w	r3, r8, #0
 8006300:	d026      	beq.n	8006350 <__d2b+0x84>
 8006302:	4668      	mov	r0, sp
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	f7ff fd17 	bl	8005d38 <__lo0bits>
 800630a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800630e:	b1e8      	cbz	r0, 800634c <__d2b+0x80>
 8006310:	f1c0 0320 	rsb	r3, r0, #32
 8006314:	fa02 f303 	lsl.w	r3, r2, r3
 8006318:	430b      	orrs	r3, r1
 800631a:	40c2      	lsrs	r2, r0
 800631c:	6163      	str	r3, [r4, #20]
 800631e:	9201      	str	r2, [sp, #4]
 8006320:	9b01      	ldr	r3, [sp, #4]
 8006322:	61a3      	str	r3, [r4, #24]
 8006324:	2b00      	cmp	r3, #0
 8006326:	bf14      	ite	ne
 8006328:	2202      	movne	r2, #2
 800632a:	2201      	moveq	r2, #1
 800632c:	6122      	str	r2, [r4, #16]
 800632e:	b1bd      	cbz	r5, 8006360 <__d2b+0x94>
 8006330:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006334:	4405      	add	r5, r0
 8006336:	603d      	str	r5, [r7, #0]
 8006338:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800633c:	6030      	str	r0, [r6, #0]
 800633e:	4620      	mov	r0, r4
 8006340:	b003      	add	sp, #12
 8006342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006346:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800634a:	e7d6      	b.n	80062fa <__d2b+0x2e>
 800634c:	6161      	str	r1, [r4, #20]
 800634e:	e7e7      	b.n	8006320 <__d2b+0x54>
 8006350:	a801      	add	r0, sp, #4
 8006352:	f7ff fcf1 	bl	8005d38 <__lo0bits>
 8006356:	9b01      	ldr	r3, [sp, #4]
 8006358:	6163      	str	r3, [r4, #20]
 800635a:	3020      	adds	r0, #32
 800635c:	2201      	movs	r2, #1
 800635e:	e7e5      	b.n	800632c <__d2b+0x60>
 8006360:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006364:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006368:	6038      	str	r0, [r7, #0]
 800636a:	6918      	ldr	r0, [r3, #16]
 800636c:	f7ff fcc4 	bl	8005cf8 <__hi0bits>
 8006370:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006374:	e7e2      	b.n	800633c <__d2b+0x70>
 8006376:	bf00      	nop
 8006378:	08008721 	.word	0x08008721
 800637c:	08008732 	.word	0x08008732

08006380 <__ratio>:
 8006380:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006384:	4688      	mov	r8, r1
 8006386:	4669      	mov	r1, sp
 8006388:	4681      	mov	r9, r0
 800638a:	f7ff ff55 	bl	8006238 <__b2d>
 800638e:	a901      	add	r1, sp, #4
 8006390:	4640      	mov	r0, r8
 8006392:	ec55 4b10 	vmov	r4, r5, d0
 8006396:	f7ff ff4f 	bl	8006238 <__b2d>
 800639a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800639e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80063a2:	eba3 0c02 	sub.w	ip, r3, r2
 80063a6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80063aa:	1a9b      	subs	r3, r3, r2
 80063ac:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80063b0:	ec51 0b10 	vmov	r0, r1, d0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	bfd6      	itet	le
 80063b8:	460a      	movle	r2, r1
 80063ba:	462a      	movgt	r2, r5
 80063bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80063c0:	468b      	mov	fp, r1
 80063c2:	462f      	mov	r7, r5
 80063c4:	bfd4      	ite	le
 80063c6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80063ca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80063ce:	4620      	mov	r0, r4
 80063d0:	ee10 2a10 	vmov	r2, s0
 80063d4:	465b      	mov	r3, fp
 80063d6:	4639      	mov	r1, r7
 80063d8:	f7fa fa40 	bl	800085c <__aeabi_ddiv>
 80063dc:	ec41 0b10 	vmov	d0, r0, r1
 80063e0:	b003      	add	sp, #12
 80063e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080063e6 <__copybits>:
 80063e6:	3901      	subs	r1, #1
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	1149      	asrs	r1, r1, #5
 80063ec:	6914      	ldr	r4, [r2, #16]
 80063ee:	3101      	adds	r1, #1
 80063f0:	f102 0314 	add.w	r3, r2, #20
 80063f4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80063f8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80063fc:	1f05      	subs	r5, r0, #4
 80063fe:	42a3      	cmp	r3, r4
 8006400:	d30c      	bcc.n	800641c <__copybits+0x36>
 8006402:	1aa3      	subs	r3, r4, r2
 8006404:	3b11      	subs	r3, #17
 8006406:	f023 0303 	bic.w	r3, r3, #3
 800640a:	3211      	adds	r2, #17
 800640c:	42a2      	cmp	r2, r4
 800640e:	bf88      	it	hi
 8006410:	2300      	movhi	r3, #0
 8006412:	4418      	add	r0, r3
 8006414:	2300      	movs	r3, #0
 8006416:	4288      	cmp	r0, r1
 8006418:	d305      	bcc.n	8006426 <__copybits+0x40>
 800641a:	bd70      	pop	{r4, r5, r6, pc}
 800641c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006420:	f845 6f04 	str.w	r6, [r5, #4]!
 8006424:	e7eb      	b.n	80063fe <__copybits+0x18>
 8006426:	f840 3b04 	str.w	r3, [r0], #4
 800642a:	e7f4      	b.n	8006416 <__copybits+0x30>

0800642c <__any_on>:
 800642c:	f100 0214 	add.w	r2, r0, #20
 8006430:	6900      	ldr	r0, [r0, #16]
 8006432:	114b      	asrs	r3, r1, #5
 8006434:	4298      	cmp	r0, r3
 8006436:	b510      	push	{r4, lr}
 8006438:	db11      	blt.n	800645e <__any_on+0x32>
 800643a:	dd0a      	ble.n	8006452 <__any_on+0x26>
 800643c:	f011 011f 	ands.w	r1, r1, #31
 8006440:	d007      	beq.n	8006452 <__any_on+0x26>
 8006442:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006446:	fa24 f001 	lsr.w	r0, r4, r1
 800644a:	fa00 f101 	lsl.w	r1, r0, r1
 800644e:	428c      	cmp	r4, r1
 8006450:	d10b      	bne.n	800646a <__any_on+0x3e>
 8006452:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006456:	4293      	cmp	r3, r2
 8006458:	d803      	bhi.n	8006462 <__any_on+0x36>
 800645a:	2000      	movs	r0, #0
 800645c:	bd10      	pop	{r4, pc}
 800645e:	4603      	mov	r3, r0
 8006460:	e7f7      	b.n	8006452 <__any_on+0x26>
 8006462:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006466:	2900      	cmp	r1, #0
 8006468:	d0f5      	beq.n	8006456 <__any_on+0x2a>
 800646a:	2001      	movs	r0, #1
 800646c:	e7f6      	b.n	800645c <__any_on+0x30>

0800646e <sulp>:
 800646e:	b570      	push	{r4, r5, r6, lr}
 8006470:	4604      	mov	r4, r0
 8006472:	460d      	mov	r5, r1
 8006474:	ec45 4b10 	vmov	d0, r4, r5
 8006478:	4616      	mov	r6, r2
 800647a:	f7ff feb7 	bl	80061ec <__ulp>
 800647e:	ec51 0b10 	vmov	r0, r1, d0
 8006482:	b17e      	cbz	r6, 80064a4 <sulp+0x36>
 8006484:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006488:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800648c:	2b00      	cmp	r3, #0
 800648e:	dd09      	ble.n	80064a4 <sulp+0x36>
 8006490:	051b      	lsls	r3, r3, #20
 8006492:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006496:	2400      	movs	r4, #0
 8006498:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800649c:	4622      	mov	r2, r4
 800649e:	462b      	mov	r3, r5
 80064a0:	f7fa f8b2 	bl	8000608 <__aeabi_dmul>
 80064a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080064a8 <_strtod_l>:
 80064a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ac:	ed2d 8b02 	vpush	{d8}
 80064b0:	b09b      	sub	sp, #108	; 0x6c
 80064b2:	4604      	mov	r4, r0
 80064b4:	9213      	str	r2, [sp, #76]	; 0x4c
 80064b6:	2200      	movs	r2, #0
 80064b8:	9216      	str	r2, [sp, #88]	; 0x58
 80064ba:	460d      	mov	r5, r1
 80064bc:	f04f 0800 	mov.w	r8, #0
 80064c0:	f04f 0900 	mov.w	r9, #0
 80064c4:	460a      	mov	r2, r1
 80064c6:	9215      	str	r2, [sp, #84]	; 0x54
 80064c8:	7811      	ldrb	r1, [r2, #0]
 80064ca:	292b      	cmp	r1, #43	; 0x2b
 80064cc:	d04c      	beq.n	8006568 <_strtod_l+0xc0>
 80064ce:	d83a      	bhi.n	8006546 <_strtod_l+0x9e>
 80064d0:	290d      	cmp	r1, #13
 80064d2:	d834      	bhi.n	800653e <_strtod_l+0x96>
 80064d4:	2908      	cmp	r1, #8
 80064d6:	d834      	bhi.n	8006542 <_strtod_l+0x9a>
 80064d8:	2900      	cmp	r1, #0
 80064da:	d03d      	beq.n	8006558 <_strtod_l+0xb0>
 80064dc:	2200      	movs	r2, #0
 80064de:	920a      	str	r2, [sp, #40]	; 0x28
 80064e0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80064e2:	7832      	ldrb	r2, [r6, #0]
 80064e4:	2a30      	cmp	r2, #48	; 0x30
 80064e6:	f040 80b4 	bne.w	8006652 <_strtod_l+0x1aa>
 80064ea:	7872      	ldrb	r2, [r6, #1]
 80064ec:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80064f0:	2a58      	cmp	r2, #88	; 0x58
 80064f2:	d170      	bne.n	80065d6 <_strtod_l+0x12e>
 80064f4:	9302      	str	r3, [sp, #8]
 80064f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064f8:	9301      	str	r3, [sp, #4]
 80064fa:	ab16      	add	r3, sp, #88	; 0x58
 80064fc:	9300      	str	r3, [sp, #0]
 80064fe:	4a8e      	ldr	r2, [pc, #568]	; (8006738 <_strtod_l+0x290>)
 8006500:	ab17      	add	r3, sp, #92	; 0x5c
 8006502:	a915      	add	r1, sp, #84	; 0x54
 8006504:	4620      	mov	r0, r4
 8006506:	f001 f93f 	bl	8007788 <__gethex>
 800650a:	f010 070f 	ands.w	r7, r0, #15
 800650e:	4605      	mov	r5, r0
 8006510:	d005      	beq.n	800651e <_strtod_l+0x76>
 8006512:	2f06      	cmp	r7, #6
 8006514:	d12a      	bne.n	800656c <_strtod_l+0xc4>
 8006516:	3601      	adds	r6, #1
 8006518:	2300      	movs	r3, #0
 800651a:	9615      	str	r6, [sp, #84]	; 0x54
 800651c:	930a      	str	r3, [sp, #40]	; 0x28
 800651e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006520:	2b00      	cmp	r3, #0
 8006522:	f040 857f 	bne.w	8007024 <_strtod_l+0xb7c>
 8006526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006528:	b1db      	cbz	r3, 8006562 <_strtod_l+0xba>
 800652a:	4642      	mov	r2, r8
 800652c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006530:	ec43 2b10 	vmov	d0, r2, r3
 8006534:	b01b      	add	sp, #108	; 0x6c
 8006536:	ecbd 8b02 	vpop	{d8}
 800653a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800653e:	2920      	cmp	r1, #32
 8006540:	d1cc      	bne.n	80064dc <_strtod_l+0x34>
 8006542:	3201      	adds	r2, #1
 8006544:	e7bf      	b.n	80064c6 <_strtod_l+0x1e>
 8006546:	292d      	cmp	r1, #45	; 0x2d
 8006548:	d1c8      	bne.n	80064dc <_strtod_l+0x34>
 800654a:	2101      	movs	r1, #1
 800654c:	910a      	str	r1, [sp, #40]	; 0x28
 800654e:	1c51      	adds	r1, r2, #1
 8006550:	9115      	str	r1, [sp, #84]	; 0x54
 8006552:	7852      	ldrb	r2, [r2, #1]
 8006554:	2a00      	cmp	r2, #0
 8006556:	d1c3      	bne.n	80064e0 <_strtod_l+0x38>
 8006558:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800655a:	9515      	str	r5, [sp, #84]	; 0x54
 800655c:	2b00      	cmp	r3, #0
 800655e:	f040 855f 	bne.w	8007020 <_strtod_l+0xb78>
 8006562:	4642      	mov	r2, r8
 8006564:	464b      	mov	r3, r9
 8006566:	e7e3      	b.n	8006530 <_strtod_l+0x88>
 8006568:	2100      	movs	r1, #0
 800656a:	e7ef      	b.n	800654c <_strtod_l+0xa4>
 800656c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800656e:	b13a      	cbz	r2, 8006580 <_strtod_l+0xd8>
 8006570:	2135      	movs	r1, #53	; 0x35
 8006572:	a818      	add	r0, sp, #96	; 0x60
 8006574:	f7ff ff37 	bl	80063e6 <__copybits>
 8006578:	9916      	ldr	r1, [sp, #88]	; 0x58
 800657a:	4620      	mov	r0, r4
 800657c:	f7ff fb0a 	bl	8005b94 <_Bfree>
 8006580:	3f01      	subs	r7, #1
 8006582:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006584:	2f04      	cmp	r7, #4
 8006586:	d806      	bhi.n	8006596 <_strtod_l+0xee>
 8006588:	e8df f007 	tbb	[pc, r7]
 800658c:	201d0314 	.word	0x201d0314
 8006590:	14          	.byte	0x14
 8006591:	00          	.byte	0x00
 8006592:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006596:	05e9      	lsls	r1, r5, #23
 8006598:	bf48      	it	mi
 800659a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800659e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80065a2:	0d1b      	lsrs	r3, r3, #20
 80065a4:	051b      	lsls	r3, r3, #20
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d1b9      	bne.n	800651e <_strtod_l+0x76>
 80065aa:	f7fe fb03 	bl	8004bb4 <__errno>
 80065ae:	2322      	movs	r3, #34	; 0x22
 80065b0:	6003      	str	r3, [r0, #0]
 80065b2:	e7b4      	b.n	800651e <_strtod_l+0x76>
 80065b4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80065b8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80065bc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80065c0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80065c4:	e7e7      	b.n	8006596 <_strtod_l+0xee>
 80065c6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006740 <_strtod_l+0x298>
 80065ca:	e7e4      	b.n	8006596 <_strtod_l+0xee>
 80065cc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80065d0:	f04f 38ff 	mov.w	r8, #4294967295
 80065d4:	e7df      	b.n	8006596 <_strtod_l+0xee>
 80065d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065d8:	1c5a      	adds	r2, r3, #1
 80065da:	9215      	str	r2, [sp, #84]	; 0x54
 80065dc:	785b      	ldrb	r3, [r3, #1]
 80065de:	2b30      	cmp	r3, #48	; 0x30
 80065e0:	d0f9      	beq.n	80065d6 <_strtod_l+0x12e>
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d09b      	beq.n	800651e <_strtod_l+0x76>
 80065e6:	2301      	movs	r3, #1
 80065e8:	f04f 0a00 	mov.w	sl, #0
 80065ec:	9304      	str	r3, [sp, #16]
 80065ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80065f2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80065f6:	46d3      	mov	fp, sl
 80065f8:	220a      	movs	r2, #10
 80065fa:	9815      	ldr	r0, [sp, #84]	; 0x54
 80065fc:	7806      	ldrb	r6, [r0, #0]
 80065fe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006602:	b2d9      	uxtb	r1, r3
 8006604:	2909      	cmp	r1, #9
 8006606:	d926      	bls.n	8006656 <_strtod_l+0x1ae>
 8006608:	494c      	ldr	r1, [pc, #304]	; (800673c <_strtod_l+0x294>)
 800660a:	2201      	movs	r2, #1
 800660c:	f000 ffe6 	bl	80075dc <strncmp>
 8006610:	2800      	cmp	r0, #0
 8006612:	d030      	beq.n	8006676 <_strtod_l+0x1ce>
 8006614:	2000      	movs	r0, #0
 8006616:	4632      	mov	r2, r6
 8006618:	9005      	str	r0, [sp, #20]
 800661a:	465e      	mov	r6, fp
 800661c:	4603      	mov	r3, r0
 800661e:	2a65      	cmp	r2, #101	; 0x65
 8006620:	d001      	beq.n	8006626 <_strtod_l+0x17e>
 8006622:	2a45      	cmp	r2, #69	; 0x45
 8006624:	d113      	bne.n	800664e <_strtod_l+0x1a6>
 8006626:	b91e      	cbnz	r6, 8006630 <_strtod_l+0x188>
 8006628:	9a04      	ldr	r2, [sp, #16]
 800662a:	4302      	orrs	r2, r0
 800662c:	d094      	beq.n	8006558 <_strtod_l+0xb0>
 800662e:	2600      	movs	r6, #0
 8006630:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006632:	1c6a      	adds	r2, r5, #1
 8006634:	9215      	str	r2, [sp, #84]	; 0x54
 8006636:	786a      	ldrb	r2, [r5, #1]
 8006638:	2a2b      	cmp	r2, #43	; 0x2b
 800663a:	d074      	beq.n	8006726 <_strtod_l+0x27e>
 800663c:	2a2d      	cmp	r2, #45	; 0x2d
 800663e:	d078      	beq.n	8006732 <_strtod_l+0x28a>
 8006640:	f04f 0c00 	mov.w	ip, #0
 8006644:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006648:	2909      	cmp	r1, #9
 800664a:	d97f      	bls.n	800674c <_strtod_l+0x2a4>
 800664c:	9515      	str	r5, [sp, #84]	; 0x54
 800664e:	2700      	movs	r7, #0
 8006650:	e09e      	b.n	8006790 <_strtod_l+0x2e8>
 8006652:	2300      	movs	r3, #0
 8006654:	e7c8      	b.n	80065e8 <_strtod_l+0x140>
 8006656:	f1bb 0f08 	cmp.w	fp, #8
 800665a:	bfd8      	it	le
 800665c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800665e:	f100 0001 	add.w	r0, r0, #1
 8006662:	bfda      	itte	le
 8006664:	fb02 3301 	mlale	r3, r2, r1, r3
 8006668:	9309      	strle	r3, [sp, #36]	; 0x24
 800666a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800666e:	f10b 0b01 	add.w	fp, fp, #1
 8006672:	9015      	str	r0, [sp, #84]	; 0x54
 8006674:	e7c1      	b.n	80065fa <_strtod_l+0x152>
 8006676:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006678:	1c5a      	adds	r2, r3, #1
 800667a:	9215      	str	r2, [sp, #84]	; 0x54
 800667c:	785a      	ldrb	r2, [r3, #1]
 800667e:	f1bb 0f00 	cmp.w	fp, #0
 8006682:	d037      	beq.n	80066f4 <_strtod_l+0x24c>
 8006684:	9005      	str	r0, [sp, #20]
 8006686:	465e      	mov	r6, fp
 8006688:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800668c:	2b09      	cmp	r3, #9
 800668e:	d912      	bls.n	80066b6 <_strtod_l+0x20e>
 8006690:	2301      	movs	r3, #1
 8006692:	e7c4      	b.n	800661e <_strtod_l+0x176>
 8006694:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	9215      	str	r2, [sp, #84]	; 0x54
 800669a:	785a      	ldrb	r2, [r3, #1]
 800669c:	3001      	adds	r0, #1
 800669e:	2a30      	cmp	r2, #48	; 0x30
 80066a0:	d0f8      	beq.n	8006694 <_strtod_l+0x1ec>
 80066a2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80066a6:	2b08      	cmp	r3, #8
 80066a8:	f200 84c1 	bhi.w	800702e <_strtod_l+0xb86>
 80066ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066ae:	9005      	str	r0, [sp, #20]
 80066b0:	2000      	movs	r0, #0
 80066b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80066b4:	4606      	mov	r6, r0
 80066b6:	3a30      	subs	r2, #48	; 0x30
 80066b8:	f100 0301 	add.w	r3, r0, #1
 80066bc:	d014      	beq.n	80066e8 <_strtod_l+0x240>
 80066be:	9905      	ldr	r1, [sp, #20]
 80066c0:	4419      	add	r1, r3
 80066c2:	9105      	str	r1, [sp, #20]
 80066c4:	4633      	mov	r3, r6
 80066c6:	eb00 0c06 	add.w	ip, r0, r6
 80066ca:	210a      	movs	r1, #10
 80066cc:	4563      	cmp	r3, ip
 80066ce:	d113      	bne.n	80066f8 <_strtod_l+0x250>
 80066d0:	1833      	adds	r3, r6, r0
 80066d2:	2b08      	cmp	r3, #8
 80066d4:	f106 0601 	add.w	r6, r6, #1
 80066d8:	4406      	add	r6, r0
 80066da:	dc1a      	bgt.n	8006712 <_strtod_l+0x26a>
 80066dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066de:	230a      	movs	r3, #10
 80066e0:	fb03 2301 	mla	r3, r3, r1, r2
 80066e4:	9309      	str	r3, [sp, #36]	; 0x24
 80066e6:	2300      	movs	r3, #0
 80066e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80066ea:	1c51      	adds	r1, r2, #1
 80066ec:	9115      	str	r1, [sp, #84]	; 0x54
 80066ee:	7852      	ldrb	r2, [r2, #1]
 80066f0:	4618      	mov	r0, r3
 80066f2:	e7c9      	b.n	8006688 <_strtod_l+0x1e0>
 80066f4:	4658      	mov	r0, fp
 80066f6:	e7d2      	b.n	800669e <_strtod_l+0x1f6>
 80066f8:	2b08      	cmp	r3, #8
 80066fa:	f103 0301 	add.w	r3, r3, #1
 80066fe:	dc03      	bgt.n	8006708 <_strtod_l+0x260>
 8006700:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006702:	434f      	muls	r7, r1
 8006704:	9709      	str	r7, [sp, #36]	; 0x24
 8006706:	e7e1      	b.n	80066cc <_strtod_l+0x224>
 8006708:	2b10      	cmp	r3, #16
 800670a:	bfd8      	it	le
 800670c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006710:	e7dc      	b.n	80066cc <_strtod_l+0x224>
 8006712:	2e10      	cmp	r6, #16
 8006714:	bfdc      	itt	le
 8006716:	230a      	movle	r3, #10
 8006718:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800671c:	e7e3      	b.n	80066e6 <_strtod_l+0x23e>
 800671e:	2300      	movs	r3, #0
 8006720:	9305      	str	r3, [sp, #20]
 8006722:	2301      	movs	r3, #1
 8006724:	e780      	b.n	8006628 <_strtod_l+0x180>
 8006726:	f04f 0c00 	mov.w	ip, #0
 800672a:	1caa      	adds	r2, r5, #2
 800672c:	9215      	str	r2, [sp, #84]	; 0x54
 800672e:	78aa      	ldrb	r2, [r5, #2]
 8006730:	e788      	b.n	8006644 <_strtod_l+0x19c>
 8006732:	f04f 0c01 	mov.w	ip, #1
 8006736:	e7f8      	b.n	800672a <_strtod_l+0x282>
 8006738:	08008890 	.word	0x08008890
 800673c:	0800888c 	.word	0x0800888c
 8006740:	7ff00000 	.word	0x7ff00000
 8006744:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006746:	1c51      	adds	r1, r2, #1
 8006748:	9115      	str	r1, [sp, #84]	; 0x54
 800674a:	7852      	ldrb	r2, [r2, #1]
 800674c:	2a30      	cmp	r2, #48	; 0x30
 800674e:	d0f9      	beq.n	8006744 <_strtod_l+0x29c>
 8006750:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006754:	2908      	cmp	r1, #8
 8006756:	f63f af7a 	bhi.w	800664e <_strtod_l+0x1a6>
 800675a:	3a30      	subs	r2, #48	; 0x30
 800675c:	9208      	str	r2, [sp, #32]
 800675e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006760:	920c      	str	r2, [sp, #48]	; 0x30
 8006762:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006764:	1c57      	adds	r7, r2, #1
 8006766:	9715      	str	r7, [sp, #84]	; 0x54
 8006768:	7852      	ldrb	r2, [r2, #1]
 800676a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800676e:	f1be 0f09 	cmp.w	lr, #9
 8006772:	d938      	bls.n	80067e6 <_strtod_l+0x33e>
 8006774:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006776:	1a7f      	subs	r7, r7, r1
 8006778:	2f08      	cmp	r7, #8
 800677a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800677e:	dc03      	bgt.n	8006788 <_strtod_l+0x2e0>
 8006780:	9908      	ldr	r1, [sp, #32]
 8006782:	428f      	cmp	r7, r1
 8006784:	bfa8      	it	ge
 8006786:	460f      	movge	r7, r1
 8006788:	f1bc 0f00 	cmp.w	ip, #0
 800678c:	d000      	beq.n	8006790 <_strtod_l+0x2e8>
 800678e:	427f      	negs	r7, r7
 8006790:	2e00      	cmp	r6, #0
 8006792:	d14f      	bne.n	8006834 <_strtod_l+0x38c>
 8006794:	9904      	ldr	r1, [sp, #16]
 8006796:	4301      	orrs	r1, r0
 8006798:	f47f aec1 	bne.w	800651e <_strtod_l+0x76>
 800679c:	2b00      	cmp	r3, #0
 800679e:	f47f aedb 	bne.w	8006558 <_strtod_l+0xb0>
 80067a2:	2a69      	cmp	r2, #105	; 0x69
 80067a4:	d029      	beq.n	80067fa <_strtod_l+0x352>
 80067a6:	dc26      	bgt.n	80067f6 <_strtod_l+0x34e>
 80067a8:	2a49      	cmp	r2, #73	; 0x49
 80067aa:	d026      	beq.n	80067fa <_strtod_l+0x352>
 80067ac:	2a4e      	cmp	r2, #78	; 0x4e
 80067ae:	f47f aed3 	bne.w	8006558 <_strtod_l+0xb0>
 80067b2:	499b      	ldr	r1, [pc, #620]	; (8006a20 <_strtod_l+0x578>)
 80067b4:	a815      	add	r0, sp, #84	; 0x54
 80067b6:	f001 fa27 	bl	8007c08 <__match>
 80067ba:	2800      	cmp	r0, #0
 80067bc:	f43f aecc 	beq.w	8006558 <_strtod_l+0xb0>
 80067c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	2b28      	cmp	r3, #40	; 0x28
 80067c6:	d12f      	bne.n	8006828 <_strtod_l+0x380>
 80067c8:	4996      	ldr	r1, [pc, #600]	; (8006a24 <_strtod_l+0x57c>)
 80067ca:	aa18      	add	r2, sp, #96	; 0x60
 80067cc:	a815      	add	r0, sp, #84	; 0x54
 80067ce:	f001 fa2f 	bl	8007c30 <__hexnan>
 80067d2:	2805      	cmp	r0, #5
 80067d4:	d128      	bne.n	8006828 <_strtod_l+0x380>
 80067d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80067dc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80067e0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80067e4:	e69b      	b.n	800651e <_strtod_l+0x76>
 80067e6:	9f08      	ldr	r7, [sp, #32]
 80067e8:	210a      	movs	r1, #10
 80067ea:	fb01 2107 	mla	r1, r1, r7, r2
 80067ee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80067f2:	9208      	str	r2, [sp, #32]
 80067f4:	e7b5      	b.n	8006762 <_strtod_l+0x2ba>
 80067f6:	2a6e      	cmp	r2, #110	; 0x6e
 80067f8:	e7d9      	b.n	80067ae <_strtod_l+0x306>
 80067fa:	498b      	ldr	r1, [pc, #556]	; (8006a28 <_strtod_l+0x580>)
 80067fc:	a815      	add	r0, sp, #84	; 0x54
 80067fe:	f001 fa03 	bl	8007c08 <__match>
 8006802:	2800      	cmp	r0, #0
 8006804:	f43f aea8 	beq.w	8006558 <_strtod_l+0xb0>
 8006808:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800680a:	4988      	ldr	r1, [pc, #544]	; (8006a2c <_strtod_l+0x584>)
 800680c:	3b01      	subs	r3, #1
 800680e:	a815      	add	r0, sp, #84	; 0x54
 8006810:	9315      	str	r3, [sp, #84]	; 0x54
 8006812:	f001 f9f9 	bl	8007c08 <__match>
 8006816:	b910      	cbnz	r0, 800681e <_strtod_l+0x376>
 8006818:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800681a:	3301      	adds	r3, #1
 800681c:	9315      	str	r3, [sp, #84]	; 0x54
 800681e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006a3c <_strtod_l+0x594>
 8006822:	f04f 0800 	mov.w	r8, #0
 8006826:	e67a      	b.n	800651e <_strtod_l+0x76>
 8006828:	4881      	ldr	r0, [pc, #516]	; (8006a30 <_strtod_l+0x588>)
 800682a:	f000 ff09 	bl	8007640 <nan>
 800682e:	ec59 8b10 	vmov	r8, r9, d0
 8006832:	e674      	b.n	800651e <_strtod_l+0x76>
 8006834:	9b05      	ldr	r3, [sp, #20]
 8006836:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006838:	1afb      	subs	r3, r7, r3
 800683a:	f1bb 0f00 	cmp.w	fp, #0
 800683e:	bf08      	it	eq
 8006840:	46b3      	moveq	fp, r6
 8006842:	2e10      	cmp	r6, #16
 8006844:	9308      	str	r3, [sp, #32]
 8006846:	4635      	mov	r5, r6
 8006848:	bfa8      	it	ge
 800684a:	2510      	movge	r5, #16
 800684c:	f7f9 fe62 	bl	8000514 <__aeabi_ui2d>
 8006850:	2e09      	cmp	r6, #9
 8006852:	4680      	mov	r8, r0
 8006854:	4689      	mov	r9, r1
 8006856:	dd13      	ble.n	8006880 <_strtod_l+0x3d8>
 8006858:	4b76      	ldr	r3, [pc, #472]	; (8006a34 <_strtod_l+0x58c>)
 800685a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800685e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006862:	f7f9 fed1 	bl	8000608 <__aeabi_dmul>
 8006866:	4680      	mov	r8, r0
 8006868:	4650      	mov	r0, sl
 800686a:	4689      	mov	r9, r1
 800686c:	f7f9 fe52 	bl	8000514 <__aeabi_ui2d>
 8006870:	4602      	mov	r2, r0
 8006872:	460b      	mov	r3, r1
 8006874:	4640      	mov	r0, r8
 8006876:	4649      	mov	r1, r9
 8006878:	f7f9 fd10 	bl	800029c <__adddf3>
 800687c:	4680      	mov	r8, r0
 800687e:	4689      	mov	r9, r1
 8006880:	2e0f      	cmp	r6, #15
 8006882:	dc38      	bgt.n	80068f6 <_strtod_l+0x44e>
 8006884:	9b08      	ldr	r3, [sp, #32]
 8006886:	2b00      	cmp	r3, #0
 8006888:	f43f ae49 	beq.w	800651e <_strtod_l+0x76>
 800688c:	dd24      	ble.n	80068d8 <_strtod_l+0x430>
 800688e:	2b16      	cmp	r3, #22
 8006890:	dc0b      	bgt.n	80068aa <_strtod_l+0x402>
 8006892:	4968      	ldr	r1, [pc, #416]	; (8006a34 <_strtod_l+0x58c>)
 8006894:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006898:	e9d1 0100 	ldrd	r0, r1, [r1]
 800689c:	4642      	mov	r2, r8
 800689e:	464b      	mov	r3, r9
 80068a0:	f7f9 feb2 	bl	8000608 <__aeabi_dmul>
 80068a4:	4680      	mov	r8, r0
 80068a6:	4689      	mov	r9, r1
 80068a8:	e639      	b.n	800651e <_strtod_l+0x76>
 80068aa:	9a08      	ldr	r2, [sp, #32]
 80068ac:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80068b0:	4293      	cmp	r3, r2
 80068b2:	db20      	blt.n	80068f6 <_strtod_l+0x44e>
 80068b4:	4c5f      	ldr	r4, [pc, #380]	; (8006a34 <_strtod_l+0x58c>)
 80068b6:	f1c6 060f 	rsb	r6, r6, #15
 80068ba:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80068be:	4642      	mov	r2, r8
 80068c0:	464b      	mov	r3, r9
 80068c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068c6:	f7f9 fe9f 	bl	8000608 <__aeabi_dmul>
 80068ca:	9b08      	ldr	r3, [sp, #32]
 80068cc:	1b9e      	subs	r6, r3, r6
 80068ce:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80068d2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80068d6:	e7e3      	b.n	80068a0 <_strtod_l+0x3f8>
 80068d8:	9b08      	ldr	r3, [sp, #32]
 80068da:	3316      	adds	r3, #22
 80068dc:	db0b      	blt.n	80068f6 <_strtod_l+0x44e>
 80068de:	9b05      	ldr	r3, [sp, #20]
 80068e0:	1bdf      	subs	r7, r3, r7
 80068e2:	4b54      	ldr	r3, [pc, #336]	; (8006a34 <_strtod_l+0x58c>)
 80068e4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80068e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ec:	4640      	mov	r0, r8
 80068ee:	4649      	mov	r1, r9
 80068f0:	f7f9 ffb4 	bl	800085c <__aeabi_ddiv>
 80068f4:	e7d6      	b.n	80068a4 <_strtod_l+0x3fc>
 80068f6:	9b08      	ldr	r3, [sp, #32]
 80068f8:	1b75      	subs	r5, r6, r5
 80068fa:	441d      	add	r5, r3
 80068fc:	2d00      	cmp	r5, #0
 80068fe:	dd70      	ble.n	80069e2 <_strtod_l+0x53a>
 8006900:	f015 030f 	ands.w	r3, r5, #15
 8006904:	d00a      	beq.n	800691c <_strtod_l+0x474>
 8006906:	494b      	ldr	r1, [pc, #300]	; (8006a34 <_strtod_l+0x58c>)
 8006908:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800690c:	4642      	mov	r2, r8
 800690e:	464b      	mov	r3, r9
 8006910:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006914:	f7f9 fe78 	bl	8000608 <__aeabi_dmul>
 8006918:	4680      	mov	r8, r0
 800691a:	4689      	mov	r9, r1
 800691c:	f035 050f 	bics.w	r5, r5, #15
 8006920:	d04d      	beq.n	80069be <_strtod_l+0x516>
 8006922:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006926:	dd22      	ble.n	800696e <_strtod_l+0x4c6>
 8006928:	2500      	movs	r5, #0
 800692a:	46ab      	mov	fp, r5
 800692c:	9509      	str	r5, [sp, #36]	; 0x24
 800692e:	9505      	str	r5, [sp, #20]
 8006930:	2322      	movs	r3, #34	; 0x22
 8006932:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006a3c <_strtod_l+0x594>
 8006936:	6023      	str	r3, [r4, #0]
 8006938:	f04f 0800 	mov.w	r8, #0
 800693c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800693e:	2b00      	cmp	r3, #0
 8006940:	f43f aded 	beq.w	800651e <_strtod_l+0x76>
 8006944:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006946:	4620      	mov	r0, r4
 8006948:	f7ff f924 	bl	8005b94 <_Bfree>
 800694c:	9905      	ldr	r1, [sp, #20]
 800694e:	4620      	mov	r0, r4
 8006950:	f7ff f920 	bl	8005b94 <_Bfree>
 8006954:	4659      	mov	r1, fp
 8006956:	4620      	mov	r0, r4
 8006958:	f7ff f91c 	bl	8005b94 <_Bfree>
 800695c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800695e:	4620      	mov	r0, r4
 8006960:	f7ff f918 	bl	8005b94 <_Bfree>
 8006964:	4629      	mov	r1, r5
 8006966:	4620      	mov	r0, r4
 8006968:	f7ff f914 	bl	8005b94 <_Bfree>
 800696c:	e5d7      	b.n	800651e <_strtod_l+0x76>
 800696e:	4b32      	ldr	r3, [pc, #200]	; (8006a38 <_strtod_l+0x590>)
 8006970:	9304      	str	r3, [sp, #16]
 8006972:	2300      	movs	r3, #0
 8006974:	112d      	asrs	r5, r5, #4
 8006976:	4640      	mov	r0, r8
 8006978:	4649      	mov	r1, r9
 800697a:	469a      	mov	sl, r3
 800697c:	2d01      	cmp	r5, #1
 800697e:	dc21      	bgt.n	80069c4 <_strtod_l+0x51c>
 8006980:	b10b      	cbz	r3, 8006986 <_strtod_l+0x4de>
 8006982:	4680      	mov	r8, r0
 8006984:	4689      	mov	r9, r1
 8006986:	492c      	ldr	r1, [pc, #176]	; (8006a38 <_strtod_l+0x590>)
 8006988:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800698c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006990:	4642      	mov	r2, r8
 8006992:	464b      	mov	r3, r9
 8006994:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006998:	f7f9 fe36 	bl	8000608 <__aeabi_dmul>
 800699c:	4b27      	ldr	r3, [pc, #156]	; (8006a3c <_strtod_l+0x594>)
 800699e:	460a      	mov	r2, r1
 80069a0:	400b      	ands	r3, r1
 80069a2:	4927      	ldr	r1, [pc, #156]	; (8006a40 <_strtod_l+0x598>)
 80069a4:	428b      	cmp	r3, r1
 80069a6:	4680      	mov	r8, r0
 80069a8:	d8be      	bhi.n	8006928 <_strtod_l+0x480>
 80069aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80069ae:	428b      	cmp	r3, r1
 80069b0:	bf86      	itte	hi
 80069b2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006a44 <_strtod_l+0x59c>
 80069b6:	f04f 38ff 	movhi.w	r8, #4294967295
 80069ba:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80069be:	2300      	movs	r3, #0
 80069c0:	9304      	str	r3, [sp, #16]
 80069c2:	e07b      	b.n	8006abc <_strtod_l+0x614>
 80069c4:	07ea      	lsls	r2, r5, #31
 80069c6:	d505      	bpl.n	80069d4 <_strtod_l+0x52c>
 80069c8:	9b04      	ldr	r3, [sp, #16]
 80069ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ce:	f7f9 fe1b 	bl	8000608 <__aeabi_dmul>
 80069d2:	2301      	movs	r3, #1
 80069d4:	9a04      	ldr	r2, [sp, #16]
 80069d6:	3208      	adds	r2, #8
 80069d8:	f10a 0a01 	add.w	sl, sl, #1
 80069dc:	106d      	asrs	r5, r5, #1
 80069de:	9204      	str	r2, [sp, #16]
 80069e0:	e7cc      	b.n	800697c <_strtod_l+0x4d4>
 80069e2:	d0ec      	beq.n	80069be <_strtod_l+0x516>
 80069e4:	426d      	negs	r5, r5
 80069e6:	f015 020f 	ands.w	r2, r5, #15
 80069ea:	d00a      	beq.n	8006a02 <_strtod_l+0x55a>
 80069ec:	4b11      	ldr	r3, [pc, #68]	; (8006a34 <_strtod_l+0x58c>)
 80069ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069f2:	4640      	mov	r0, r8
 80069f4:	4649      	mov	r1, r9
 80069f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fa:	f7f9 ff2f 	bl	800085c <__aeabi_ddiv>
 80069fe:	4680      	mov	r8, r0
 8006a00:	4689      	mov	r9, r1
 8006a02:	112d      	asrs	r5, r5, #4
 8006a04:	d0db      	beq.n	80069be <_strtod_l+0x516>
 8006a06:	2d1f      	cmp	r5, #31
 8006a08:	dd1e      	ble.n	8006a48 <_strtod_l+0x5a0>
 8006a0a:	2500      	movs	r5, #0
 8006a0c:	46ab      	mov	fp, r5
 8006a0e:	9509      	str	r5, [sp, #36]	; 0x24
 8006a10:	9505      	str	r5, [sp, #20]
 8006a12:	2322      	movs	r3, #34	; 0x22
 8006a14:	f04f 0800 	mov.w	r8, #0
 8006a18:	f04f 0900 	mov.w	r9, #0
 8006a1c:	6023      	str	r3, [r4, #0]
 8006a1e:	e78d      	b.n	800693c <_strtod_l+0x494>
 8006a20:	08008679 	.word	0x08008679
 8006a24:	080088a4 	.word	0x080088a4
 8006a28:	08008671 	.word	0x08008671
 8006a2c:	080086a8 	.word	0x080086a8
 8006a30:	08008a35 	.word	0x08008a35
 8006a34:	080087b8 	.word	0x080087b8
 8006a38:	08008790 	.word	0x08008790
 8006a3c:	7ff00000 	.word	0x7ff00000
 8006a40:	7ca00000 	.word	0x7ca00000
 8006a44:	7fefffff 	.word	0x7fefffff
 8006a48:	f015 0310 	ands.w	r3, r5, #16
 8006a4c:	bf18      	it	ne
 8006a4e:	236a      	movne	r3, #106	; 0x6a
 8006a50:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8006df4 <_strtod_l+0x94c>
 8006a54:	9304      	str	r3, [sp, #16]
 8006a56:	4640      	mov	r0, r8
 8006a58:	4649      	mov	r1, r9
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	07ea      	lsls	r2, r5, #31
 8006a5e:	d504      	bpl.n	8006a6a <_strtod_l+0x5c2>
 8006a60:	e9da 2300 	ldrd	r2, r3, [sl]
 8006a64:	f7f9 fdd0 	bl	8000608 <__aeabi_dmul>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	106d      	asrs	r5, r5, #1
 8006a6c:	f10a 0a08 	add.w	sl, sl, #8
 8006a70:	d1f4      	bne.n	8006a5c <_strtod_l+0x5b4>
 8006a72:	b10b      	cbz	r3, 8006a78 <_strtod_l+0x5d0>
 8006a74:	4680      	mov	r8, r0
 8006a76:	4689      	mov	r9, r1
 8006a78:	9b04      	ldr	r3, [sp, #16]
 8006a7a:	b1bb      	cbz	r3, 8006aac <_strtod_l+0x604>
 8006a7c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006a80:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	4649      	mov	r1, r9
 8006a88:	dd10      	ble.n	8006aac <_strtod_l+0x604>
 8006a8a:	2b1f      	cmp	r3, #31
 8006a8c:	f340 811e 	ble.w	8006ccc <_strtod_l+0x824>
 8006a90:	2b34      	cmp	r3, #52	; 0x34
 8006a92:	bfde      	ittt	le
 8006a94:	f04f 33ff 	movle.w	r3, #4294967295
 8006a98:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006a9c:	4093      	lslle	r3, r2
 8006a9e:	f04f 0800 	mov.w	r8, #0
 8006aa2:	bfcc      	ite	gt
 8006aa4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006aa8:	ea03 0901 	andle.w	r9, r3, r1
 8006aac:	2200      	movs	r2, #0
 8006aae:	2300      	movs	r3, #0
 8006ab0:	4640      	mov	r0, r8
 8006ab2:	4649      	mov	r1, r9
 8006ab4:	f7fa f810 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d1a6      	bne.n	8006a0a <_strtod_l+0x562>
 8006abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006abe:	9300      	str	r3, [sp, #0]
 8006ac0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ac2:	4633      	mov	r3, r6
 8006ac4:	465a      	mov	r2, fp
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	f7ff f8cc 	bl	8005c64 <__s2b>
 8006acc:	9009      	str	r0, [sp, #36]	; 0x24
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	f43f af2a 	beq.w	8006928 <_strtod_l+0x480>
 8006ad4:	9a08      	ldr	r2, [sp, #32]
 8006ad6:	9b05      	ldr	r3, [sp, #20]
 8006ad8:	2a00      	cmp	r2, #0
 8006ada:	eba3 0307 	sub.w	r3, r3, r7
 8006ade:	bfa8      	it	ge
 8006ae0:	2300      	movge	r3, #0
 8006ae2:	930c      	str	r3, [sp, #48]	; 0x30
 8006ae4:	2500      	movs	r5, #0
 8006ae6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006aea:	9312      	str	r3, [sp, #72]	; 0x48
 8006aec:	46ab      	mov	fp, r5
 8006aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006af0:	4620      	mov	r0, r4
 8006af2:	6859      	ldr	r1, [r3, #4]
 8006af4:	f7ff f80e 	bl	8005b14 <_Balloc>
 8006af8:	9005      	str	r0, [sp, #20]
 8006afa:	2800      	cmp	r0, #0
 8006afc:	f43f af18 	beq.w	8006930 <_strtod_l+0x488>
 8006b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b02:	691a      	ldr	r2, [r3, #16]
 8006b04:	3202      	adds	r2, #2
 8006b06:	f103 010c 	add.w	r1, r3, #12
 8006b0a:	0092      	lsls	r2, r2, #2
 8006b0c:	300c      	adds	r0, #12
 8006b0e:	f000 fd87 	bl	8007620 <memcpy>
 8006b12:	ec49 8b10 	vmov	d0, r8, r9
 8006b16:	aa18      	add	r2, sp, #96	; 0x60
 8006b18:	a917      	add	r1, sp, #92	; 0x5c
 8006b1a:	4620      	mov	r0, r4
 8006b1c:	f7ff fbd6 	bl	80062cc <__d2b>
 8006b20:	ec49 8b18 	vmov	d8, r8, r9
 8006b24:	9016      	str	r0, [sp, #88]	; 0x58
 8006b26:	2800      	cmp	r0, #0
 8006b28:	f43f af02 	beq.w	8006930 <_strtod_l+0x488>
 8006b2c:	2101      	movs	r1, #1
 8006b2e:	4620      	mov	r0, r4
 8006b30:	f7ff f930 	bl	8005d94 <__i2b>
 8006b34:	4683      	mov	fp, r0
 8006b36:	2800      	cmp	r0, #0
 8006b38:	f43f aefa 	beq.w	8006930 <_strtod_l+0x488>
 8006b3c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006b3e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006b40:	2e00      	cmp	r6, #0
 8006b42:	bfab      	itete	ge
 8006b44:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006b46:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006b48:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006b4a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006b4e:	bfac      	ite	ge
 8006b50:	eb06 0a03 	addge.w	sl, r6, r3
 8006b54:	1b9f      	sublt	r7, r3, r6
 8006b56:	9b04      	ldr	r3, [sp, #16]
 8006b58:	1af6      	subs	r6, r6, r3
 8006b5a:	4416      	add	r6, r2
 8006b5c:	4ba0      	ldr	r3, [pc, #640]	; (8006de0 <_strtod_l+0x938>)
 8006b5e:	3e01      	subs	r6, #1
 8006b60:	429e      	cmp	r6, r3
 8006b62:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006b66:	f280 80c4 	bge.w	8006cf2 <_strtod_l+0x84a>
 8006b6a:	1b9b      	subs	r3, r3, r6
 8006b6c:	2b1f      	cmp	r3, #31
 8006b6e:	eba2 0203 	sub.w	r2, r2, r3
 8006b72:	f04f 0101 	mov.w	r1, #1
 8006b76:	f300 80b0 	bgt.w	8006cda <_strtod_l+0x832>
 8006b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b7e:	930e      	str	r3, [sp, #56]	; 0x38
 8006b80:	2300      	movs	r3, #0
 8006b82:	930d      	str	r3, [sp, #52]	; 0x34
 8006b84:	eb0a 0602 	add.w	r6, sl, r2
 8006b88:	9b04      	ldr	r3, [sp, #16]
 8006b8a:	45b2      	cmp	sl, r6
 8006b8c:	4417      	add	r7, r2
 8006b8e:	441f      	add	r7, r3
 8006b90:	4653      	mov	r3, sl
 8006b92:	bfa8      	it	ge
 8006b94:	4633      	movge	r3, r6
 8006b96:	42bb      	cmp	r3, r7
 8006b98:	bfa8      	it	ge
 8006b9a:	463b      	movge	r3, r7
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	bfc2      	ittt	gt
 8006ba0:	1af6      	subgt	r6, r6, r3
 8006ba2:	1aff      	subgt	r7, r7, r3
 8006ba4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006ba8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	dd17      	ble.n	8006bde <_strtod_l+0x736>
 8006bae:	4659      	mov	r1, fp
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f7ff f9ae 	bl	8005f14 <__pow5mult>
 8006bb8:	4683      	mov	fp, r0
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	f43f aeb8 	beq.w	8006930 <_strtod_l+0x488>
 8006bc0:	4601      	mov	r1, r0
 8006bc2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	f7ff f8fb 	bl	8005dc0 <__multiply>
 8006bca:	900b      	str	r0, [sp, #44]	; 0x2c
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	f43f aeaf 	beq.w	8006930 <_strtod_l+0x488>
 8006bd2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	f7fe ffdd 	bl	8005b94 <_Bfree>
 8006bda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bdc:	9316      	str	r3, [sp, #88]	; 0x58
 8006bde:	2e00      	cmp	r6, #0
 8006be0:	f300 808c 	bgt.w	8006cfc <_strtod_l+0x854>
 8006be4:	9b08      	ldr	r3, [sp, #32]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	dd08      	ble.n	8006bfc <_strtod_l+0x754>
 8006bea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006bec:	9905      	ldr	r1, [sp, #20]
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f7ff f990 	bl	8005f14 <__pow5mult>
 8006bf4:	9005      	str	r0, [sp, #20]
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	f43f ae9a 	beq.w	8006930 <_strtod_l+0x488>
 8006bfc:	2f00      	cmp	r7, #0
 8006bfe:	dd08      	ble.n	8006c12 <_strtod_l+0x76a>
 8006c00:	9905      	ldr	r1, [sp, #20]
 8006c02:	463a      	mov	r2, r7
 8006c04:	4620      	mov	r0, r4
 8006c06:	f7ff f9df 	bl	8005fc8 <__lshift>
 8006c0a:	9005      	str	r0, [sp, #20]
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f43f ae8f 	beq.w	8006930 <_strtod_l+0x488>
 8006c12:	f1ba 0f00 	cmp.w	sl, #0
 8006c16:	dd08      	ble.n	8006c2a <_strtod_l+0x782>
 8006c18:	4659      	mov	r1, fp
 8006c1a:	4652      	mov	r2, sl
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f7ff f9d3 	bl	8005fc8 <__lshift>
 8006c22:	4683      	mov	fp, r0
 8006c24:	2800      	cmp	r0, #0
 8006c26:	f43f ae83 	beq.w	8006930 <_strtod_l+0x488>
 8006c2a:	9a05      	ldr	r2, [sp, #20]
 8006c2c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f7ff fa52 	bl	80060d8 <__mdiff>
 8006c34:	4605      	mov	r5, r0
 8006c36:	2800      	cmp	r0, #0
 8006c38:	f43f ae7a 	beq.w	8006930 <_strtod_l+0x488>
 8006c3c:	68c3      	ldr	r3, [r0, #12]
 8006c3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c40:	2300      	movs	r3, #0
 8006c42:	60c3      	str	r3, [r0, #12]
 8006c44:	4659      	mov	r1, fp
 8006c46:	f7ff fa2b 	bl	80060a0 <__mcmp>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	da60      	bge.n	8006d10 <_strtod_l+0x868>
 8006c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c50:	ea53 0308 	orrs.w	r3, r3, r8
 8006c54:	f040 8084 	bne.w	8006d60 <_strtod_l+0x8b8>
 8006c58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d17f      	bne.n	8006d60 <_strtod_l+0x8b8>
 8006c60:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c64:	0d1b      	lsrs	r3, r3, #20
 8006c66:	051b      	lsls	r3, r3, #20
 8006c68:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006c6c:	d978      	bls.n	8006d60 <_strtod_l+0x8b8>
 8006c6e:	696b      	ldr	r3, [r5, #20]
 8006c70:	b913      	cbnz	r3, 8006c78 <_strtod_l+0x7d0>
 8006c72:	692b      	ldr	r3, [r5, #16]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	dd73      	ble.n	8006d60 <_strtod_l+0x8b8>
 8006c78:	4629      	mov	r1, r5
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f7ff f9a3 	bl	8005fc8 <__lshift>
 8006c82:	4659      	mov	r1, fp
 8006c84:	4605      	mov	r5, r0
 8006c86:	f7ff fa0b 	bl	80060a0 <__mcmp>
 8006c8a:	2800      	cmp	r0, #0
 8006c8c:	dd68      	ble.n	8006d60 <_strtod_l+0x8b8>
 8006c8e:	9904      	ldr	r1, [sp, #16]
 8006c90:	4a54      	ldr	r2, [pc, #336]	; (8006de4 <_strtod_l+0x93c>)
 8006c92:	464b      	mov	r3, r9
 8006c94:	2900      	cmp	r1, #0
 8006c96:	f000 8084 	beq.w	8006da2 <_strtod_l+0x8fa>
 8006c9a:	ea02 0109 	and.w	r1, r2, r9
 8006c9e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006ca2:	dc7e      	bgt.n	8006da2 <_strtod_l+0x8fa>
 8006ca4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006ca8:	f77f aeb3 	ble.w	8006a12 <_strtod_l+0x56a>
 8006cac:	4b4e      	ldr	r3, [pc, #312]	; (8006de8 <_strtod_l+0x940>)
 8006cae:	4640      	mov	r0, r8
 8006cb0:	4649      	mov	r1, r9
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f7f9 fca8 	bl	8000608 <__aeabi_dmul>
 8006cb8:	4b4a      	ldr	r3, [pc, #296]	; (8006de4 <_strtod_l+0x93c>)
 8006cba:	400b      	ands	r3, r1
 8006cbc:	4680      	mov	r8, r0
 8006cbe:	4689      	mov	r9, r1
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f47f ae3f 	bne.w	8006944 <_strtod_l+0x49c>
 8006cc6:	2322      	movs	r3, #34	; 0x22
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	e63b      	b.n	8006944 <_strtod_l+0x49c>
 8006ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd4:	ea03 0808 	and.w	r8, r3, r8
 8006cd8:	e6e8      	b.n	8006aac <_strtod_l+0x604>
 8006cda:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006cde:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006ce2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006ce6:	36e2      	adds	r6, #226	; 0xe2
 8006ce8:	fa01 f306 	lsl.w	r3, r1, r6
 8006cec:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8006cf0:	e748      	b.n	8006b84 <_strtod_l+0x6dc>
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8006cfa:	e743      	b.n	8006b84 <_strtod_l+0x6dc>
 8006cfc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006cfe:	4632      	mov	r2, r6
 8006d00:	4620      	mov	r0, r4
 8006d02:	f7ff f961 	bl	8005fc8 <__lshift>
 8006d06:	9016      	str	r0, [sp, #88]	; 0x58
 8006d08:	2800      	cmp	r0, #0
 8006d0a:	f47f af6b 	bne.w	8006be4 <_strtod_l+0x73c>
 8006d0e:	e60f      	b.n	8006930 <_strtod_l+0x488>
 8006d10:	46ca      	mov	sl, r9
 8006d12:	d171      	bne.n	8006df8 <_strtod_l+0x950>
 8006d14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d16:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d1a:	b352      	cbz	r2, 8006d72 <_strtod_l+0x8ca>
 8006d1c:	4a33      	ldr	r2, [pc, #204]	; (8006dec <_strtod_l+0x944>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d12a      	bne.n	8006d78 <_strtod_l+0x8d0>
 8006d22:	9b04      	ldr	r3, [sp, #16]
 8006d24:	4641      	mov	r1, r8
 8006d26:	b1fb      	cbz	r3, 8006d68 <_strtod_l+0x8c0>
 8006d28:	4b2e      	ldr	r3, [pc, #184]	; (8006de4 <_strtod_l+0x93c>)
 8006d2a:	ea09 0303 	and.w	r3, r9, r3
 8006d2e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d32:	f04f 32ff 	mov.w	r2, #4294967295
 8006d36:	d81a      	bhi.n	8006d6e <_strtod_l+0x8c6>
 8006d38:	0d1b      	lsrs	r3, r3, #20
 8006d3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d42:	4299      	cmp	r1, r3
 8006d44:	d118      	bne.n	8006d78 <_strtod_l+0x8d0>
 8006d46:	4b2a      	ldr	r3, [pc, #168]	; (8006df0 <_strtod_l+0x948>)
 8006d48:	459a      	cmp	sl, r3
 8006d4a:	d102      	bne.n	8006d52 <_strtod_l+0x8aa>
 8006d4c:	3101      	adds	r1, #1
 8006d4e:	f43f adef 	beq.w	8006930 <_strtod_l+0x488>
 8006d52:	4b24      	ldr	r3, [pc, #144]	; (8006de4 <_strtod_l+0x93c>)
 8006d54:	ea0a 0303 	and.w	r3, sl, r3
 8006d58:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006d5c:	f04f 0800 	mov.w	r8, #0
 8006d60:	9b04      	ldr	r3, [sp, #16]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1a2      	bne.n	8006cac <_strtod_l+0x804>
 8006d66:	e5ed      	b.n	8006944 <_strtod_l+0x49c>
 8006d68:	f04f 33ff 	mov.w	r3, #4294967295
 8006d6c:	e7e9      	b.n	8006d42 <_strtod_l+0x89a>
 8006d6e:	4613      	mov	r3, r2
 8006d70:	e7e7      	b.n	8006d42 <_strtod_l+0x89a>
 8006d72:	ea53 0308 	orrs.w	r3, r3, r8
 8006d76:	d08a      	beq.n	8006c8e <_strtod_l+0x7e6>
 8006d78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d7a:	b1e3      	cbz	r3, 8006db6 <_strtod_l+0x90e>
 8006d7c:	ea13 0f0a 	tst.w	r3, sl
 8006d80:	d0ee      	beq.n	8006d60 <_strtod_l+0x8b8>
 8006d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d84:	9a04      	ldr	r2, [sp, #16]
 8006d86:	4640      	mov	r0, r8
 8006d88:	4649      	mov	r1, r9
 8006d8a:	b1c3      	cbz	r3, 8006dbe <_strtod_l+0x916>
 8006d8c:	f7ff fb6f 	bl	800646e <sulp>
 8006d90:	4602      	mov	r2, r0
 8006d92:	460b      	mov	r3, r1
 8006d94:	ec51 0b18 	vmov	r0, r1, d8
 8006d98:	f7f9 fa80 	bl	800029c <__adddf3>
 8006d9c:	4680      	mov	r8, r0
 8006d9e:	4689      	mov	r9, r1
 8006da0:	e7de      	b.n	8006d60 <_strtod_l+0x8b8>
 8006da2:	4013      	ands	r3, r2
 8006da4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006da8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006dac:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006db0:	f04f 38ff 	mov.w	r8, #4294967295
 8006db4:	e7d4      	b.n	8006d60 <_strtod_l+0x8b8>
 8006db6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006db8:	ea13 0f08 	tst.w	r3, r8
 8006dbc:	e7e0      	b.n	8006d80 <_strtod_l+0x8d8>
 8006dbe:	f7ff fb56 	bl	800646e <sulp>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	ec51 0b18 	vmov	r0, r1, d8
 8006dca:	f7f9 fa65 	bl	8000298 <__aeabi_dsub>
 8006dce:	2200      	movs	r2, #0
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	4680      	mov	r8, r0
 8006dd4:	4689      	mov	r9, r1
 8006dd6:	f7f9 fe7f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	d0c0      	beq.n	8006d60 <_strtod_l+0x8b8>
 8006dde:	e618      	b.n	8006a12 <_strtod_l+0x56a>
 8006de0:	fffffc02 	.word	0xfffffc02
 8006de4:	7ff00000 	.word	0x7ff00000
 8006de8:	39500000 	.word	0x39500000
 8006dec:	000fffff 	.word	0x000fffff
 8006df0:	7fefffff 	.word	0x7fefffff
 8006df4:	080088b8 	.word	0x080088b8
 8006df8:	4659      	mov	r1, fp
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	f7ff fac0 	bl	8006380 <__ratio>
 8006e00:	ec57 6b10 	vmov	r6, r7, d0
 8006e04:	ee10 0a10 	vmov	r0, s0
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e0e:	4639      	mov	r1, r7
 8006e10:	f7f9 fe76 	bl	8000b00 <__aeabi_dcmple>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	d071      	beq.n	8006efc <_strtod_l+0xa54>
 8006e18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d17c      	bne.n	8006f18 <_strtod_l+0xa70>
 8006e1e:	f1b8 0f00 	cmp.w	r8, #0
 8006e22:	d15a      	bne.n	8006eda <_strtod_l+0xa32>
 8006e24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d15d      	bne.n	8006ee8 <_strtod_l+0xa40>
 8006e2c:	4b90      	ldr	r3, [pc, #576]	; (8007070 <_strtod_l+0xbc8>)
 8006e2e:	2200      	movs	r2, #0
 8006e30:	4630      	mov	r0, r6
 8006e32:	4639      	mov	r1, r7
 8006e34:	f7f9 fe5a 	bl	8000aec <__aeabi_dcmplt>
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	d15c      	bne.n	8006ef6 <_strtod_l+0xa4e>
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	4639      	mov	r1, r7
 8006e40:	4b8c      	ldr	r3, [pc, #560]	; (8007074 <_strtod_l+0xbcc>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	f7f9 fbe0 	bl	8000608 <__aeabi_dmul>
 8006e48:	4606      	mov	r6, r0
 8006e4a:	460f      	mov	r7, r1
 8006e4c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006e50:	9606      	str	r6, [sp, #24]
 8006e52:	9307      	str	r3, [sp, #28]
 8006e54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e58:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006e5c:	4b86      	ldr	r3, [pc, #536]	; (8007078 <_strtod_l+0xbd0>)
 8006e5e:	ea0a 0303 	and.w	r3, sl, r3
 8006e62:	930d      	str	r3, [sp, #52]	; 0x34
 8006e64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e66:	4b85      	ldr	r3, [pc, #532]	; (800707c <_strtod_l+0xbd4>)
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	f040 8090 	bne.w	8006f8e <_strtod_l+0xae6>
 8006e6e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006e72:	ec49 8b10 	vmov	d0, r8, r9
 8006e76:	f7ff f9b9 	bl	80061ec <__ulp>
 8006e7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e7e:	ec51 0b10 	vmov	r0, r1, d0
 8006e82:	f7f9 fbc1 	bl	8000608 <__aeabi_dmul>
 8006e86:	4642      	mov	r2, r8
 8006e88:	464b      	mov	r3, r9
 8006e8a:	f7f9 fa07 	bl	800029c <__adddf3>
 8006e8e:	460b      	mov	r3, r1
 8006e90:	4979      	ldr	r1, [pc, #484]	; (8007078 <_strtod_l+0xbd0>)
 8006e92:	4a7b      	ldr	r2, [pc, #492]	; (8007080 <_strtod_l+0xbd8>)
 8006e94:	4019      	ands	r1, r3
 8006e96:	4291      	cmp	r1, r2
 8006e98:	4680      	mov	r8, r0
 8006e9a:	d944      	bls.n	8006f26 <_strtod_l+0xa7e>
 8006e9c:	ee18 2a90 	vmov	r2, s17
 8006ea0:	4b78      	ldr	r3, [pc, #480]	; (8007084 <_strtod_l+0xbdc>)
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d104      	bne.n	8006eb0 <_strtod_l+0xa08>
 8006ea6:	ee18 3a10 	vmov	r3, s16
 8006eaa:	3301      	adds	r3, #1
 8006eac:	f43f ad40 	beq.w	8006930 <_strtod_l+0x488>
 8006eb0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007084 <_strtod_l+0xbdc>
 8006eb4:	f04f 38ff 	mov.w	r8, #4294967295
 8006eb8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f7fe fe6a 	bl	8005b94 <_Bfree>
 8006ec0:	9905      	ldr	r1, [sp, #20]
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f7fe fe66 	bl	8005b94 <_Bfree>
 8006ec8:	4659      	mov	r1, fp
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f7fe fe62 	bl	8005b94 <_Bfree>
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	f7fe fe5e 	bl	8005b94 <_Bfree>
 8006ed8:	e609      	b.n	8006aee <_strtod_l+0x646>
 8006eda:	f1b8 0f01 	cmp.w	r8, #1
 8006ede:	d103      	bne.n	8006ee8 <_strtod_l+0xa40>
 8006ee0:	f1b9 0f00 	cmp.w	r9, #0
 8006ee4:	f43f ad95 	beq.w	8006a12 <_strtod_l+0x56a>
 8006ee8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007040 <_strtod_l+0xb98>
 8006eec:	4f60      	ldr	r7, [pc, #384]	; (8007070 <_strtod_l+0xbc8>)
 8006eee:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006ef2:	2600      	movs	r6, #0
 8006ef4:	e7ae      	b.n	8006e54 <_strtod_l+0x9ac>
 8006ef6:	4f5f      	ldr	r7, [pc, #380]	; (8007074 <_strtod_l+0xbcc>)
 8006ef8:	2600      	movs	r6, #0
 8006efa:	e7a7      	b.n	8006e4c <_strtod_l+0x9a4>
 8006efc:	4b5d      	ldr	r3, [pc, #372]	; (8007074 <_strtod_l+0xbcc>)
 8006efe:	4630      	mov	r0, r6
 8006f00:	4639      	mov	r1, r7
 8006f02:	2200      	movs	r2, #0
 8006f04:	f7f9 fb80 	bl	8000608 <__aeabi_dmul>
 8006f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	460f      	mov	r7, r1
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d09c      	beq.n	8006e4c <_strtod_l+0x9a4>
 8006f12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006f16:	e79d      	b.n	8006e54 <_strtod_l+0x9ac>
 8006f18:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007048 <_strtod_l+0xba0>
 8006f1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f20:	ec57 6b17 	vmov	r6, r7, d7
 8006f24:	e796      	b.n	8006e54 <_strtod_l+0x9ac>
 8006f26:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006f2a:	9b04      	ldr	r3, [sp, #16]
 8006f2c:	46ca      	mov	sl, r9
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1c2      	bne.n	8006eb8 <_strtod_l+0xa10>
 8006f32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f38:	0d1b      	lsrs	r3, r3, #20
 8006f3a:	051b      	lsls	r3, r3, #20
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d1bb      	bne.n	8006eb8 <_strtod_l+0xa10>
 8006f40:	4630      	mov	r0, r6
 8006f42:	4639      	mov	r1, r7
 8006f44:	f7f9 fec0 	bl	8000cc8 <__aeabi_d2lz>
 8006f48:	f7f9 fb30 	bl	80005ac <__aeabi_l2d>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4630      	mov	r0, r6
 8006f52:	4639      	mov	r1, r7
 8006f54:	f7f9 f9a0 	bl	8000298 <__aeabi_dsub>
 8006f58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f5a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f5e:	ea43 0308 	orr.w	r3, r3, r8
 8006f62:	4313      	orrs	r3, r2
 8006f64:	4606      	mov	r6, r0
 8006f66:	460f      	mov	r7, r1
 8006f68:	d054      	beq.n	8007014 <_strtod_l+0xb6c>
 8006f6a:	a339      	add	r3, pc, #228	; (adr r3, 8007050 <_strtod_l+0xba8>)
 8006f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f70:	f7f9 fdbc 	bl	8000aec <__aeabi_dcmplt>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	f47f ace5 	bne.w	8006944 <_strtod_l+0x49c>
 8006f7a:	a337      	add	r3, pc, #220	; (adr r3, 8007058 <_strtod_l+0xbb0>)
 8006f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f80:	4630      	mov	r0, r6
 8006f82:	4639      	mov	r1, r7
 8006f84:	f7f9 fdd0 	bl	8000b28 <__aeabi_dcmpgt>
 8006f88:	2800      	cmp	r0, #0
 8006f8a:	d095      	beq.n	8006eb8 <_strtod_l+0xa10>
 8006f8c:	e4da      	b.n	8006944 <_strtod_l+0x49c>
 8006f8e:	9b04      	ldr	r3, [sp, #16]
 8006f90:	b333      	cbz	r3, 8006fe0 <_strtod_l+0xb38>
 8006f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f94:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006f98:	d822      	bhi.n	8006fe0 <_strtod_l+0xb38>
 8006f9a:	a331      	add	r3, pc, #196	; (adr r3, 8007060 <_strtod_l+0xbb8>)
 8006f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	4639      	mov	r1, r7
 8006fa4:	f7f9 fdac 	bl	8000b00 <__aeabi_dcmple>
 8006fa8:	b1a0      	cbz	r0, 8006fd4 <_strtod_l+0xb2c>
 8006faa:	4639      	mov	r1, r7
 8006fac:	4630      	mov	r0, r6
 8006fae:	f7f9 fe03 	bl	8000bb8 <__aeabi_d2uiz>
 8006fb2:	2801      	cmp	r0, #1
 8006fb4:	bf38      	it	cc
 8006fb6:	2001      	movcc	r0, #1
 8006fb8:	f7f9 faac 	bl	8000514 <__aeabi_ui2d>
 8006fbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fbe:	4606      	mov	r6, r0
 8006fc0:	460f      	mov	r7, r1
 8006fc2:	bb23      	cbnz	r3, 800700e <_strtod_l+0xb66>
 8006fc4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fc8:	9010      	str	r0, [sp, #64]	; 0x40
 8006fca:	9311      	str	r3, [sp, #68]	; 0x44
 8006fcc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006fd0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fd8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006fdc:	1a9b      	subs	r3, r3, r2
 8006fde:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fe0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006fe4:	eeb0 0a48 	vmov.f32	s0, s16
 8006fe8:	eef0 0a68 	vmov.f32	s1, s17
 8006fec:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006ff0:	f7ff f8fc 	bl	80061ec <__ulp>
 8006ff4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006ff8:	ec53 2b10 	vmov	r2, r3, d0
 8006ffc:	f7f9 fb04 	bl	8000608 <__aeabi_dmul>
 8007000:	ec53 2b18 	vmov	r2, r3, d8
 8007004:	f7f9 f94a 	bl	800029c <__adddf3>
 8007008:	4680      	mov	r8, r0
 800700a:	4689      	mov	r9, r1
 800700c:	e78d      	b.n	8006f2a <_strtod_l+0xa82>
 800700e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007012:	e7db      	b.n	8006fcc <_strtod_l+0xb24>
 8007014:	a314      	add	r3, pc, #80	; (adr r3, 8007068 <_strtod_l+0xbc0>)
 8007016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701a:	f7f9 fd67 	bl	8000aec <__aeabi_dcmplt>
 800701e:	e7b3      	b.n	8006f88 <_strtod_l+0xae0>
 8007020:	2300      	movs	r3, #0
 8007022:	930a      	str	r3, [sp, #40]	; 0x28
 8007024:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007026:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	f7ff ba7c 	b.w	8006526 <_strtod_l+0x7e>
 800702e:	2a65      	cmp	r2, #101	; 0x65
 8007030:	f43f ab75 	beq.w	800671e <_strtod_l+0x276>
 8007034:	2a45      	cmp	r2, #69	; 0x45
 8007036:	f43f ab72 	beq.w	800671e <_strtod_l+0x276>
 800703a:	2301      	movs	r3, #1
 800703c:	f7ff bbaa 	b.w	8006794 <_strtod_l+0x2ec>
 8007040:	00000000 	.word	0x00000000
 8007044:	bff00000 	.word	0xbff00000
 8007048:	00000000 	.word	0x00000000
 800704c:	3ff00000 	.word	0x3ff00000
 8007050:	94a03595 	.word	0x94a03595
 8007054:	3fdfffff 	.word	0x3fdfffff
 8007058:	35afe535 	.word	0x35afe535
 800705c:	3fe00000 	.word	0x3fe00000
 8007060:	ffc00000 	.word	0xffc00000
 8007064:	41dfffff 	.word	0x41dfffff
 8007068:	94a03595 	.word	0x94a03595
 800706c:	3fcfffff 	.word	0x3fcfffff
 8007070:	3ff00000 	.word	0x3ff00000
 8007074:	3fe00000 	.word	0x3fe00000
 8007078:	7ff00000 	.word	0x7ff00000
 800707c:	7fe00000 	.word	0x7fe00000
 8007080:	7c9fffff 	.word	0x7c9fffff
 8007084:	7fefffff 	.word	0x7fefffff

08007088 <_strtod_r>:
 8007088:	4b01      	ldr	r3, [pc, #4]	; (8007090 <_strtod_r+0x8>)
 800708a:	f7ff ba0d 	b.w	80064a8 <_strtod_l>
 800708e:	bf00      	nop
 8007090:	2000006c 	.word	0x2000006c

08007094 <_strtol_l.constprop.0>:
 8007094:	2b01      	cmp	r3, #1
 8007096:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800709a:	d001      	beq.n	80070a0 <_strtol_l.constprop.0+0xc>
 800709c:	2b24      	cmp	r3, #36	; 0x24
 800709e:	d906      	bls.n	80070ae <_strtol_l.constprop.0+0x1a>
 80070a0:	f7fd fd88 	bl	8004bb4 <__errno>
 80070a4:	2316      	movs	r3, #22
 80070a6:	6003      	str	r3, [r0, #0]
 80070a8:	2000      	movs	r0, #0
 80070aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ae:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007194 <_strtol_l.constprop.0+0x100>
 80070b2:	460d      	mov	r5, r1
 80070b4:	462e      	mov	r6, r5
 80070b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070ba:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80070be:	f017 0708 	ands.w	r7, r7, #8
 80070c2:	d1f7      	bne.n	80070b4 <_strtol_l.constprop.0+0x20>
 80070c4:	2c2d      	cmp	r4, #45	; 0x2d
 80070c6:	d132      	bne.n	800712e <_strtol_l.constprop.0+0x9a>
 80070c8:	782c      	ldrb	r4, [r5, #0]
 80070ca:	2701      	movs	r7, #1
 80070cc:	1cb5      	adds	r5, r6, #2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d05b      	beq.n	800718a <_strtol_l.constprop.0+0xf6>
 80070d2:	2b10      	cmp	r3, #16
 80070d4:	d109      	bne.n	80070ea <_strtol_l.constprop.0+0x56>
 80070d6:	2c30      	cmp	r4, #48	; 0x30
 80070d8:	d107      	bne.n	80070ea <_strtol_l.constprop.0+0x56>
 80070da:	782c      	ldrb	r4, [r5, #0]
 80070dc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80070e0:	2c58      	cmp	r4, #88	; 0x58
 80070e2:	d14d      	bne.n	8007180 <_strtol_l.constprop.0+0xec>
 80070e4:	786c      	ldrb	r4, [r5, #1]
 80070e6:	2310      	movs	r3, #16
 80070e8:	3502      	adds	r5, #2
 80070ea:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80070ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80070f2:	f04f 0e00 	mov.w	lr, #0
 80070f6:	fbb8 f9f3 	udiv	r9, r8, r3
 80070fa:	4676      	mov	r6, lr
 80070fc:	fb03 8a19 	mls	sl, r3, r9, r8
 8007100:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007104:	f1bc 0f09 	cmp.w	ip, #9
 8007108:	d816      	bhi.n	8007138 <_strtol_l.constprop.0+0xa4>
 800710a:	4664      	mov	r4, ip
 800710c:	42a3      	cmp	r3, r4
 800710e:	dd24      	ble.n	800715a <_strtol_l.constprop.0+0xc6>
 8007110:	f1be 3fff 	cmp.w	lr, #4294967295
 8007114:	d008      	beq.n	8007128 <_strtol_l.constprop.0+0x94>
 8007116:	45b1      	cmp	r9, r6
 8007118:	d31c      	bcc.n	8007154 <_strtol_l.constprop.0+0xc0>
 800711a:	d101      	bne.n	8007120 <_strtol_l.constprop.0+0x8c>
 800711c:	45a2      	cmp	sl, r4
 800711e:	db19      	blt.n	8007154 <_strtol_l.constprop.0+0xc0>
 8007120:	fb06 4603 	mla	r6, r6, r3, r4
 8007124:	f04f 0e01 	mov.w	lr, #1
 8007128:	f815 4b01 	ldrb.w	r4, [r5], #1
 800712c:	e7e8      	b.n	8007100 <_strtol_l.constprop.0+0x6c>
 800712e:	2c2b      	cmp	r4, #43	; 0x2b
 8007130:	bf04      	itt	eq
 8007132:	782c      	ldrbeq	r4, [r5, #0]
 8007134:	1cb5      	addeq	r5, r6, #2
 8007136:	e7ca      	b.n	80070ce <_strtol_l.constprop.0+0x3a>
 8007138:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800713c:	f1bc 0f19 	cmp.w	ip, #25
 8007140:	d801      	bhi.n	8007146 <_strtol_l.constprop.0+0xb2>
 8007142:	3c37      	subs	r4, #55	; 0x37
 8007144:	e7e2      	b.n	800710c <_strtol_l.constprop.0+0x78>
 8007146:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800714a:	f1bc 0f19 	cmp.w	ip, #25
 800714e:	d804      	bhi.n	800715a <_strtol_l.constprop.0+0xc6>
 8007150:	3c57      	subs	r4, #87	; 0x57
 8007152:	e7db      	b.n	800710c <_strtol_l.constprop.0+0x78>
 8007154:	f04f 3eff 	mov.w	lr, #4294967295
 8007158:	e7e6      	b.n	8007128 <_strtol_l.constprop.0+0x94>
 800715a:	f1be 3fff 	cmp.w	lr, #4294967295
 800715e:	d105      	bne.n	800716c <_strtol_l.constprop.0+0xd8>
 8007160:	2322      	movs	r3, #34	; 0x22
 8007162:	6003      	str	r3, [r0, #0]
 8007164:	4646      	mov	r6, r8
 8007166:	b942      	cbnz	r2, 800717a <_strtol_l.constprop.0+0xe6>
 8007168:	4630      	mov	r0, r6
 800716a:	e79e      	b.n	80070aa <_strtol_l.constprop.0+0x16>
 800716c:	b107      	cbz	r7, 8007170 <_strtol_l.constprop.0+0xdc>
 800716e:	4276      	negs	r6, r6
 8007170:	2a00      	cmp	r2, #0
 8007172:	d0f9      	beq.n	8007168 <_strtol_l.constprop.0+0xd4>
 8007174:	f1be 0f00 	cmp.w	lr, #0
 8007178:	d000      	beq.n	800717c <_strtol_l.constprop.0+0xe8>
 800717a:	1e69      	subs	r1, r5, #1
 800717c:	6011      	str	r1, [r2, #0]
 800717e:	e7f3      	b.n	8007168 <_strtol_l.constprop.0+0xd4>
 8007180:	2430      	movs	r4, #48	; 0x30
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1b1      	bne.n	80070ea <_strtol_l.constprop.0+0x56>
 8007186:	2308      	movs	r3, #8
 8007188:	e7af      	b.n	80070ea <_strtol_l.constprop.0+0x56>
 800718a:	2c30      	cmp	r4, #48	; 0x30
 800718c:	d0a5      	beq.n	80070da <_strtol_l.constprop.0+0x46>
 800718e:	230a      	movs	r3, #10
 8007190:	e7ab      	b.n	80070ea <_strtol_l.constprop.0+0x56>
 8007192:	bf00      	nop
 8007194:	080088e1 	.word	0x080088e1

08007198 <_strtol_r>:
 8007198:	f7ff bf7c 	b.w	8007094 <_strtol_l.constprop.0>

0800719c <__ssputs_r>:
 800719c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a0:	688e      	ldr	r6, [r1, #8]
 80071a2:	461f      	mov	r7, r3
 80071a4:	42be      	cmp	r6, r7
 80071a6:	680b      	ldr	r3, [r1, #0]
 80071a8:	4682      	mov	sl, r0
 80071aa:	460c      	mov	r4, r1
 80071ac:	4690      	mov	r8, r2
 80071ae:	d82c      	bhi.n	800720a <__ssputs_r+0x6e>
 80071b0:	898a      	ldrh	r2, [r1, #12]
 80071b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80071b6:	d026      	beq.n	8007206 <__ssputs_r+0x6a>
 80071b8:	6965      	ldr	r5, [r4, #20]
 80071ba:	6909      	ldr	r1, [r1, #16]
 80071bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80071c0:	eba3 0901 	sub.w	r9, r3, r1
 80071c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80071c8:	1c7b      	adds	r3, r7, #1
 80071ca:	444b      	add	r3, r9
 80071cc:	106d      	asrs	r5, r5, #1
 80071ce:	429d      	cmp	r5, r3
 80071d0:	bf38      	it	cc
 80071d2:	461d      	movcc	r5, r3
 80071d4:	0553      	lsls	r3, r2, #21
 80071d6:	d527      	bpl.n	8007228 <__ssputs_r+0x8c>
 80071d8:	4629      	mov	r1, r5
 80071da:	f7fe fc0f 	bl	80059fc <_malloc_r>
 80071de:	4606      	mov	r6, r0
 80071e0:	b360      	cbz	r0, 800723c <__ssputs_r+0xa0>
 80071e2:	6921      	ldr	r1, [r4, #16]
 80071e4:	464a      	mov	r2, r9
 80071e6:	f000 fa1b 	bl	8007620 <memcpy>
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80071f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071f4:	81a3      	strh	r3, [r4, #12]
 80071f6:	6126      	str	r6, [r4, #16]
 80071f8:	6165      	str	r5, [r4, #20]
 80071fa:	444e      	add	r6, r9
 80071fc:	eba5 0509 	sub.w	r5, r5, r9
 8007200:	6026      	str	r6, [r4, #0]
 8007202:	60a5      	str	r5, [r4, #8]
 8007204:	463e      	mov	r6, r7
 8007206:	42be      	cmp	r6, r7
 8007208:	d900      	bls.n	800720c <__ssputs_r+0x70>
 800720a:	463e      	mov	r6, r7
 800720c:	6820      	ldr	r0, [r4, #0]
 800720e:	4632      	mov	r2, r6
 8007210:	4641      	mov	r1, r8
 8007212:	f000 f9c9 	bl	80075a8 <memmove>
 8007216:	68a3      	ldr	r3, [r4, #8]
 8007218:	1b9b      	subs	r3, r3, r6
 800721a:	60a3      	str	r3, [r4, #8]
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	4433      	add	r3, r6
 8007220:	6023      	str	r3, [r4, #0]
 8007222:	2000      	movs	r0, #0
 8007224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007228:	462a      	mov	r2, r5
 800722a:	f000 fdae 	bl	8007d8a <_realloc_r>
 800722e:	4606      	mov	r6, r0
 8007230:	2800      	cmp	r0, #0
 8007232:	d1e0      	bne.n	80071f6 <__ssputs_r+0x5a>
 8007234:	6921      	ldr	r1, [r4, #16]
 8007236:	4650      	mov	r0, sl
 8007238:	f7fe fb6c 	bl	8005914 <_free_r>
 800723c:	230c      	movs	r3, #12
 800723e:	f8ca 3000 	str.w	r3, [sl]
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007248:	81a3      	strh	r3, [r4, #12]
 800724a:	f04f 30ff 	mov.w	r0, #4294967295
 800724e:	e7e9      	b.n	8007224 <__ssputs_r+0x88>

08007250 <_svfiprintf_r>:
 8007250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	4698      	mov	r8, r3
 8007256:	898b      	ldrh	r3, [r1, #12]
 8007258:	061b      	lsls	r3, r3, #24
 800725a:	b09d      	sub	sp, #116	; 0x74
 800725c:	4607      	mov	r7, r0
 800725e:	460d      	mov	r5, r1
 8007260:	4614      	mov	r4, r2
 8007262:	d50e      	bpl.n	8007282 <_svfiprintf_r+0x32>
 8007264:	690b      	ldr	r3, [r1, #16]
 8007266:	b963      	cbnz	r3, 8007282 <_svfiprintf_r+0x32>
 8007268:	2140      	movs	r1, #64	; 0x40
 800726a:	f7fe fbc7 	bl	80059fc <_malloc_r>
 800726e:	6028      	str	r0, [r5, #0]
 8007270:	6128      	str	r0, [r5, #16]
 8007272:	b920      	cbnz	r0, 800727e <_svfiprintf_r+0x2e>
 8007274:	230c      	movs	r3, #12
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	f04f 30ff 	mov.w	r0, #4294967295
 800727c:	e0d0      	b.n	8007420 <_svfiprintf_r+0x1d0>
 800727e:	2340      	movs	r3, #64	; 0x40
 8007280:	616b      	str	r3, [r5, #20]
 8007282:	2300      	movs	r3, #0
 8007284:	9309      	str	r3, [sp, #36]	; 0x24
 8007286:	2320      	movs	r3, #32
 8007288:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800728c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007290:	2330      	movs	r3, #48	; 0x30
 8007292:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007438 <_svfiprintf_r+0x1e8>
 8007296:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800729a:	f04f 0901 	mov.w	r9, #1
 800729e:	4623      	mov	r3, r4
 80072a0:	469a      	mov	sl, r3
 80072a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072a6:	b10a      	cbz	r2, 80072ac <_svfiprintf_r+0x5c>
 80072a8:	2a25      	cmp	r2, #37	; 0x25
 80072aa:	d1f9      	bne.n	80072a0 <_svfiprintf_r+0x50>
 80072ac:	ebba 0b04 	subs.w	fp, sl, r4
 80072b0:	d00b      	beq.n	80072ca <_svfiprintf_r+0x7a>
 80072b2:	465b      	mov	r3, fp
 80072b4:	4622      	mov	r2, r4
 80072b6:	4629      	mov	r1, r5
 80072b8:	4638      	mov	r0, r7
 80072ba:	f7ff ff6f 	bl	800719c <__ssputs_r>
 80072be:	3001      	adds	r0, #1
 80072c0:	f000 80a9 	beq.w	8007416 <_svfiprintf_r+0x1c6>
 80072c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072c6:	445a      	add	r2, fp
 80072c8:	9209      	str	r2, [sp, #36]	; 0x24
 80072ca:	f89a 3000 	ldrb.w	r3, [sl]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f000 80a1 	beq.w	8007416 <_svfiprintf_r+0x1c6>
 80072d4:	2300      	movs	r3, #0
 80072d6:	f04f 32ff 	mov.w	r2, #4294967295
 80072da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072de:	f10a 0a01 	add.w	sl, sl, #1
 80072e2:	9304      	str	r3, [sp, #16]
 80072e4:	9307      	str	r3, [sp, #28]
 80072e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072ea:	931a      	str	r3, [sp, #104]	; 0x68
 80072ec:	4654      	mov	r4, sl
 80072ee:	2205      	movs	r2, #5
 80072f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072f4:	4850      	ldr	r0, [pc, #320]	; (8007438 <_svfiprintf_r+0x1e8>)
 80072f6:	f7f8 ff73 	bl	80001e0 <memchr>
 80072fa:	9a04      	ldr	r2, [sp, #16]
 80072fc:	b9d8      	cbnz	r0, 8007336 <_svfiprintf_r+0xe6>
 80072fe:	06d0      	lsls	r0, r2, #27
 8007300:	bf44      	itt	mi
 8007302:	2320      	movmi	r3, #32
 8007304:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007308:	0711      	lsls	r1, r2, #28
 800730a:	bf44      	itt	mi
 800730c:	232b      	movmi	r3, #43	; 0x2b
 800730e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007312:	f89a 3000 	ldrb.w	r3, [sl]
 8007316:	2b2a      	cmp	r3, #42	; 0x2a
 8007318:	d015      	beq.n	8007346 <_svfiprintf_r+0xf6>
 800731a:	9a07      	ldr	r2, [sp, #28]
 800731c:	4654      	mov	r4, sl
 800731e:	2000      	movs	r0, #0
 8007320:	f04f 0c0a 	mov.w	ip, #10
 8007324:	4621      	mov	r1, r4
 8007326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800732a:	3b30      	subs	r3, #48	; 0x30
 800732c:	2b09      	cmp	r3, #9
 800732e:	d94d      	bls.n	80073cc <_svfiprintf_r+0x17c>
 8007330:	b1b0      	cbz	r0, 8007360 <_svfiprintf_r+0x110>
 8007332:	9207      	str	r2, [sp, #28]
 8007334:	e014      	b.n	8007360 <_svfiprintf_r+0x110>
 8007336:	eba0 0308 	sub.w	r3, r0, r8
 800733a:	fa09 f303 	lsl.w	r3, r9, r3
 800733e:	4313      	orrs	r3, r2
 8007340:	9304      	str	r3, [sp, #16]
 8007342:	46a2      	mov	sl, r4
 8007344:	e7d2      	b.n	80072ec <_svfiprintf_r+0x9c>
 8007346:	9b03      	ldr	r3, [sp, #12]
 8007348:	1d19      	adds	r1, r3, #4
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	9103      	str	r1, [sp, #12]
 800734e:	2b00      	cmp	r3, #0
 8007350:	bfbb      	ittet	lt
 8007352:	425b      	neglt	r3, r3
 8007354:	f042 0202 	orrlt.w	r2, r2, #2
 8007358:	9307      	strge	r3, [sp, #28]
 800735a:	9307      	strlt	r3, [sp, #28]
 800735c:	bfb8      	it	lt
 800735e:	9204      	strlt	r2, [sp, #16]
 8007360:	7823      	ldrb	r3, [r4, #0]
 8007362:	2b2e      	cmp	r3, #46	; 0x2e
 8007364:	d10c      	bne.n	8007380 <_svfiprintf_r+0x130>
 8007366:	7863      	ldrb	r3, [r4, #1]
 8007368:	2b2a      	cmp	r3, #42	; 0x2a
 800736a:	d134      	bne.n	80073d6 <_svfiprintf_r+0x186>
 800736c:	9b03      	ldr	r3, [sp, #12]
 800736e:	1d1a      	adds	r2, r3, #4
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	9203      	str	r2, [sp, #12]
 8007374:	2b00      	cmp	r3, #0
 8007376:	bfb8      	it	lt
 8007378:	f04f 33ff 	movlt.w	r3, #4294967295
 800737c:	3402      	adds	r4, #2
 800737e:	9305      	str	r3, [sp, #20]
 8007380:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007448 <_svfiprintf_r+0x1f8>
 8007384:	7821      	ldrb	r1, [r4, #0]
 8007386:	2203      	movs	r2, #3
 8007388:	4650      	mov	r0, sl
 800738a:	f7f8 ff29 	bl	80001e0 <memchr>
 800738e:	b138      	cbz	r0, 80073a0 <_svfiprintf_r+0x150>
 8007390:	9b04      	ldr	r3, [sp, #16]
 8007392:	eba0 000a 	sub.w	r0, r0, sl
 8007396:	2240      	movs	r2, #64	; 0x40
 8007398:	4082      	lsls	r2, r0
 800739a:	4313      	orrs	r3, r2
 800739c:	3401      	adds	r4, #1
 800739e:	9304      	str	r3, [sp, #16]
 80073a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073a4:	4825      	ldr	r0, [pc, #148]	; (800743c <_svfiprintf_r+0x1ec>)
 80073a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073aa:	2206      	movs	r2, #6
 80073ac:	f7f8 ff18 	bl	80001e0 <memchr>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	d038      	beq.n	8007426 <_svfiprintf_r+0x1d6>
 80073b4:	4b22      	ldr	r3, [pc, #136]	; (8007440 <_svfiprintf_r+0x1f0>)
 80073b6:	bb1b      	cbnz	r3, 8007400 <_svfiprintf_r+0x1b0>
 80073b8:	9b03      	ldr	r3, [sp, #12]
 80073ba:	3307      	adds	r3, #7
 80073bc:	f023 0307 	bic.w	r3, r3, #7
 80073c0:	3308      	adds	r3, #8
 80073c2:	9303      	str	r3, [sp, #12]
 80073c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c6:	4433      	add	r3, r6
 80073c8:	9309      	str	r3, [sp, #36]	; 0x24
 80073ca:	e768      	b.n	800729e <_svfiprintf_r+0x4e>
 80073cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80073d0:	460c      	mov	r4, r1
 80073d2:	2001      	movs	r0, #1
 80073d4:	e7a6      	b.n	8007324 <_svfiprintf_r+0xd4>
 80073d6:	2300      	movs	r3, #0
 80073d8:	3401      	adds	r4, #1
 80073da:	9305      	str	r3, [sp, #20]
 80073dc:	4619      	mov	r1, r3
 80073de:	f04f 0c0a 	mov.w	ip, #10
 80073e2:	4620      	mov	r0, r4
 80073e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073e8:	3a30      	subs	r2, #48	; 0x30
 80073ea:	2a09      	cmp	r2, #9
 80073ec:	d903      	bls.n	80073f6 <_svfiprintf_r+0x1a6>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d0c6      	beq.n	8007380 <_svfiprintf_r+0x130>
 80073f2:	9105      	str	r1, [sp, #20]
 80073f4:	e7c4      	b.n	8007380 <_svfiprintf_r+0x130>
 80073f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80073fa:	4604      	mov	r4, r0
 80073fc:	2301      	movs	r3, #1
 80073fe:	e7f0      	b.n	80073e2 <_svfiprintf_r+0x192>
 8007400:	ab03      	add	r3, sp, #12
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	462a      	mov	r2, r5
 8007406:	4b0f      	ldr	r3, [pc, #60]	; (8007444 <_svfiprintf_r+0x1f4>)
 8007408:	a904      	add	r1, sp, #16
 800740a:	4638      	mov	r0, r7
 800740c:	f7fc fc84 	bl	8003d18 <_printf_float>
 8007410:	1c42      	adds	r2, r0, #1
 8007412:	4606      	mov	r6, r0
 8007414:	d1d6      	bne.n	80073c4 <_svfiprintf_r+0x174>
 8007416:	89ab      	ldrh	r3, [r5, #12]
 8007418:	065b      	lsls	r3, r3, #25
 800741a:	f53f af2d 	bmi.w	8007278 <_svfiprintf_r+0x28>
 800741e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007420:	b01d      	add	sp, #116	; 0x74
 8007422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007426:	ab03      	add	r3, sp, #12
 8007428:	9300      	str	r3, [sp, #0]
 800742a:	462a      	mov	r2, r5
 800742c:	4b05      	ldr	r3, [pc, #20]	; (8007444 <_svfiprintf_r+0x1f4>)
 800742e:	a904      	add	r1, sp, #16
 8007430:	4638      	mov	r0, r7
 8007432:	f7fc ff15 	bl	8004260 <_printf_i>
 8007436:	e7eb      	b.n	8007410 <_svfiprintf_r+0x1c0>
 8007438:	080089e1 	.word	0x080089e1
 800743c:	080089eb 	.word	0x080089eb
 8007440:	08003d19 	.word	0x08003d19
 8007444:	0800719d 	.word	0x0800719d
 8007448:	080089e7 	.word	0x080089e7

0800744c <__sflush_r>:
 800744c:	898a      	ldrh	r2, [r1, #12]
 800744e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007452:	4605      	mov	r5, r0
 8007454:	0710      	lsls	r0, r2, #28
 8007456:	460c      	mov	r4, r1
 8007458:	d458      	bmi.n	800750c <__sflush_r+0xc0>
 800745a:	684b      	ldr	r3, [r1, #4]
 800745c:	2b00      	cmp	r3, #0
 800745e:	dc05      	bgt.n	800746c <__sflush_r+0x20>
 8007460:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007462:	2b00      	cmp	r3, #0
 8007464:	dc02      	bgt.n	800746c <__sflush_r+0x20>
 8007466:	2000      	movs	r0, #0
 8007468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800746c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800746e:	2e00      	cmp	r6, #0
 8007470:	d0f9      	beq.n	8007466 <__sflush_r+0x1a>
 8007472:	2300      	movs	r3, #0
 8007474:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007478:	682f      	ldr	r7, [r5, #0]
 800747a:	6a21      	ldr	r1, [r4, #32]
 800747c:	602b      	str	r3, [r5, #0]
 800747e:	d032      	beq.n	80074e6 <__sflush_r+0x9a>
 8007480:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007482:	89a3      	ldrh	r3, [r4, #12]
 8007484:	075a      	lsls	r2, r3, #29
 8007486:	d505      	bpl.n	8007494 <__sflush_r+0x48>
 8007488:	6863      	ldr	r3, [r4, #4]
 800748a:	1ac0      	subs	r0, r0, r3
 800748c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800748e:	b10b      	cbz	r3, 8007494 <__sflush_r+0x48>
 8007490:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007492:	1ac0      	subs	r0, r0, r3
 8007494:	2300      	movs	r3, #0
 8007496:	4602      	mov	r2, r0
 8007498:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800749a:	6a21      	ldr	r1, [r4, #32]
 800749c:	4628      	mov	r0, r5
 800749e:	47b0      	blx	r6
 80074a0:	1c43      	adds	r3, r0, #1
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	d106      	bne.n	80074b4 <__sflush_r+0x68>
 80074a6:	6829      	ldr	r1, [r5, #0]
 80074a8:	291d      	cmp	r1, #29
 80074aa:	d82b      	bhi.n	8007504 <__sflush_r+0xb8>
 80074ac:	4a29      	ldr	r2, [pc, #164]	; (8007554 <__sflush_r+0x108>)
 80074ae:	410a      	asrs	r2, r1
 80074b0:	07d6      	lsls	r6, r2, #31
 80074b2:	d427      	bmi.n	8007504 <__sflush_r+0xb8>
 80074b4:	2200      	movs	r2, #0
 80074b6:	6062      	str	r2, [r4, #4]
 80074b8:	04d9      	lsls	r1, r3, #19
 80074ba:	6922      	ldr	r2, [r4, #16]
 80074bc:	6022      	str	r2, [r4, #0]
 80074be:	d504      	bpl.n	80074ca <__sflush_r+0x7e>
 80074c0:	1c42      	adds	r2, r0, #1
 80074c2:	d101      	bne.n	80074c8 <__sflush_r+0x7c>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b903      	cbnz	r3, 80074ca <__sflush_r+0x7e>
 80074c8:	6560      	str	r0, [r4, #84]	; 0x54
 80074ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074cc:	602f      	str	r7, [r5, #0]
 80074ce:	2900      	cmp	r1, #0
 80074d0:	d0c9      	beq.n	8007466 <__sflush_r+0x1a>
 80074d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074d6:	4299      	cmp	r1, r3
 80074d8:	d002      	beq.n	80074e0 <__sflush_r+0x94>
 80074da:	4628      	mov	r0, r5
 80074dc:	f7fe fa1a 	bl	8005914 <_free_r>
 80074e0:	2000      	movs	r0, #0
 80074e2:	6360      	str	r0, [r4, #52]	; 0x34
 80074e4:	e7c0      	b.n	8007468 <__sflush_r+0x1c>
 80074e6:	2301      	movs	r3, #1
 80074e8:	4628      	mov	r0, r5
 80074ea:	47b0      	blx	r6
 80074ec:	1c41      	adds	r1, r0, #1
 80074ee:	d1c8      	bne.n	8007482 <__sflush_r+0x36>
 80074f0:	682b      	ldr	r3, [r5, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d0c5      	beq.n	8007482 <__sflush_r+0x36>
 80074f6:	2b1d      	cmp	r3, #29
 80074f8:	d001      	beq.n	80074fe <__sflush_r+0xb2>
 80074fa:	2b16      	cmp	r3, #22
 80074fc:	d101      	bne.n	8007502 <__sflush_r+0xb6>
 80074fe:	602f      	str	r7, [r5, #0]
 8007500:	e7b1      	b.n	8007466 <__sflush_r+0x1a>
 8007502:	89a3      	ldrh	r3, [r4, #12]
 8007504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007508:	81a3      	strh	r3, [r4, #12]
 800750a:	e7ad      	b.n	8007468 <__sflush_r+0x1c>
 800750c:	690f      	ldr	r7, [r1, #16]
 800750e:	2f00      	cmp	r7, #0
 8007510:	d0a9      	beq.n	8007466 <__sflush_r+0x1a>
 8007512:	0793      	lsls	r3, r2, #30
 8007514:	680e      	ldr	r6, [r1, #0]
 8007516:	bf08      	it	eq
 8007518:	694b      	ldreq	r3, [r1, #20]
 800751a:	600f      	str	r7, [r1, #0]
 800751c:	bf18      	it	ne
 800751e:	2300      	movne	r3, #0
 8007520:	eba6 0807 	sub.w	r8, r6, r7
 8007524:	608b      	str	r3, [r1, #8]
 8007526:	f1b8 0f00 	cmp.w	r8, #0
 800752a:	dd9c      	ble.n	8007466 <__sflush_r+0x1a>
 800752c:	6a21      	ldr	r1, [r4, #32]
 800752e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007530:	4643      	mov	r3, r8
 8007532:	463a      	mov	r2, r7
 8007534:	4628      	mov	r0, r5
 8007536:	47b0      	blx	r6
 8007538:	2800      	cmp	r0, #0
 800753a:	dc06      	bgt.n	800754a <__sflush_r+0xfe>
 800753c:	89a3      	ldrh	r3, [r4, #12]
 800753e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007542:	81a3      	strh	r3, [r4, #12]
 8007544:	f04f 30ff 	mov.w	r0, #4294967295
 8007548:	e78e      	b.n	8007468 <__sflush_r+0x1c>
 800754a:	4407      	add	r7, r0
 800754c:	eba8 0800 	sub.w	r8, r8, r0
 8007550:	e7e9      	b.n	8007526 <__sflush_r+0xda>
 8007552:	bf00      	nop
 8007554:	dfbffffe 	.word	0xdfbffffe

08007558 <_fflush_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	690b      	ldr	r3, [r1, #16]
 800755c:	4605      	mov	r5, r0
 800755e:	460c      	mov	r4, r1
 8007560:	b913      	cbnz	r3, 8007568 <_fflush_r+0x10>
 8007562:	2500      	movs	r5, #0
 8007564:	4628      	mov	r0, r5
 8007566:	bd38      	pop	{r3, r4, r5, pc}
 8007568:	b118      	cbz	r0, 8007572 <_fflush_r+0x1a>
 800756a:	6a03      	ldr	r3, [r0, #32]
 800756c:	b90b      	cbnz	r3, 8007572 <_fflush_r+0x1a>
 800756e:	f7fd fa35 	bl	80049dc <__sinit>
 8007572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d0f3      	beq.n	8007562 <_fflush_r+0xa>
 800757a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800757c:	07d0      	lsls	r0, r2, #31
 800757e:	d404      	bmi.n	800758a <_fflush_r+0x32>
 8007580:	0599      	lsls	r1, r3, #22
 8007582:	d402      	bmi.n	800758a <_fflush_r+0x32>
 8007584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007586:	f7fd fb40 	bl	8004c0a <__retarget_lock_acquire_recursive>
 800758a:	4628      	mov	r0, r5
 800758c:	4621      	mov	r1, r4
 800758e:	f7ff ff5d 	bl	800744c <__sflush_r>
 8007592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007594:	07da      	lsls	r2, r3, #31
 8007596:	4605      	mov	r5, r0
 8007598:	d4e4      	bmi.n	8007564 <_fflush_r+0xc>
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	059b      	lsls	r3, r3, #22
 800759e:	d4e1      	bmi.n	8007564 <_fflush_r+0xc>
 80075a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075a2:	f7fd fb33 	bl	8004c0c <__retarget_lock_release_recursive>
 80075a6:	e7dd      	b.n	8007564 <_fflush_r+0xc>

080075a8 <memmove>:
 80075a8:	4288      	cmp	r0, r1
 80075aa:	b510      	push	{r4, lr}
 80075ac:	eb01 0402 	add.w	r4, r1, r2
 80075b0:	d902      	bls.n	80075b8 <memmove+0x10>
 80075b2:	4284      	cmp	r4, r0
 80075b4:	4623      	mov	r3, r4
 80075b6:	d807      	bhi.n	80075c8 <memmove+0x20>
 80075b8:	1e43      	subs	r3, r0, #1
 80075ba:	42a1      	cmp	r1, r4
 80075bc:	d008      	beq.n	80075d0 <memmove+0x28>
 80075be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80075c6:	e7f8      	b.n	80075ba <memmove+0x12>
 80075c8:	4402      	add	r2, r0
 80075ca:	4601      	mov	r1, r0
 80075cc:	428a      	cmp	r2, r1
 80075ce:	d100      	bne.n	80075d2 <memmove+0x2a>
 80075d0:	bd10      	pop	{r4, pc}
 80075d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80075da:	e7f7      	b.n	80075cc <memmove+0x24>

080075dc <strncmp>:
 80075dc:	b510      	push	{r4, lr}
 80075de:	b16a      	cbz	r2, 80075fc <strncmp+0x20>
 80075e0:	3901      	subs	r1, #1
 80075e2:	1884      	adds	r4, r0, r2
 80075e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075e8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d103      	bne.n	80075f8 <strncmp+0x1c>
 80075f0:	42a0      	cmp	r0, r4
 80075f2:	d001      	beq.n	80075f8 <strncmp+0x1c>
 80075f4:	2a00      	cmp	r2, #0
 80075f6:	d1f5      	bne.n	80075e4 <strncmp+0x8>
 80075f8:	1ad0      	subs	r0, r2, r3
 80075fa:	bd10      	pop	{r4, pc}
 80075fc:	4610      	mov	r0, r2
 80075fe:	e7fc      	b.n	80075fa <strncmp+0x1e>

08007600 <_sbrk_r>:
 8007600:	b538      	push	{r3, r4, r5, lr}
 8007602:	4d06      	ldr	r5, [pc, #24]	; (800761c <_sbrk_r+0x1c>)
 8007604:	2300      	movs	r3, #0
 8007606:	4604      	mov	r4, r0
 8007608:	4608      	mov	r0, r1
 800760a:	602b      	str	r3, [r5, #0]
 800760c:	f7fa f808 	bl	8001620 <_sbrk>
 8007610:	1c43      	adds	r3, r0, #1
 8007612:	d102      	bne.n	800761a <_sbrk_r+0x1a>
 8007614:	682b      	ldr	r3, [r5, #0]
 8007616:	b103      	cbz	r3, 800761a <_sbrk_r+0x1a>
 8007618:	6023      	str	r3, [r4, #0]
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	200005d4 	.word	0x200005d4

08007620 <memcpy>:
 8007620:	440a      	add	r2, r1
 8007622:	4291      	cmp	r1, r2
 8007624:	f100 33ff 	add.w	r3, r0, #4294967295
 8007628:	d100      	bne.n	800762c <memcpy+0xc>
 800762a:	4770      	bx	lr
 800762c:	b510      	push	{r4, lr}
 800762e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007632:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007636:	4291      	cmp	r1, r2
 8007638:	d1f9      	bne.n	800762e <memcpy+0xe>
 800763a:	bd10      	pop	{r4, pc}
 800763c:	0000      	movs	r0, r0
	...

08007640 <nan>:
 8007640:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007648 <nan+0x8>
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	00000000 	.word	0x00000000
 800764c:	7ff80000 	.word	0x7ff80000

08007650 <__assert_func>:
 8007650:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007652:	4614      	mov	r4, r2
 8007654:	461a      	mov	r2, r3
 8007656:	4b09      	ldr	r3, [pc, #36]	; (800767c <__assert_func+0x2c>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4605      	mov	r5, r0
 800765c:	68d8      	ldr	r0, [r3, #12]
 800765e:	b14c      	cbz	r4, 8007674 <__assert_func+0x24>
 8007660:	4b07      	ldr	r3, [pc, #28]	; (8007680 <__assert_func+0x30>)
 8007662:	9100      	str	r1, [sp, #0]
 8007664:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007668:	4906      	ldr	r1, [pc, #24]	; (8007684 <__assert_func+0x34>)
 800766a:	462b      	mov	r3, r5
 800766c:	f000 fbca 	bl	8007e04 <fiprintf>
 8007670:	f000 fbda 	bl	8007e28 <abort>
 8007674:	4b04      	ldr	r3, [pc, #16]	; (8007688 <__assert_func+0x38>)
 8007676:	461c      	mov	r4, r3
 8007678:	e7f3      	b.n	8007662 <__assert_func+0x12>
 800767a:	bf00      	nop
 800767c:	20000068 	.word	0x20000068
 8007680:	080089fa 	.word	0x080089fa
 8007684:	08008a07 	.word	0x08008a07
 8007688:	08008a35 	.word	0x08008a35

0800768c <_calloc_r>:
 800768c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800768e:	fba1 2402 	umull	r2, r4, r1, r2
 8007692:	b94c      	cbnz	r4, 80076a8 <_calloc_r+0x1c>
 8007694:	4611      	mov	r1, r2
 8007696:	9201      	str	r2, [sp, #4]
 8007698:	f7fe f9b0 	bl	80059fc <_malloc_r>
 800769c:	9a01      	ldr	r2, [sp, #4]
 800769e:	4605      	mov	r5, r0
 80076a0:	b930      	cbnz	r0, 80076b0 <_calloc_r+0x24>
 80076a2:	4628      	mov	r0, r5
 80076a4:	b003      	add	sp, #12
 80076a6:	bd30      	pop	{r4, r5, pc}
 80076a8:	220c      	movs	r2, #12
 80076aa:	6002      	str	r2, [r0, #0]
 80076ac:	2500      	movs	r5, #0
 80076ae:	e7f8      	b.n	80076a2 <_calloc_r+0x16>
 80076b0:	4621      	mov	r1, r4
 80076b2:	f7fd fa2c 	bl	8004b0e <memset>
 80076b6:	e7f4      	b.n	80076a2 <_calloc_r+0x16>

080076b8 <rshift>:
 80076b8:	6903      	ldr	r3, [r0, #16]
 80076ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80076be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80076c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80076c6:	f100 0414 	add.w	r4, r0, #20
 80076ca:	dd45      	ble.n	8007758 <rshift+0xa0>
 80076cc:	f011 011f 	ands.w	r1, r1, #31
 80076d0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80076d4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80076d8:	d10c      	bne.n	80076f4 <rshift+0x3c>
 80076da:	f100 0710 	add.w	r7, r0, #16
 80076de:	4629      	mov	r1, r5
 80076e0:	42b1      	cmp	r1, r6
 80076e2:	d334      	bcc.n	800774e <rshift+0x96>
 80076e4:	1a9b      	subs	r3, r3, r2
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	1eea      	subs	r2, r5, #3
 80076ea:	4296      	cmp	r6, r2
 80076ec:	bf38      	it	cc
 80076ee:	2300      	movcc	r3, #0
 80076f0:	4423      	add	r3, r4
 80076f2:	e015      	b.n	8007720 <rshift+0x68>
 80076f4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80076f8:	f1c1 0820 	rsb	r8, r1, #32
 80076fc:	40cf      	lsrs	r7, r1
 80076fe:	f105 0e04 	add.w	lr, r5, #4
 8007702:	46a1      	mov	r9, r4
 8007704:	4576      	cmp	r6, lr
 8007706:	46f4      	mov	ip, lr
 8007708:	d815      	bhi.n	8007736 <rshift+0x7e>
 800770a:	1a9a      	subs	r2, r3, r2
 800770c:	0092      	lsls	r2, r2, #2
 800770e:	3a04      	subs	r2, #4
 8007710:	3501      	adds	r5, #1
 8007712:	42ae      	cmp	r6, r5
 8007714:	bf38      	it	cc
 8007716:	2200      	movcc	r2, #0
 8007718:	18a3      	adds	r3, r4, r2
 800771a:	50a7      	str	r7, [r4, r2]
 800771c:	b107      	cbz	r7, 8007720 <rshift+0x68>
 800771e:	3304      	adds	r3, #4
 8007720:	1b1a      	subs	r2, r3, r4
 8007722:	42a3      	cmp	r3, r4
 8007724:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007728:	bf08      	it	eq
 800772a:	2300      	moveq	r3, #0
 800772c:	6102      	str	r2, [r0, #16]
 800772e:	bf08      	it	eq
 8007730:	6143      	streq	r3, [r0, #20]
 8007732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007736:	f8dc c000 	ldr.w	ip, [ip]
 800773a:	fa0c fc08 	lsl.w	ip, ip, r8
 800773e:	ea4c 0707 	orr.w	r7, ip, r7
 8007742:	f849 7b04 	str.w	r7, [r9], #4
 8007746:	f85e 7b04 	ldr.w	r7, [lr], #4
 800774a:	40cf      	lsrs	r7, r1
 800774c:	e7da      	b.n	8007704 <rshift+0x4c>
 800774e:	f851 cb04 	ldr.w	ip, [r1], #4
 8007752:	f847 cf04 	str.w	ip, [r7, #4]!
 8007756:	e7c3      	b.n	80076e0 <rshift+0x28>
 8007758:	4623      	mov	r3, r4
 800775a:	e7e1      	b.n	8007720 <rshift+0x68>

0800775c <__hexdig_fun>:
 800775c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007760:	2b09      	cmp	r3, #9
 8007762:	d802      	bhi.n	800776a <__hexdig_fun+0xe>
 8007764:	3820      	subs	r0, #32
 8007766:	b2c0      	uxtb	r0, r0
 8007768:	4770      	bx	lr
 800776a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800776e:	2b05      	cmp	r3, #5
 8007770:	d801      	bhi.n	8007776 <__hexdig_fun+0x1a>
 8007772:	3847      	subs	r0, #71	; 0x47
 8007774:	e7f7      	b.n	8007766 <__hexdig_fun+0xa>
 8007776:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800777a:	2b05      	cmp	r3, #5
 800777c:	d801      	bhi.n	8007782 <__hexdig_fun+0x26>
 800777e:	3827      	subs	r0, #39	; 0x27
 8007780:	e7f1      	b.n	8007766 <__hexdig_fun+0xa>
 8007782:	2000      	movs	r0, #0
 8007784:	4770      	bx	lr
	...

08007788 <__gethex>:
 8007788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	4617      	mov	r7, r2
 800778e:	680a      	ldr	r2, [r1, #0]
 8007790:	b085      	sub	sp, #20
 8007792:	f102 0b02 	add.w	fp, r2, #2
 8007796:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800779a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800779e:	4681      	mov	r9, r0
 80077a0:	468a      	mov	sl, r1
 80077a2:	9302      	str	r3, [sp, #8]
 80077a4:	32fe      	adds	r2, #254	; 0xfe
 80077a6:	eb02 030b 	add.w	r3, r2, fp
 80077aa:	46d8      	mov	r8, fp
 80077ac:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80077b0:	9301      	str	r3, [sp, #4]
 80077b2:	2830      	cmp	r0, #48	; 0x30
 80077b4:	d0f7      	beq.n	80077a6 <__gethex+0x1e>
 80077b6:	f7ff ffd1 	bl	800775c <__hexdig_fun>
 80077ba:	4604      	mov	r4, r0
 80077bc:	2800      	cmp	r0, #0
 80077be:	d138      	bne.n	8007832 <__gethex+0xaa>
 80077c0:	49a7      	ldr	r1, [pc, #668]	; (8007a60 <__gethex+0x2d8>)
 80077c2:	2201      	movs	r2, #1
 80077c4:	4640      	mov	r0, r8
 80077c6:	f7ff ff09 	bl	80075dc <strncmp>
 80077ca:	4606      	mov	r6, r0
 80077cc:	2800      	cmp	r0, #0
 80077ce:	d169      	bne.n	80078a4 <__gethex+0x11c>
 80077d0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80077d4:	465d      	mov	r5, fp
 80077d6:	f7ff ffc1 	bl	800775c <__hexdig_fun>
 80077da:	2800      	cmp	r0, #0
 80077dc:	d064      	beq.n	80078a8 <__gethex+0x120>
 80077de:	465a      	mov	r2, fp
 80077e0:	7810      	ldrb	r0, [r2, #0]
 80077e2:	2830      	cmp	r0, #48	; 0x30
 80077e4:	4690      	mov	r8, r2
 80077e6:	f102 0201 	add.w	r2, r2, #1
 80077ea:	d0f9      	beq.n	80077e0 <__gethex+0x58>
 80077ec:	f7ff ffb6 	bl	800775c <__hexdig_fun>
 80077f0:	2301      	movs	r3, #1
 80077f2:	fab0 f480 	clz	r4, r0
 80077f6:	0964      	lsrs	r4, r4, #5
 80077f8:	465e      	mov	r6, fp
 80077fa:	9301      	str	r3, [sp, #4]
 80077fc:	4642      	mov	r2, r8
 80077fe:	4615      	mov	r5, r2
 8007800:	3201      	adds	r2, #1
 8007802:	7828      	ldrb	r0, [r5, #0]
 8007804:	f7ff ffaa 	bl	800775c <__hexdig_fun>
 8007808:	2800      	cmp	r0, #0
 800780a:	d1f8      	bne.n	80077fe <__gethex+0x76>
 800780c:	4994      	ldr	r1, [pc, #592]	; (8007a60 <__gethex+0x2d8>)
 800780e:	2201      	movs	r2, #1
 8007810:	4628      	mov	r0, r5
 8007812:	f7ff fee3 	bl	80075dc <strncmp>
 8007816:	b978      	cbnz	r0, 8007838 <__gethex+0xb0>
 8007818:	b946      	cbnz	r6, 800782c <__gethex+0xa4>
 800781a:	1c6e      	adds	r6, r5, #1
 800781c:	4632      	mov	r2, r6
 800781e:	4615      	mov	r5, r2
 8007820:	3201      	adds	r2, #1
 8007822:	7828      	ldrb	r0, [r5, #0]
 8007824:	f7ff ff9a 	bl	800775c <__hexdig_fun>
 8007828:	2800      	cmp	r0, #0
 800782a:	d1f8      	bne.n	800781e <__gethex+0x96>
 800782c:	1b73      	subs	r3, r6, r5
 800782e:	009e      	lsls	r6, r3, #2
 8007830:	e004      	b.n	800783c <__gethex+0xb4>
 8007832:	2400      	movs	r4, #0
 8007834:	4626      	mov	r6, r4
 8007836:	e7e1      	b.n	80077fc <__gethex+0x74>
 8007838:	2e00      	cmp	r6, #0
 800783a:	d1f7      	bne.n	800782c <__gethex+0xa4>
 800783c:	782b      	ldrb	r3, [r5, #0]
 800783e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007842:	2b50      	cmp	r3, #80	; 0x50
 8007844:	d13d      	bne.n	80078c2 <__gethex+0x13a>
 8007846:	786b      	ldrb	r3, [r5, #1]
 8007848:	2b2b      	cmp	r3, #43	; 0x2b
 800784a:	d02f      	beq.n	80078ac <__gethex+0x124>
 800784c:	2b2d      	cmp	r3, #45	; 0x2d
 800784e:	d031      	beq.n	80078b4 <__gethex+0x12c>
 8007850:	1c69      	adds	r1, r5, #1
 8007852:	f04f 0b00 	mov.w	fp, #0
 8007856:	7808      	ldrb	r0, [r1, #0]
 8007858:	f7ff ff80 	bl	800775c <__hexdig_fun>
 800785c:	1e42      	subs	r2, r0, #1
 800785e:	b2d2      	uxtb	r2, r2
 8007860:	2a18      	cmp	r2, #24
 8007862:	d82e      	bhi.n	80078c2 <__gethex+0x13a>
 8007864:	f1a0 0210 	sub.w	r2, r0, #16
 8007868:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800786c:	f7ff ff76 	bl	800775c <__hexdig_fun>
 8007870:	f100 3cff 	add.w	ip, r0, #4294967295
 8007874:	fa5f fc8c 	uxtb.w	ip, ip
 8007878:	f1bc 0f18 	cmp.w	ip, #24
 800787c:	d91d      	bls.n	80078ba <__gethex+0x132>
 800787e:	f1bb 0f00 	cmp.w	fp, #0
 8007882:	d000      	beq.n	8007886 <__gethex+0xfe>
 8007884:	4252      	negs	r2, r2
 8007886:	4416      	add	r6, r2
 8007888:	f8ca 1000 	str.w	r1, [sl]
 800788c:	b1dc      	cbz	r4, 80078c6 <__gethex+0x13e>
 800788e:	9b01      	ldr	r3, [sp, #4]
 8007890:	2b00      	cmp	r3, #0
 8007892:	bf14      	ite	ne
 8007894:	f04f 0800 	movne.w	r8, #0
 8007898:	f04f 0806 	moveq.w	r8, #6
 800789c:	4640      	mov	r0, r8
 800789e:	b005      	add	sp, #20
 80078a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078a4:	4645      	mov	r5, r8
 80078a6:	4626      	mov	r6, r4
 80078a8:	2401      	movs	r4, #1
 80078aa:	e7c7      	b.n	800783c <__gethex+0xb4>
 80078ac:	f04f 0b00 	mov.w	fp, #0
 80078b0:	1ca9      	adds	r1, r5, #2
 80078b2:	e7d0      	b.n	8007856 <__gethex+0xce>
 80078b4:	f04f 0b01 	mov.w	fp, #1
 80078b8:	e7fa      	b.n	80078b0 <__gethex+0x128>
 80078ba:	230a      	movs	r3, #10
 80078bc:	fb03 0002 	mla	r0, r3, r2, r0
 80078c0:	e7d0      	b.n	8007864 <__gethex+0xdc>
 80078c2:	4629      	mov	r1, r5
 80078c4:	e7e0      	b.n	8007888 <__gethex+0x100>
 80078c6:	eba5 0308 	sub.w	r3, r5, r8
 80078ca:	3b01      	subs	r3, #1
 80078cc:	4621      	mov	r1, r4
 80078ce:	2b07      	cmp	r3, #7
 80078d0:	dc0a      	bgt.n	80078e8 <__gethex+0x160>
 80078d2:	4648      	mov	r0, r9
 80078d4:	f7fe f91e 	bl	8005b14 <_Balloc>
 80078d8:	4604      	mov	r4, r0
 80078da:	b940      	cbnz	r0, 80078ee <__gethex+0x166>
 80078dc:	4b61      	ldr	r3, [pc, #388]	; (8007a64 <__gethex+0x2dc>)
 80078de:	4602      	mov	r2, r0
 80078e0:	21e4      	movs	r1, #228	; 0xe4
 80078e2:	4861      	ldr	r0, [pc, #388]	; (8007a68 <__gethex+0x2e0>)
 80078e4:	f7ff feb4 	bl	8007650 <__assert_func>
 80078e8:	3101      	adds	r1, #1
 80078ea:	105b      	asrs	r3, r3, #1
 80078ec:	e7ef      	b.n	80078ce <__gethex+0x146>
 80078ee:	f100 0a14 	add.w	sl, r0, #20
 80078f2:	2300      	movs	r3, #0
 80078f4:	495a      	ldr	r1, [pc, #360]	; (8007a60 <__gethex+0x2d8>)
 80078f6:	f8cd a004 	str.w	sl, [sp, #4]
 80078fa:	469b      	mov	fp, r3
 80078fc:	45a8      	cmp	r8, r5
 80078fe:	d342      	bcc.n	8007986 <__gethex+0x1fe>
 8007900:	9801      	ldr	r0, [sp, #4]
 8007902:	f840 bb04 	str.w	fp, [r0], #4
 8007906:	eba0 000a 	sub.w	r0, r0, sl
 800790a:	1080      	asrs	r0, r0, #2
 800790c:	6120      	str	r0, [r4, #16]
 800790e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007912:	4658      	mov	r0, fp
 8007914:	f7fe f9f0 	bl	8005cf8 <__hi0bits>
 8007918:	683d      	ldr	r5, [r7, #0]
 800791a:	eba8 0000 	sub.w	r0, r8, r0
 800791e:	42a8      	cmp	r0, r5
 8007920:	dd59      	ble.n	80079d6 <__gethex+0x24e>
 8007922:	eba0 0805 	sub.w	r8, r0, r5
 8007926:	4641      	mov	r1, r8
 8007928:	4620      	mov	r0, r4
 800792a:	f7fe fd7f 	bl	800642c <__any_on>
 800792e:	4683      	mov	fp, r0
 8007930:	b1b8      	cbz	r0, 8007962 <__gethex+0x1da>
 8007932:	f108 33ff 	add.w	r3, r8, #4294967295
 8007936:	1159      	asrs	r1, r3, #5
 8007938:	f003 021f 	and.w	r2, r3, #31
 800793c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007940:	f04f 0b01 	mov.w	fp, #1
 8007944:	fa0b f202 	lsl.w	r2, fp, r2
 8007948:	420a      	tst	r2, r1
 800794a:	d00a      	beq.n	8007962 <__gethex+0x1da>
 800794c:	455b      	cmp	r3, fp
 800794e:	dd06      	ble.n	800795e <__gethex+0x1d6>
 8007950:	f1a8 0102 	sub.w	r1, r8, #2
 8007954:	4620      	mov	r0, r4
 8007956:	f7fe fd69 	bl	800642c <__any_on>
 800795a:	2800      	cmp	r0, #0
 800795c:	d138      	bne.n	80079d0 <__gethex+0x248>
 800795e:	f04f 0b02 	mov.w	fp, #2
 8007962:	4641      	mov	r1, r8
 8007964:	4620      	mov	r0, r4
 8007966:	f7ff fea7 	bl	80076b8 <rshift>
 800796a:	4446      	add	r6, r8
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	42b3      	cmp	r3, r6
 8007970:	da41      	bge.n	80079f6 <__gethex+0x26e>
 8007972:	4621      	mov	r1, r4
 8007974:	4648      	mov	r0, r9
 8007976:	f7fe f90d 	bl	8005b94 <_Bfree>
 800797a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800797c:	2300      	movs	r3, #0
 800797e:	6013      	str	r3, [r2, #0]
 8007980:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007984:	e78a      	b.n	800789c <__gethex+0x114>
 8007986:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800798a:	2a2e      	cmp	r2, #46	; 0x2e
 800798c:	d014      	beq.n	80079b8 <__gethex+0x230>
 800798e:	2b20      	cmp	r3, #32
 8007990:	d106      	bne.n	80079a0 <__gethex+0x218>
 8007992:	9b01      	ldr	r3, [sp, #4]
 8007994:	f843 bb04 	str.w	fp, [r3], #4
 8007998:	f04f 0b00 	mov.w	fp, #0
 800799c:	9301      	str	r3, [sp, #4]
 800799e:	465b      	mov	r3, fp
 80079a0:	7828      	ldrb	r0, [r5, #0]
 80079a2:	9303      	str	r3, [sp, #12]
 80079a4:	f7ff feda 	bl	800775c <__hexdig_fun>
 80079a8:	9b03      	ldr	r3, [sp, #12]
 80079aa:	f000 000f 	and.w	r0, r0, #15
 80079ae:	4098      	lsls	r0, r3
 80079b0:	ea4b 0b00 	orr.w	fp, fp, r0
 80079b4:	3304      	adds	r3, #4
 80079b6:	e7a1      	b.n	80078fc <__gethex+0x174>
 80079b8:	45a8      	cmp	r8, r5
 80079ba:	d8e8      	bhi.n	800798e <__gethex+0x206>
 80079bc:	2201      	movs	r2, #1
 80079be:	4628      	mov	r0, r5
 80079c0:	9303      	str	r3, [sp, #12]
 80079c2:	f7ff fe0b 	bl	80075dc <strncmp>
 80079c6:	4926      	ldr	r1, [pc, #152]	; (8007a60 <__gethex+0x2d8>)
 80079c8:	9b03      	ldr	r3, [sp, #12]
 80079ca:	2800      	cmp	r0, #0
 80079cc:	d1df      	bne.n	800798e <__gethex+0x206>
 80079ce:	e795      	b.n	80078fc <__gethex+0x174>
 80079d0:	f04f 0b03 	mov.w	fp, #3
 80079d4:	e7c5      	b.n	8007962 <__gethex+0x1da>
 80079d6:	da0b      	bge.n	80079f0 <__gethex+0x268>
 80079d8:	eba5 0800 	sub.w	r8, r5, r0
 80079dc:	4621      	mov	r1, r4
 80079de:	4642      	mov	r2, r8
 80079e0:	4648      	mov	r0, r9
 80079e2:	f7fe faf1 	bl	8005fc8 <__lshift>
 80079e6:	eba6 0608 	sub.w	r6, r6, r8
 80079ea:	4604      	mov	r4, r0
 80079ec:	f100 0a14 	add.w	sl, r0, #20
 80079f0:	f04f 0b00 	mov.w	fp, #0
 80079f4:	e7ba      	b.n	800796c <__gethex+0x1e4>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	42b3      	cmp	r3, r6
 80079fa:	dd73      	ble.n	8007ae4 <__gethex+0x35c>
 80079fc:	1b9e      	subs	r6, r3, r6
 80079fe:	42b5      	cmp	r5, r6
 8007a00:	dc34      	bgt.n	8007a6c <__gethex+0x2e4>
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d023      	beq.n	8007a50 <__gethex+0x2c8>
 8007a08:	2b03      	cmp	r3, #3
 8007a0a:	d025      	beq.n	8007a58 <__gethex+0x2d0>
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d115      	bne.n	8007a3c <__gethex+0x2b4>
 8007a10:	42b5      	cmp	r5, r6
 8007a12:	d113      	bne.n	8007a3c <__gethex+0x2b4>
 8007a14:	2d01      	cmp	r5, #1
 8007a16:	d10b      	bne.n	8007a30 <__gethex+0x2a8>
 8007a18:	9a02      	ldr	r2, [sp, #8]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6013      	str	r3, [r2, #0]
 8007a1e:	2301      	movs	r3, #1
 8007a20:	6123      	str	r3, [r4, #16]
 8007a22:	f8ca 3000 	str.w	r3, [sl]
 8007a26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a28:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007a2c:	601c      	str	r4, [r3, #0]
 8007a2e:	e735      	b.n	800789c <__gethex+0x114>
 8007a30:	1e69      	subs	r1, r5, #1
 8007a32:	4620      	mov	r0, r4
 8007a34:	f7fe fcfa 	bl	800642c <__any_on>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	d1ed      	bne.n	8007a18 <__gethex+0x290>
 8007a3c:	4621      	mov	r1, r4
 8007a3e:	4648      	mov	r0, r9
 8007a40:	f7fe f8a8 	bl	8005b94 <_Bfree>
 8007a44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a46:	2300      	movs	r3, #0
 8007a48:	6013      	str	r3, [r2, #0]
 8007a4a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007a4e:	e725      	b.n	800789c <__gethex+0x114>
 8007a50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d1f2      	bne.n	8007a3c <__gethex+0x2b4>
 8007a56:	e7df      	b.n	8007a18 <__gethex+0x290>
 8007a58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1dc      	bne.n	8007a18 <__gethex+0x290>
 8007a5e:	e7ed      	b.n	8007a3c <__gethex+0x2b4>
 8007a60:	0800888c 	.word	0x0800888c
 8007a64:	08008721 	.word	0x08008721
 8007a68:	08008a36 	.word	0x08008a36
 8007a6c:	f106 38ff 	add.w	r8, r6, #4294967295
 8007a70:	f1bb 0f00 	cmp.w	fp, #0
 8007a74:	d133      	bne.n	8007ade <__gethex+0x356>
 8007a76:	f1b8 0f00 	cmp.w	r8, #0
 8007a7a:	d004      	beq.n	8007a86 <__gethex+0x2fe>
 8007a7c:	4641      	mov	r1, r8
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f7fe fcd4 	bl	800642c <__any_on>
 8007a84:	4683      	mov	fp, r0
 8007a86:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007a90:	f008 081f 	and.w	r8, r8, #31
 8007a94:	fa03 f308 	lsl.w	r3, r3, r8
 8007a98:	4213      	tst	r3, r2
 8007a9a:	4631      	mov	r1, r6
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	bf18      	it	ne
 8007aa0:	f04b 0b02 	orrne.w	fp, fp, #2
 8007aa4:	1bad      	subs	r5, r5, r6
 8007aa6:	f7ff fe07 	bl	80076b8 <rshift>
 8007aaa:	687e      	ldr	r6, [r7, #4]
 8007aac:	f04f 0802 	mov.w	r8, #2
 8007ab0:	f1bb 0f00 	cmp.w	fp, #0
 8007ab4:	d04a      	beq.n	8007b4c <__gethex+0x3c4>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d016      	beq.n	8007aea <__gethex+0x362>
 8007abc:	2b03      	cmp	r3, #3
 8007abe:	d018      	beq.n	8007af2 <__gethex+0x36a>
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d109      	bne.n	8007ad8 <__gethex+0x350>
 8007ac4:	f01b 0f02 	tst.w	fp, #2
 8007ac8:	d006      	beq.n	8007ad8 <__gethex+0x350>
 8007aca:	f8da 3000 	ldr.w	r3, [sl]
 8007ace:	ea4b 0b03 	orr.w	fp, fp, r3
 8007ad2:	f01b 0f01 	tst.w	fp, #1
 8007ad6:	d10f      	bne.n	8007af8 <__gethex+0x370>
 8007ad8:	f048 0810 	orr.w	r8, r8, #16
 8007adc:	e036      	b.n	8007b4c <__gethex+0x3c4>
 8007ade:	f04f 0b01 	mov.w	fp, #1
 8007ae2:	e7d0      	b.n	8007a86 <__gethex+0x2fe>
 8007ae4:	f04f 0801 	mov.w	r8, #1
 8007ae8:	e7e2      	b.n	8007ab0 <__gethex+0x328>
 8007aea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aec:	f1c3 0301 	rsb	r3, r3, #1
 8007af0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007af2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d0ef      	beq.n	8007ad8 <__gethex+0x350>
 8007af8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007afc:	f104 0214 	add.w	r2, r4, #20
 8007b00:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007b04:	9301      	str	r3, [sp, #4]
 8007b06:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	4694      	mov	ip, r2
 8007b0e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007b12:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007b16:	d01e      	beq.n	8007b56 <__gethex+0x3ce>
 8007b18:	3101      	adds	r1, #1
 8007b1a:	f8cc 1000 	str.w	r1, [ip]
 8007b1e:	f1b8 0f02 	cmp.w	r8, #2
 8007b22:	f104 0214 	add.w	r2, r4, #20
 8007b26:	d13d      	bne.n	8007ba4 <__gethex+0x41c>
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	42ab      	cmp	r3, r5
 8007b2e:	d10b      	bne.n	8007b48 <__gethex+0x3c0>
 8007b30:	1169      	asrs	r1, r5, #5
 8007b32:	2301      	movs	r3, #1
 8007b34:	f005 051f 	and.w	r5, r5, #31
 8007b38:	fa03 f505 	lsl.w	r5, r3, r5
 8007b3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b40:	421d      	tst	r5, r3
 8007b42:	bf18      	it	ne
 8007b44:	f04f 0801 	movne.w	r8, #1
 8007b48:	f048 0820 	orr.w	r8, r8, #32
 8007b4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b4e:	601c      	str	r4, [r3, #0]
 8007b50:	9b02      	ldr	r3, [sp, #8]
 8007b52:	601e      	str	r6, [r3, #0]
 8007b54:	e6a2      	b.n	800789c <__gethex+0x114>
 8007b56:	4290      	cmp	r0, r2
 8007b58:	f842 3c04 	str.w	r3, [r2, #-4]
 8007b5c:	d8d6      	bhi.n	8007b0c <__gethex+0x384>
 8007b5e:	68a2      	ldr	r2, [r4, #8]
 8007b60:	4593      	cmp	fp, r2
 8007b62:	db17      	blt.n	8007b94 <__gethex+0x40c>
 8007b64:	6861      	ldr	r1, [r4, #4]
 8007b66:	4648      	mov	r0, r9
 8007b68:	3101      	adds	r1, #1
 8007b6a:	f7fd ffd3 	bl	8005b14 <_Balloc>
 8007b6e:	4682      	mov	sl, r0
 8007b70:	b918      	cbnz	r0, 8007b7a <__gethex+0x3f2>
 8007b72:	4b1b      	ldr	r3, [pc, #108]	; (8007be0 <__gethex+0x458>)
 8007b74:	4602      	mov	r2, r0
 8007b76:	2184      	movs	r1, #132	; 0x84
 8007b78:	e6b3      	b.n	80078e2 <__gethex+0x15a>
 8007b7a:	6922      	ldr	r2, [r4, #16]
 8007b7c:	3202      	adds	r2, #2
 8007b7e:	f104 010c 	add.w	r1, r4, #12
 8007b82:	0092      	lsls	r2, r2, #2
 8007b84:	300c      	adds	r0, #12
 8007b86:	f7ff fd4b 	bl	8007620 <memcpy>
 8007b8a:	4621      	mov	r1, r4
 8007b8c:	4648      	mov	r0, r9
 8007b8e:	f7fe f801 	bl	8005b94 <_Bfree>
 8007b92:	4654      	mov	r4, sl
 8007b94:	6922      	ldr	r2, [r4, #16]
 8007b96:	1c51      	adds	r1, r2, #1
 8007b98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007b9c:	6121      	str	r1, [r4, #16]
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	6151      	str	r1, [r2, #20]
 8007ba2:	e7bc      	b.n	8007b1e <__gethex+0x396>
 8007ba4:	6921      	ldr	r1, [r4, #16]
 8007ba6:	4559      	cmp	r1, fp
 8007ba8:	dd0b      	ble.n	8007bc2 <__gethex+0x43a>
 8007baa:	2101      	movs	r1, #1
 8007bac:	4620      	mov	r0, r4
 8007bae:	f7ff fd83 	bl	80076b8 <rshift>
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	3601      	adds	r6, #1
 8007bb6:	42b3      	cmp	r3, r6
 8007bb8:	f6ff aedb 	blt.w	8007972 <__gethex+0x1ea>
 8007bbc:	f04f 0801 	mov.w	r8, #1
 8007bc0:	e7c2      	b.n	8007b48 <__gethex+0x3c0>
 8007bc2:	f015 051f 	ands.w	r5, r5, #31
 8007bc6:	d0f9      	beq.n	8007bbc <__gethex+0x434>
 8007bc8:	9b01      	ldr	r3, [sp, #4]
 8007bca:	441a      	add	r2, r3
 8007bcc:	f1c5 0520 	rsb	r5, r5, #32
 8007bd0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007bd4:	f7fe f890 	bl	8005cf8 <__hi0bits>
 8007bd8:	42a8      	cmp	r0, r5
 8007bda:	dbe6      	blt.n	8007baa <__gethex+0x422>
 8007bdc:	e7ee      	b.n	8007bbc <__gethex+0x434>
 8007bde:	bf00      	nop
 8007be0:	08008721 	.word	0x08008721

08007be4 <L_shift>:
 8007be4:	f1c2 0208 	rsb	r2, r2, #8
 8007be8:	0092      	lsls	r2, r2, #2
 8007bea:	b570      	push	{r4, r5, r6, lr}
 8007bec:	f1c2 0620 	rsb	r6, r2, #32
 8007bf0:	6843      	ldr	r3, [r0, #4]
 8007bf2:	6804      	ldr	r4, [r0, #0]
 8007bf4:	fa03 f506 	lsl.w	r5, r3, r6
 8007bf8:	432c      	orrs	r4, r5
 8007bfa:	40d3      	lsrs	r3, r2
 8007bfc:	6004      	str	r4, [r0, #0]
 8007bfe:	f840 3f04 	str.w	r3, [r0, #4]!
 8007c02:	4288      	cmp	r0, r1
 8007c04:	d3f4      	bcc.n	8007bf0 <L_shift+0xc>
 8007c06:	bd70      	pop	{r4, r5, r6, pc}

08007c08 <__match>:
 8007c08:	b530      	push	{r4, r5, lr}
 8007c0a:	6803      	ldr	r3, [r0, #0]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c12:	b914      	cbnz	r4, 8007c1a <__match+0x12>
 8007c14:	6003      	str	r3, [r0, #0]
 8007c16:	2001      	movs	r0, #1
 8007c18:	bd30      	pop	{r4, r5, pc}
 8007c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c1e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007c22:	2d19      	cmp	r5, #25
 8007c24:	bf98      	it	ls
 8007c26:	3220      	addls	r2, #32
 8007c28:	42a2      	cmp	r2, r4
 8007c2a:	d0f0      	beq.n	8007c0e <__match+0x6>
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	e7f3      	b.n	8007c18 <__match+0x10>

08007c30 <__hexnan>:
 8007c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c34:	680b      	ldr	r3, [r1, #0]
 8007c36:	6801      	ldr	r1, [r0, #0]
 8007c38:	115e      	asrs	r6, r3, #5
 8007c3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007c3e:	f013 031f 	ands.w	r3, r3, #31
 8007c42:	b087      	sub	sp, #28
 8007c44:	bf18      	it	ne
 8007c46:	3604      	addne	r6, #4
 8007c48:	2500      	movs	r5, #0
 8007c4a:	1f37      	subs	r7, r6, #4
 8007c4c:	4682      	mov	sl, r0
 8007c4e:	4690      	mov	r8, r2
 8007c50:	9301      	str	r3, [sp, #4]
 8007c52:	f846 5c04 	str.w	r5, [r6, #-4]
 8007c56:	46b9      	mov	r9, r7
 8007c58:	463c      	mov	r4, r7
 8007c5a:	9502      	str	r5, [sp, #8]
 8007c5c:	46ab      	mov	fp, r5
 8007c5e:	784a      	ldrb	r2, [r1, #1]
 8007c60:	1c4b      	adds	r3, r1, #1
 8007c62:	9303      	str	r3, [sp, #12]
 8007c64:	b342      	cbz	r2, 8007cb8 <__hexnan+0x88>
 8007c66:	4610      	mov	r0, r2
 8007c68:	9105      	str	r1, [sp, #20]
 8007c6a:	9204      	str	r2, [sp, #16]
 8007c6c:	f7ff fd76 	bl	800775c <__hexdig_fun>
 8007c70:	2800      	cmp	r0, #0
 8007c72:	d14f      	bne.n	8007d14 <__hexnan+0xe4>
 8007c74:	9a04      	ldr	r2, [sp, #16]
 8007c76:	9905      	ldr	r1, [sp, #20]
 8007c78:	2a20      	cmp	r2, #32
 8007c7a:	d818      	bhi.n	8007cae <__hexnan+0x7e>
 8007c7c:	9b02      	ldr	r3, [sp, #8]
 8007c7e:	459b      	cmp	fp, r3
 8007c80:	dd13      	ble.n	8007caa <__hexnan+0x7a>
 8007c82:	454c      	cmp	r4, r9
 8007c84:	d206      	bcs.n	8007c94 <__hexnan+0x64>
 8007c86:	2d07      	cmp	r5, #7
 8007c88:	dc04      	bgt.n	8007c94 <__hexnan+0x64>
 8007c8a:	462a      	mov	r2, r5
 8007c8c:	4649      	mov	r1, r9
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f7ff ffa8 	bl	8007be4 <L_shift>
 8007c94:	4544      	cmp	r4, r8
 8007c96:	d950      	bls.n	8007d3a <__hexnan+0x10a>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	f1a4 0904 	sub.w	r9, r4, #4
 8007c9e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007ca2:	f8cd b008 	str.w	fp, [sp, #8]
 8007ca6:	464c      	mov	r4, r9
 8007ca8:	461d      	mov	r5, r3
 8007caa:	9903      	ldr	r1, [sp, #12]
 8007cac:	e7d7      	b.n	8007c5e <__hexnan+0x2e>
 8007cae:	2a29      	cmp	r2, #41	; 0x29
 8007cb0:	d155      	bne.n	8007d5e <__hexnan+0x12e>
 8007cb2:	3102      	adds	r1, #2
 8007cb4:	f8ca 1000 	str.w	r1, [sl]
 8007cb8:	f1bb 0f00 	cmp.w	fp, #0
 8007cbc:	d04f      	beq.n	8007d5e <__hexnan+0x12e>
 8007cbe:	454c      	cmp	r4, r9
 8007cc0:	d206      	bcs.n	8007cd0 <__hexnan+0xa0>
 8007cc2:	2d07      	cmp	r5, #7
 8007cc4:	dc04      	bgt.n	8007cd0 <__hexnan+0xa0>
 8007cc6:	462a      	mov	r2, r5
 8007cc8:	4649      	mov	r1, r9
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f7ff ff8a 	bl	8007be4 <L_shift>
 8007cd0:	4544      	cmp	r4, r8
 8007cd2:	d934      	bls.n	8007d3e <__hexnan+0x10e>
 8007cd4:	f1a8 0204 	sub.w	r2, r8, #4
 8007cd8:	4623      	mov	r3, r4
 8007cda:	f853 1b04 	ldr.w	r1, [r3], #4
 8007cde:	f842 1f04 	str.w	r1, [r2, #4]!
 8007ce2:	429f      	cmp	r7, r3
 8007ce4:	d2f9      	bcs.n	8007cda <__hexnan+0xaa>
 8007ce6:	1b3b      	subs	r3, r7, r4
 8007ce8:	f023 0303 	bic.w	r3, r3, #3
 8007cec:	3304      	adds	r3, #4
 8007cee:	3e03      	subs	r6, #3
 8007cf0:	3401      	adds	r4, #1
 8007cf2:	42a6      	cmp	r6, r4
 8007cf4:	bf38      	it	cc
 8007cf6:	2304      	movcc	r3, #4
 8007cf8:	4443      	add	r3, r8
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f843 2b04 	str.w	r2, [r3], #4
 8007d00:	429f      	cmp	r7, r3
 8007d02:	d2fb      	bcs.n	8007cfc <__hexnan+0xcc>
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	b91b      	cbnz	r3, 8007d10 <__hexnan+0xe0>
 8007d08:	4547      	cmp	r7, r8
 8007d0a:	d126      	bne.n	8007d5a <__hexnan+0x12a>
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	603b      	str	r3, [r7, #0]
 8007d10:	2005      	movs	r0, #5
 8007d12:	e025      	b.n	8007d60 <__hexnan+0x130>
 8007d14:	3501      	adds	r5, #1
 8007d16:	2d08      	cmp	r5, #8
 8007d18:	f10b 0b01 	add.w	fp, fp, #1
 8007d1c:	dd06      	ble.n	8007d2c <__hexnan+0xfc>
 8007d1e:	4544      	cmp	r4, r8
 8007d20:	d9c3      	bls.n	8007caa <__hexnan+0x7a>
 8007d22:	2300      	movs	r3, #0
 8007d24:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d28:	2501      	movs	r5, #1
 8007d2a:	3c04      	subs	r4, #4
 8007d2c:	6822      	ldr	r2, [r4, #0]
 8007d2e:	f000 000f 	and.w	r0, r0, #15
 8007d32:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007d36:	6020      	str	r0, [r4, #0]
 8007d38:	e7b7      	b.n	8007caa <__hexnan+0x7a>
 8007d3a:	2508      	movs	r5, #8
 8007d3c:	e7b5      	b.n	8007caa <__hexnan+0x7a>
 8007d3e:	9b01      	ldr	r3, [sp, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d0df      	beq.n	8007d04 <__hexnan+0xd4>
 8007d44:	f1c3 0320 	rsb	r3, r3, #32
 8007d48:	f04f 32ff 	mov.w	r2, #4294967295
 8007d4c:	40da      	lsrs	r2, r3
 8007d4e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007d52:	4013      	ands	r3, r2
 8007d54:	f846 3c04 	str.w	r3, [r6, #-4]
 8007d58:	e7d4      	b.n	8007d04 <__hexnan+0xd4>
 8007d5a:	3f04      	subs	r7, #4
 8007d5c:	e7d2      	b.n	8007d04 <__hexnan+0xd4>
 8007d5e:	2004      	movs	r0, #4
 8007d60:	b007      	add	sp, #28
 8007d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d66 <__ascii_mbtowc>:
 8007d66:	b082      	sub	sp, #8
 8007d68:	b901      	cbnz	r1, 8007d6c <__ascii_mbtowc+0x6>
 8007d6a:	a901      	add	r1, sp, #4
 8007d6c:	b142      	cbz	r2, 8007d80 <__ascii_mbtowc+0x1a>
 8007d6e:	b14b      	cbz	r3, 8007d84 <__ascii_mbtowc+0x1e>
 8007d70:	7813      	ldrb	r3, [r2, #0]
 8007d72:	600b      	str	r3, [r1, #0]
 8007d74:	7812      	ldrb	r2, [r2, #0]
 8007d76:	1e10      	subs	r0, r2, #0
 8007d78:	bf18      	it	ne
 8007d7a:	2001      	movne	r0, #1
 8007d7c:	b002      	add	sp, #8
 8007d7e:	4770      	bx	lr
 8007d80:	4610      	mov	r0, r2
 8007d82:	e7fb      	b.n	8007d7c <__ascii_mbtowc+0x16>
 8007d84:	f06f 0001 	mvn.w	r0, #1
 8007d88:	e7f8      	b.n	8007d7c <__ascii_mbtowc+0x16>

08007d8a <_realloc_r>:
 8007d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d8e:	4680      	mov	r8, r0
 8007d90:	4614      	mov	r4, r2
 8007d92:	460e      	mov	r6, r1
 8007d94:	b921      	cbnz	r1, 8007da0 <_realloc_r+0x16>
 8007d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d9a:	4611      	mov	r1, r2
 8007d9c:	f7fd be2e 	b.w	80059fc <_malloc_r>
 8007da0:	b92a      	cbnz	r2, 8007dae <_realloc_r+0x24>
 8007da2:	f7fd fdb7 	bl	8005914 <_free_r>
 8007da6:	4625      	mov	r5, r4
 8007da8:	4628      	mov	r0, r5
 8007daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dae:	f000 f842 	bl	8007e36 <_malloc_usable_size_r>
 8007db2:	4284      	cmp	r4, r0
 8007db4:	4607      	mov	r7, r0
 8007db6:	d802      	bhi.n	8007dbe <_realloc_r+0x34>
 8007db8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007dbc:	d812      	bhi.n	8007de4 <_realloc_r+0x5a>
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	4640      	mov	r0, r8
 8007dc2:	f7fd fe1b 	bl	80059fc <_malloc_r>
 8007dc6:	4605      	mov	r5, r0
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	d0ed      	beq.n	8007da8 <_realloc_r+0x1e>
 8007dcc:	42bc      	cmp	r4, r7
 8007dce:	4622      	mov	r2, r4
 8007dd0:	4631      	mov	r1, r6
 8007dd2:	bf28      	it	cs
 8007dd4:	463a      	movcs	r2, r7
 8007dd6:	f7ff fc23 	bl	8007620 <memcpy>
 8007dda:	4631      	mov	r1, r6
 8007ddc:	4640      	mov	r0, r8
 8007dde:	f7fd fd99 	bl	8005914 <_free_r>
 8007de2:	e7e1      	b.n	8007da8 <_realloc_r+0x1e>
 8007de4:	4635      	mov	r5, r6
 8007de6:	e7df      	b.n	8007da8 <_realloc_r+0x1e>

08007de8 <__ascii_wctomb>:
 8007de8:	b149      	cbz	r1, 8007dfe <__ascii_wctomb+0x16>
 8007dea:	2aff      	cmp	r2, #255	; 0xff
 8007dec:	bf85      	ittet	hi
 8007dee:	238a      	movhi	r3, #138	; 0x8a
 8007df0:	6003      	strhi	r3, [r0, #0]
 8007df2:	700a      	strbls	r2, [r1, #0]
 8007df4:	f04f 30ff 	movhi.w	r0, #4294967295
 8007df8:	bf98      	it	ls
 8007dfa:	2001      	movls	r0, #1
 8007dfc:	4770      	bx	lr
 8007dfe:	4608      	mov	r0, r1
 8007e00:	4770      	bx	lr
	...

08007e04 <fiprintf>:
 8007e04:	b40e      	push	{r1, r2, r3}
 8007e06:	b503      	push	{r0, r1, lr}
 8007e08:	4601      	mov	r1, r0
 8007e0a:	ab03      	add	r3, sp, #12
 8007e0c:	4805      	ldr	r0, [pc, #20]	; (8007e24 <fiprintf+0x20>)
 8007e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e12:	6800      	ldr	r0, [r0, #0]
 8007e14:	9301      	str	r3, [sp, #4]
 8007e16:	f000 f83f 	bl	8007e98 <_vfiprintf_r>
 8007e1a:	b002      	add	sp, #8
 8007e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e20:	b003      	add	sp, #12
 8007e22:	4770      	bx	lr
 8007e24:	20000068 	.word	0x20000068

08007e28 <abort>:
 8007e28:	b508      	push	{r3, lr}
 8007e2a:	2006      	movs	r0, #6
 8007e2c:	f000 fa0c 	bl	8008248 <raise>
 8007e30:	2001      	movs	r0, #1
 8007e32:	f7f9 fbc7 	bl	80015c4 <_exit>

08007e36 <_malloc_usable_size_r>:
 8007e36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e3a:	1f18      	subs	r0, r3, #4
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	bfbc      	itt	lt
 8007e40:	580b      	ldrlt	r3, [r1, r0]
 8007e42:	18c0      	addlt	r0, r0, r3
 8007e44:	4770      	bx	lr

08007e46 <__sfputc_r>:
 8007e46:	6893      	ldr	r3, [r2, #8]
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	b410      	push	{r4}
 8007e4e:	6093      	str	r3, [r2, #8]
 8007e50:	da08      	bge.n	8007e64 <__sfputc_r+0x1e>
 8007e52:	6994      	ldr	r4, [r2, #24]
 8007e54:	42a3      	cmp	r3, r4
 8007e56:	db01      	blt.n	8007e5c <__sfputc_r+0x16>
 8007e58:	290a      	cmp	r1, #10
 8007e5a:	d103      	bne.n	8007e64 <__sfputc_r+0x1e>
 8007e5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e60:	f000 b934 	b.w	80080cc <__swbuf_r>
 8007e64:	6813      	ldr	r3, [r2, #0]
 8007e66:	1c58      	adds	r0, r3, #1
 8007e68:	6010      	str	r0, [r2, #0]
 8007e6a:	7019      	strb	r1, [r3, #0]
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <__sfputs_r>:
 8007e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e76:	4606      	mov	r6, r0
 8007e78:	460f      	mov	r7, r1
 8007e7a:	4614      	mov	r4, r2
 8007e7c:	18d5      	adds	r5, r2, r3
 8007e7e:	42ac      	cmp	r4, r5
 8007e80:	d101      	bne.n	8007e86 <__sfputs_r+0x12>
 8007e82:	2000      	movs	r0, #0
 8007e84:	e007      	b.n	8007e96 <__sfputs_r+0x22>
 8007e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e8a:	463a      	mov	r2, r7
 8007e8c:	4630      	mov	r0, r6
 8007e8e:	f7ff ffda 	bl	8007e46 <__sfputc_r>
 8007e92:	1c43      	adds	r3, r0, #1
 8007e94:	d1f3      	bne.n	8007e7e <__sfputs_r+0xa>
 8007e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e98 <_vfiprintf_r>:
 8007e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e9c:	460d      	mov	r5, r1
 8007e9e:	b09d      	sub	sp, #116	; 0x74
 8007ea0:	4614      	mov	r4, r2
 8007ea2:	4698      	mov	r8, r3
 8007ea4:	4606      	mov	r6, r0
 8007ea6:	b118      	cbz	r0, 8007eb0 <_vfiprintf_r+0x18>
 8007ea8:	6a03      	ldr	r3, [r0, #32]
 8007eaa:	b90b      	cbnz	r3, 8007eb0 <_vfiprintf_r+0x18>
 8007eac:	f7fc fd96 	bl	80049dc <__sinit>
 8007eb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007eb2:	07d9      	lsls	r1, r3, #31
 8007eb4:	d405      	bmi.n	8007ec2 <_vfiprintf_r+0x2a>
 8007eb6:	89ab      	ldrh	r3, [r5, #12]
 8007eb8:	059a      	lsls	r2, r3, #22
 8007eba:	d402      	bmi.n	8007ec2 <_vfiprintf_r+0x2a>
 8007ebc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ebe:	f7fc fea4 	bl	8004c0a <__retarget_lock_acquire_recursive>
 8007ec2:	89ab      	ldrh	r3, [r5, #12]
 8007ec4:	071b      	lsls	r3, r3, #28
 8007ec6:	d501      	bpl.n	8007ecc <_vfiprintf_r+0x34>
 8007ec8:	692b      	ldr	r3, [r5, #16]
 8007eca:	b99b      	cbnz	r3, 8007ef4 <_vfiprintf_r+0x5c>
 8007ecc:	4629      	mov	r1, r5
 8007ece:	4630      	mov	r0, r6
 8007ed0:	f000 f93a 	bl	8008148 <__swsetup_r>
 8007ed4:	b170      	cbz	r0, 8007ef4 <_vfiprintf_r+0x5c>
 8007ed6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ed8:	07dc      	lsls	r4, r3, #31
 8007eda:	d504      	bpl.n	8007ee6 <_vfiprintf_r+0x4e>
 8007edc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee0:	b01d      	add	sp, #116	; 0x74
 8007ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee6:	89ab      	ldrh	r3, [r5, #12]
 8007ee8:	0598      	lsls	r0, r3, #22
 8007eea:	d4f7      	bmi.n	8007edc <_vfiprintf_r+0x44>
 8007eec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007eee:	f7fc fe8d 	bl	8004c0c <__retarget_lock_release_recursive>
 8007ef2:	e7f3      	b.n	8007edc <_vfiprintf_r+0x44>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ef8:	2320      	movs	r3, #32
 8007efa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007efe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f02:	2330      	movs	r3, #48	; 0x30
 8007f04:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80080b8 <_vfiprintf_r+0x220>
 8007f08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f0c:	f04f 0901 	mov.w	r9, #1
 8007f10:	4623      	mov	r3, r4
 8007f12:	469a      	mov	sl, r3
 8007f14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f18:	b10a      	cbz	r2, 8007f1e <_vfiprintf_r+0x86>
 8007f1a:	2a25      	cmp	r2, #37	; 0x25
 8007f1c:	d1f9      	bne.n	8007f12 <_vfiprintf_r+0x7a>
 8007f1e:	ebba 0b04 	subs.w	fp, sl, r4
 8007f22:	d00b      	beq.n	8007f3c <_vfiprintf_r+0xa4>
 8007f24:	465b      	mov	r3, fp
 8007f26:	4622      	mov	r2, r4
 8007f28:	4629      	mov	r1, r5
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	f7ff ffa2 	bl	8007e74 <__sfputs_r>
 8007f30:	3001      	adds	r0, #1
 8007f32:	f000 80a9 	beq.w	8008088 <_vfiprintf_r+0x1f0>
 8007f36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f38:	445a      	add	r2, fp
 8007f3a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f000 80a1 	beq.w	8008088 <_vfiprintf_r+0x1f0>
 8007f46:	2300      	movs	r3, #0
 8007f48:	f04f 32ff 	mov.w	r2, #4294967295
 8007f4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f50:	f10a 0a01 	add.w	sl, sl, #1
 8007f54:	9304      	str	r3, [sp, #16]
 8007f56:	9307      	str	r3, [sp, #28]
 8007f58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f5c:	931a      	str	r3, [sp, #104]	; 0x68
 8007f5e:	4654      	mov	r4, sl
 8007f60:	2205      	movs	r2, #5
 8007f62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f66:	4854      	ldr	r0, [pc, #336]	; (80080b8 <_vfiprintf_r+0x220>)
 8007f68:	f7f8 f93a 	bl	80001e0 <memchr>
 8007f6c:	9a04      	ldr	r2, [sp, #16]
 8007f6e:	b9d8      	cbnz	r0, 8007fa8 <_vfiprintf_r+0x110>
 8007f70:	06d1      	lsls	r1, r2, #27
 8007f72:	bf44      	itt	mi
 8007f74:	2320      	movmi	r3, #32
 8007f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f7a:	0713      	lsls	r3, r2, #28
 8007f7c:	bf44      	itt	mi
 8007f7e:	232b      	movmi	r3, #43	; 0x2b
 8007f80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f84:	f89a 3000 	ldrb.w	r3, [sl]
 8007f88:	2b2a      	cmp	r3, #42	; 0x2a
 8007f8a:	d015      	beq.n	8007fb8 <_vfiprintf_r+0x120>
 8007f8c:	9a07      	ldr	r2, [sp, #28]
 8007f8e:	4654      	mov	r4, sl
 8007f90:	2000      	movs	r0, #0
 8007f92:	f04f 0c0a 	mov.w	ip, #10
 8007f96:	4621      	mov	r1, r4
 8007f98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f9c:	3b30      	subs	r3, #48	; 0x30
 8007f9e:	2b09      	cmp	r3, #9
 8007fa0:	d94d      	bls.n	800803e <_vfiprintf_r+0x1a6>
 8007fa2:	b1b0      	cbz	r0, 8007fd2 <_vfiprintf_r+0x13a>
 8007fa4:	9207      	str	r2, [sp, #28]
 8007fa6:	e014      	b.n	8007fd2 <_vfiprintf_r+0x13a>
 8007fa8:	eba0 0308 	sub.w	r3, r0, r8
 8007fac:	fa09 f303 	lsl.w	r3, r9, r3
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	9304      	str	r3, [sp, #16]
 8007fb4:	46a2      	mov	sl, r4
 8007fb6:	e7d2      	b.n	8007f5e <_vfiprintf_r+0xc6>
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	1d19      	adds	r1, r3, #4
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	9103      	str	r1, [sp, #12]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	bfbb      	ittet	lt
 8007fc4:	425b      	neglt	r3, r3
 8007fc6:	f042 0202 	orrlt.w	r2, r2, #2
 8007fca:	9307      	strge	r3, [sp, #28]
 8007fcc:	9307      	strlt	r3, [sp, #28]
 8007fce:	bfb8      	it	lt
 8007fd0:	9204      	strlt	r2, [sp, #16]
 8007fd2:	7823      	ldrb	r3, [r4, #0]
 8007fd4:	2b2e      	cmp	r3, #46	; 0x2e
 8007fd6:	d10c      	bne.n	8007ff2 <_vfiprintf_r+0x15a>
 8007fd8:	7863      	ldrb	r3, [r4, #1]
 8007fda:	2b2a      	cmp	r3, #42	; 0x2a
 8007fdc:	d134      	bne.n	8008048 <_vfiprintf_r+0x1b0>
 8007fde:	9b03      	ldr	r3, [sp, #12]
 8007fe0:	1d1a      	adds	r2, r3, #4
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	9203      	str	r2, [sp, #12]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	bfb8      	it	lt
 8007fea:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fee:	3402      	adds	r4, #2
 8007ff0:	9305      	str	r3, [sp, #20]
 8007ff2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80080c8 <_vfiprintf_r+0x230>
 8007ff6:	7821      	ldrb	r1, [r4, #0]
 8007ff8:	2203      	movs	r2, #3
 8007ffa:	4650      	mov	r0, sl
 8007ffc:	f7f8 f8f0 	bl	80001e0 <memchr>
 8008000:	b138      	cbz	r0, 8008012 <_vfiprintf_r+0x17a>
 8008002:	9b04      	ldr	r3, [sp, #16]
 8008004:	eba0 000a 	sub.w	r0, r0, sl
 8008008:	2240      	movs	r2, #64	; 0x40
 800800a:	4082      	lsls	r2, r0
 800800c:	4313      	orrs	r3, r2
 800800e:	3401      	adds	r4, #1
 8008010:	9304      	str	r3, [sp, #16]
 8008012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008016:	4829      	ldr	r0, [pc, #164]	; (80080bc <_vfiprintf_r+0x224>)
 8008018:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800801c:	2206      	movs	r2, #6
 800801e:	f7f8 f8df 	bl	80001e0 <memchr>
 8008022:	2800      	cmp	r0, #0
 8008024:	d03f      	beq.n	80080a6 <_vfiprintf_r+0x20e>
 8008026:	4b26      	ldr	r3, [pc, #152]	; (80080c0 <_vfiprintf_r+0x228>)
 8008028:	bb1b      	cbnz	r3, 8008072 <_vfiprintf_r+0x1da>
 800802a:	9b03      	ldr	r3, [sp, #12]
 800802c:	3307      	adds	r3, #7
 800802e:	f023 0307 	bic.w	r3, r3, #7
 8008032:	3308      	adds	r3, #8
 8008034:	9303      	str	r3, [sp, #12]
 8008036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008038:	443b      	add	r3, r7
 800803a:	9309      	str	r3, [sp, #36]	; 0x24
 800803c:	e768      	b.n	8007f10 <_vfiprintf_r+0x78>
 800803e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008042:	460c      	mov	r4, r1
 8008044:	2001      	movs	r0, #1
 8008046:	e7a6      	b.n	8007f96 <_vfiprintf_r+0xfe>
 8008048:	2300      	movs	r3, #0
 800804a:	3401      	adds	r4, #1
 800804c:	9305      	str	r3, [sp, #20]
 800804e:	4619      	mov	r1, r3
 8008050:	f04f 0c0a 	mov.w	ip, #10
 8008054:	4620      	mov	r0, r4
 8008056:	f810 2b01 	ldrb.w	r2, [r0], #1
 800805a:	3a30      	subs	r2, #48	; 0x30
 800805c:	2a09      	cmp	r2, #9
 800805e:	d903      	bls.n	8008068 <_vfiprintf_r+0x1d0>
 8008060:	2b00      	cmp	r3, #0
 8008062:	d0c6      	beq.n	8007ff2 <_vfiprintf_r+0x15a>
 8008064:	9105      	str	r1, [sp, #20]
 8008066:	e7c4      	b.n	8007ff2 <_vfiprintf_r+0x15a>
 8008068:	fb0c 2101 	mla	r1, ip, r1, r2
 800806c:	4604      	mov	r4, r0
 800806e:	2301      	movs	r3, #1
 8008070:	e7f0      	b.n	8008054 <_vfiprintf_r+0x1bc>
 8008072:	ab03      	add	r3, sp, #12
 8008074:	9300      	str	r3, [sp, #0]
 8008076:	462a      	mov	r2, r5
 8008078:	4b12      	ldr	r3, [pc, #72]	; (80080c4 <_vfiprintf_r+0x22c>)
 800807a:	a904      	add	r1, sp, #16
 800807c:	4630      	mov	r0, r6
 800807e:	f7fb fe4b 	bl	8003d18 <_printf_float>
 8008082:	4607      	mov	r7, r0
 8008084:	1c78      	adds	r0, r7, #1
 8008086:	d1d6      	bne.n	8008036 <_vfiprintf_r+0x19e>
 8008088:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800808a:	07d9      	lsls	r1, r3, #31
 800808c:	d405      	bmi.n	800809a <_vfiprintf_r+0x202>
 800808e:	89ab      	ldrh	r3, [r5, #12]
 8008090:	059a      	lsls	r2, r3, #22
 8008092:	d402      	bmi.n	800809a <_vfiprintf_r+0x202>
 8008094:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008096:	f7fc fdb9 	bl	8004c0c <__retarget_lock_release_recursive>
 800809a:	89ab      	ldrh	r3, [r5, #12]
 800809c:	065b      	lsls	r3, r3, #25
 800809e:	f53f af1d 	bmi.w	8007edc <_vfiprintf_r+0x44>
 80080a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080a4:	e71c      	b.n	8007ee0 <_vfiprintf_r+0x48>
 80080a6:	ab03      	add	r3, sp, #12
 80080a8:	9300      	str	r3, [sp, #0]
 80080aa:	462a      	mov	r2, r5
 80080ac:	4b05      	ldr	r3, [pc, #20]	; (80080c4 <_vfiprintf_r+0x22c>)
 80080ae:	a904      	add	r1, sp, #16
 80080b0:	4630      	mov	r0, r6
 80080b2:	f7fc f8d5 	bl	8004260 <_printf_i>
 80080b6:	e7e4      	b.n	8008082 <_vfiprintf_r+0x1ea>
 80080b8:	080089e1 	.word	0x080089e1
 80080bc:	080089eb 	.word	0x080089eb
 80080c0:	08003d19 	.word	0x08003d19
 80080c4:	08007e75 	.word	0x08007e75
 80080c8:	080089e7 	.word	0x080089e7

080080cc <__swbuf_r>:
 80080cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ce:	460e      	mov	r6, r1
 80080d0:	4614      	mov	r4, r2
 80080d2:	4605      	mov	r5, r0
 80080d4:	b118      	cbz	r0, 80080de <__swbuf_r+0x12>
 80080d6:	6a03      	ldr	r3, [r0, #32]
 80080d8:	b90b      	cbnz	r3, 80080de <__swbuf_r+0x12>
 80080da:	f7fc fc7f 	bl	80049dc <__sinit>
 80080de:	69a3      	ldr	r3, [r4, #24]
 80080e0:	60a3      	str	r3, [r4, #8]
 80080e2:	89a3      	ldrh	r3, [r4, #12]
 80080e4:	071a      	lsls	r2, r3, #28
 80080e6:	d525      	bpl.n	8008134 <__swbuf_r+0x68>
 80080e8:	6923      	ldr	r3, [r4, #16]
 80080ea:	b31b      	cbz	r3, 8008134 <__swbuf_r+0x68>
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	6922      	ldr	r2, [r4, #16]
 80080f0:	1a98      	subs	r0, r3, r2
 80080f2:	6963      	ldr	r3, [r4, #20]
 80080f4:	b2f6      	uxtb	r6, r6
 80080f6:	4283      	cmp	r3, r0
 80080f8:	4637      	mov	r7, r6
 80080fa:	dc04      	bgt.n	8008106 <__swbuf_r+0x3a>
 80080fc:	4621      	mov	r1, r4
 80080fe:	4628      	mov	r0, r5
 8008100:	f7ff fa2a 	bl	8007558 <_fflush_r>
 8008104:	b9e0      	cbnz	r0, 8008140 <__swbuf_r+0x74>
 8008106:	68a3      	ldr	r3, [r4, #8]
 8008108:	3b01      	subs	r3, #1
 800810a:	60a3      	str	r3, [r4, #8]
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	1c5a      	adds	r2, r3, #1
 8008110:	6022      	str	r2, [r4, #0]
 8008112:	701e      	strb	r6, [r3, #0]
 8008114:	6962      	ldr	r2, [r4, #20]
 8008116:	1c43      	adds	r3, r0, #1
 8008118:	429a      	cmp	r2, r3
 800811a:	d004      	beq.n	8008126 <__swbuf_r+0x5a>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	07db      	lsls	r3, r3, #31
 8008120:	d506      	bpl.n	8008130 <__swbuf_r+0x64>
 8008122:	2e0a      	cmp	r6, #10
 8008124:	d104      	bne.n	8008130 <__swbuf_r+0x64>
 8008126:	4621      	mov	r1, r4
 8008128:	4628      	mov	r0, r5
 800812a:	f7ff fa15 	bl	8007558 <_fflush_r>
 800812e:	b938      	cbnz	r0, 8008140 <__swbuf_r+0x74>
 8008130:	4638      	mov	r0, r7
 8008132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008134:	4621      	mov	r1, r4
 8008136:	4628      	mov	r0, r5
 8008138:	f000 f806 	bl	8008148 <__swsetup_r>
 800813c:	2800      	cmp	r0, #0
 800813e:	d0d5      	beq.n	80080ec <__swbuf_r+0x20>
 8008140:	f04f 37ff 	mov.w	r7, #4294967295
 8008144:	e7f4      	b.n	8008130 <__swbuf_r+0x64>
	...

08008148 <__swsetup_r>:
 8008148:	b538      	push	{r3, r4, r5, lr}
 800814a:	4b2a      	ldr	r3, [pc, #168]	; (80081f4 <__swsetup_r+0xac>)
 800814c:	4605      	mov	r5, r0
 800814e:	6818      	ldr	r0, [r3, #0]
 8008150:	460c      	mov	r4, r1
 8008152:	b118      	cbz	r0, 800815c <__swsetup_r+0x14>
 8008154:	6a03      	ldr	r3, [r0, #32]
 8008156:	b90b      	cbnz	r3, 800815c <__swsetup_r+0x14>
 8008158:	f7fc fc40 	bl	80049dc <__sinit>
 800815c:	89a3      	ldrh	r3, [r4, #12]
 800815e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008162:	0718      	lsls	r0, r3, #28
 8008164:	d422      	bmi.n	80081ac <__swsetup_r+0x64>
 8008166:	06d9      	lsls	r1, r3, #27
 8008168:	d407      	bmi.n	800817a <__swsetup_r+0x32>
 800816a:	2309      	movs	r3, #9
 800816c:	602b      	str	r3, [r5, #0]
 800816e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008172:	81a3      	strh	r3, [r4, #12]
 8008174:	f04f 30ff 	mov.w	r0, #4294967295
 8008178:	e034      	b.n	80081e4 <__swsetup_r+0x9c>
 800817a:	0758      	lsls	r0, r3, #29
 800817c:	d512      	bpl.n	80081a4 <__swsetup_r+0x5c>
 800817e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008180:	b141      	cbz	r1, 8008194 <__swsetup_r+0x4c>
 8008182:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008186:	4299      	cmp	r1, r3
 8008188:	d002      	beq.n	8008190 <__swsetup_r+0x48>
 800818a:	4628      	mov	r0, r5
 800818c:	f7fd fbc2 	bl	8005914 <_free_r>
 8008190:	2300      	movs	r3, #0
 8008192:	6363      	str	r3, [r4, #52]	; 0x34
 8008194:	89a3      	ldrh	r3, [r4, #12]
 8008196:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800819a:	81a3      	strh	r3, [r4, #12]
 800819c:	2300      	movs	r3, #0
 800819e:	6063      	str	r3, [r4, #4]
 80081a0:	6923      	ldr	r3, [r4, #16]
 80081a2:	6023      	str	r3, [r4, #0]
 80081a4:	89a3      	ldrh	r3, [r4, #12]
 80081a6:	f043 0308 	orr.w	r3, r3, #8
 80081aa:	81a3      	strh	r3, [r4, #12]
 80081ac:	6923      	ldr	r3, [r4, #16]
 80081ae:	b94b      	cbnz	r3, 80081c4 <__swsetup_r+0x7c>
 80081b0:	89a3      	ldrh	r3, [r4, #12]
 80081b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081ba:	d003      	beq.n	80081c4 <__swsetup_r+0x7c>
 80081bc:	4621      	mov	r1, r4
 80081be:	4628      	mov	r0, r5
 80081c0:	f000 f884 	bl	80082cc <__smakebuf_r>
 80081c4:	89a0      	ldrh	r0, [r4, #12]
 80081c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081ca:	f010 0301 	ands.w	r3, r0, #1
 80081ce:	d00a      	beq.n	80081e6 <__swsetup_r+0x9e>
 80081d0:	2300      	movs	r3, #0
 80081d2:	60a3      	str	r3, [r4, #8]
 80081d4:	6963      	ldr	r3, [r4, #20]
 80081d6:	425b      	negs	r3, r3
 80081d8:	61a3      	str	r3, [r4, #24]
 80081da:	6923      	ldr	r3, [r4, #16]
 80081dc:	b943      	cbnz	r3, 80081f0 <__swsetup_r+0xa8>
 80081de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081e2:	d1c4      	bne.n	800816e <__swsetup_r+0x26>
 80081e4:	bd38      	pop	{r3, r4, r5, pc}
 80081e6:	0781      	lsls	r1, r0, #30
 80081e8:	bf58      	it	pl
 80081ea:	6963      	ldrpl	r3, [r4, #20]
 80081ec:	60a3      	str	r3, [r4, #8]
 80081ee:	e7f4      	b.n	80081da <__swsetup_r+0x92>
 80081f0:	2000      	movs	r0, #0
 80081f2:	e7f7      	b.n	80081e4 <__swsetup_r+0x9c>
 80081f4:	20000068 	.word	0x20000068

080081f8 <_raise_r>:
 80081f8:	291f      	cmp	r1, #31
 80081fa:	b538      	push	{r3, r4, r5, lr}
 80081fc:	4604      	mov	r4, r0
 80081fe:	460d      	mov	r5, r1
 8008200:	d904      	bls.n	800820c <_raise_r+0x14>
 8008202:	2316      	movs	r3, #22
 8008204:	6003      	str	r3, [r0, #0]
 8008206:	f04f 30ff 	mov.w	r0, #4294967295
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800820e:	b112      	cbz	r2, 8008216 <_raise_r+0x1e>
 8008210:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008214:	b94b      	cbnz	r3, 800822a <_raise_r+0x32>
 8008216:	4620      	mov	r0, r4
 8008218:	f000 f830 	bl	800827c <_getpid_r>
 800821c:	462a      	mov	r2, r5
 800821e:	4601      	mov	r1, r0
 8008220:	4620      	mov	r0, r4
 8008222:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008226:	f000 b817 	b.w	8008258 <_kill_r>
 800822a:	2b01      	cmp	r3, #1
 800822c:	d00a      	beq.n	8008244 <_raise_r+0x4c>
 800822e:	1c59      	adds	r1, r3, #1
 8008230:	d103      	bne.n	800823a <_raise_r+0x42>
 8008232:	2316      	movs	r3, #22
 8008234:	6003      	str	r3, [r0, #0]
 8008236:	2001      	movs	r0, #1
 8008238:	e7e7      	b.n	800820a <_raise_r+0x12>
 800823a:	2400      	movs	r4, #0
 800823c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008240:	4628      	mov	r0, r5
 8008242:	4798      	blx	r3
 8008244:	2000      	movs	r0, #0
 8008246:	e7e0      	b.n	800820a <_raise_r+0x12>

08008248 <raise>:
 8008248:	4b02      	ldr	r3, [pc, #8]	; (8008254 <raise+0xc>)
 800824a:	4601      	mov	r1, r0
 800824c:	6818      	ldr	r0, [r3, #0]
 800824e:	f7ff bfd3 	b.w	80081f8 <_raise_r>
 8008252:	bf00      	nop
 8008254:	20000068 	.word	0x20000068

08008258 <_kill_r>:
 8008258:	b538      	push	{r3, r4, r5, lr}
 800825a:	4d07      	ldr	r5, [pc, #28]	; (8008278 <_kill_r+0x20>)
 800825c:	2300      	movs	r3, #0
 800825e:	4604      	mov	r4, r0
 8008260:	4608      	mov	r0, r1
 8008262:	4611      	mov	r1, r2
 8008264:	602b      	str	r3, [r5, #0]
 8008266:	f7f9 f9a5 	bl	80015b4 <_kill>
 800826a:	1c43      	adds	r3, r0, #1
 800826c:	d102      	bne.n	8008274 <_kill_r+0x1c>
 800826e:	682b      	ldr	r3, [r5, #0]
 8008270:	b103      	cbz	r3, 8008274 <_kill_r+0x1c>
 8008272:	6023      	str	r3, [r4, #0]
 8008274:	bd38      	pop	{r3, r4, r5, pc}
 8008276:	bf00      	nop
 8008278:	200005d4 	.word	0x200005d4

0800827c <_getpid_r>:
 800827c:	f7f9 b998 	b.w	80015b0 <_getpid>

08008280 <__swhatbuf_r>:
 8008280:	b570      	push	{r4, r5, r6, lr}
 8008282:	460c      	mov	r4, r1
 8008284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008288:	2900      	cmp	r1, #0
 800828a:	b096      	sub	sp, #88	; 0x58
 800828c:	4615      	mov	r5, r2
 800828e:	461e      	mov	r6, r3
 8008290:	da0d      	bge.n	80082ae <__swhatbuf_r+0x2e>
 8008292:	89a3      	ldrh	r3, [r4, #12]
 8008294:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008298:	f04f 0100 	mov.w	r1, #0
 800829c:	bf0c      	ite	eq
 800829e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80082a2:	2340      	movne	r3, #64	; 0x40
 80082a4:	2000      	movs	r0, #0
 80082a6:	6031      	str	r1, [r6, #0]
 80082a8:	602b      	str	r3, [r5, #0]
 80082aa:	b016      	add	sp, #88	; 0x58
 80082ac:	bd70      	pop	{r4, r5, r6, pc}
 80082ae:	466a      	mov	r2, sp
 80082b0:	f000 f848 	bl	8008344 <_fstat_r>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	dbec      	blt.n	8008292 <__swhatbuf_r+0x12>
 80082b8:	9901      	ldr	r1, [sp, #4]
 80082ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80082be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80082c2:	4259      	negs	r1, r3
 80082c4:	4159      	adcs	r1, r3
 80082c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082ca:	e7eb      	b.n	80082a4 <__swhatbuf_r+0x24>

080082cc <__smakebuf_r>:
 80082cc:	898b      	ldrh	r3, [r1, #12]
 80082ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082d0:	079d      	lsls	r5, r3, #30
 80082d2:	4606      	mov	r6, r0
 80082d4:	460c      	mov	r4, r1
 80082d6:	d507      	bpl.n	80082e8 <__smakebuf_r+0x1c>
 80082d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082dc:	6023      	str	r3, [r4, #0]
 80082de:	6123      	str	r3, [r4, #16]
 80082e0:	2301      	movs	r3, #1
 80082e2:	6163      	str	r3, [r4, #20]
 80082e4:	b002      	add	sp, #8
 80082e6:	bd70      	pop	{r4, r5, r6, pc}
 80082e8:	ab01      	add	r3, sp, #4
 80082ea:	466a      	mov	r2, sp
 80082ec:	f7ff ffc8 	bl	8008280 <__swhatbuf_r>
 80082f0:	9900      	ldr	r1, [sp, #0]
 80082f2:	4605      	mov	r5, r0
 80082f4:	4630      	mov	r0, r6
 80082f6:	f7fd fb81 	bl	80059fc <_malloc_r>
 80082fa:	b948      	cbnz	r0, 8008310 <__smakebuf_r+0x44>
 80082fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008300:	059a      	lsls	r2, r3, #22
 8008302:	d4ef      	bmi.n	80082e4 <__smakebuf_r+0x18>
 8008304:	f023 0303 	bic.w	r3, r3, #3
 8008308:	f043 0302 	orr.w	r3, r3, #2
 800830c:	81a3      	strh	r3, [r4, #12]
 800830e:	e7e3      	b.n	80082d8 <__smakebuf_r+0xc>
 8008310:	89a3      	ldrh	r3, [r4, #12]
 8008312:	6020      	str	r0, [r4, #0]
 8008314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008318:	81a3      	strh	r3, [r4, #12]
 800831a:	9b00      	ldr	r3, [sp, #0]
 800831c:	6163      	str	r3, [r4, #20]
 800831e:	9b01      	ldr	r3, [sp, #4]
 8008320:	6120      	str	r0, [r4, #16]
 8008322:	b15b      	cbz	r3, 800833c <__smakebuf_r+0x70>
 8008324:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008328:	4630      	mov	r0, r6
 800832a:	f000 f81d 	bl	8008368 <_isatty_r>
 800832e:	b128      	cbz	r0, 800833c <__smakebuf_r+0x70>
 8008330:	89a3      	ldrh	r3, [r4, #12]
 8008332:	f023 0303 	bic.w	r3, r3, #3
 8008336:	f043 0301 	orr.w	r3, r3, #1
 800833a:	81a3      	strh	r3, [r4, #12]
 800833c:	89a3      	ldrh	r3, [r4, #12]
 800833e:	431d      	orrs	r5, r3
 8008340:	81a5      	strh	r5, [r4, #12]
 8008342:	e7cf      	b.n	80082e4 <__smakebuf_r+0x18>

08008344 <_fstat_r>:
 8008344:	b538      	push	{r3, r4, r5, lr}
 8008346:	4d07      	ldr	r5, [pc, #28]	; (8008364 <_fstat_r+0x20>)
 8008348:	2300      	movs	r3, #0
 800834a:	4604      	mov	r4, r0
 800834c:	4608      	mov	r0, r1
 800834e:	4611      	mov	r1, r2
 8008350:	602b      	str	r3, [r5, #0]
 8008352:	f7f9 f95c 	bl	800160e <_fstat>
 8008356:	1c43      	adds	r3, r0, #1
 8008358:	d102      	bne.n	8008360 <_fstat_r+0x1c>
 800835a:	682b      	ldr	r3, [r5, #0]
 800835c:	b103      	cbz	r3, 8008360 <_fstat_r+0x1c>
 800835e:	6023      	str	r3, [r4, #0]
 8008360:	bd38      	pop	{r3, r4, r5, pc}
 8008362:	bf00      	nop
 8008364:	200005d4 	.word	0x200005d4

08008368 <_isatty_r>:
 8008368:	b538      	push	{r3, r4, r5, lr}
 800836a:	4d06      	ldr	r5, [pc, #24]	; (8008384 <_isatty_r+0x1c>)
 800836c:	2300      	movs	r3, #0
 800836e:	4604      	mov	r4, r0
 8008370:	4608      	mov	r0, r1
 8008372:	602b      	str	r3, [r5, #0]
 8008374:	f7f9 f950 	bl	8001618 <_isatty>
 8008378:	1c43      	adds	r3, r0, #1
 800837a:	d102      	bne.n	8008382 <_isatty_r+0x1a>
 800837c:	682b      	ldr	r3, [r5, #0]
 800837e:	b103      	cbz	r3, 8008382 <_isatty_r+0x1a>
 8008380:	6023      	str	r3, [r4, #0]
 8008382:	bd38      	pop	{r3, r4, r5, pc}
 8008384:	200005d4 	.word	0x200005d4

08008388 <_init>:
 8008388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838a:	bf00      	nop
 800838c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800838e:	bc08      	pop	{r3}
 8008390:	469e      	mov	lr, r3
 8008392:	4770      	bx	lr

08008394 <_fini>:
 8008394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008396:	bf00      	nop
 8008398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800839a:	bc08      	pop	{r3}
 800839c:	469e      	mov	lr, r3
 800839e:	4770      	bx	lr
