<p><style>[data-colorid=inuqexrvqw]{color:#091e42} html[data-color-mode=dark] [data-colorid=inuqexrvqw]{color:#bdd2f6}</style><strong><span data-colorid="inuqexrvqw">Ncore 3 units and features Micro-Architecture Specifications and supplemental documents:</span></strong></p><p /><ul class="childpages-macro"><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889/Ncore+3.6_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="59080889" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.6_CHI-AIU Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208601218/Ncore+3.6_DCE+Micro-Architecture+Specification" data-linked-resource-id="208601218" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.6_DCE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666730/Ncore+3.6_DII+Micro-Architecture+Specification" data-linked-resource-id="208666730" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_DII Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224/Ncore+3.6_DMI+Micro-Architecture+Specification" data-linked-resource-id="247565224" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.6_DMI Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6_DVE+Micro-Architecture+Specification" data-linked-resource-id="247565175" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_DVE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6_IO-AIU+Micro-Architecture+Specification" data-linked-resource-id="208666703" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_IO-AIU Micro-Architecture Specification</a><ul class="childpages-macro"><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/212336667/IOAIU+3.6+Timing+Paths+to+Address" data-linked-resource-id="212336667" data-linked-resource-version="5" data-linked-resource-type="page">IOAIU 3.6 Timing Paths to Address</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367615/Ncore+3.6_Address+Hashing+Micro-Architecture+Specification+-+Copied+into+Micro-Arch" data-linked-resource-id="247367615" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Address Hashing Micro-Architecture Specification - Copied into Micro-Arch</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/312836145/Ncore+3.6_CCP+Micro-Architecture+Specification" data-linked-resource-id="312836145" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.6_CCP Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565278/Ncore+3.6_DMI+Network+performance+optimization+-+Copied+into+Micro-Archs" data-linked-resource-id="247565278" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.6_DMI Network performance optimization - Copied into Micro-Archs</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565260/Ncore+3.6_Exclusive+monitors+Micro-Architecture+Specification" data-linked-resource-id="247565260" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Exclusive monitors Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367595/REMOVE+-+Ncore+3.6_Event+Messaging+Micro-Architecture+Specification" data-linked-resource-id="247367595" data-linked-resource-version="4" data-linked-resource-type="page">REMOVE - Ncore 3.6_Event Messaging Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367497/Ncore+3.6_Slow+Sram+Micro-Architecture+Specification+-+Copied+into+Micro-Archs" data-linked-resource-id="247367497" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Slow Sram Micro-Architecture Specification - Copied into Micro-Archs</a><ul class="childpages-macro"><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367542/Ncore+3.6_NXP+Slow+Sram+Timing+Reports+Analysis" data-linked-resource-id="247367542" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.6_NXP Slow Sram Timing Reports Analysis</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367553/Ncore+3.6_Slow+Sram+Synthesis" data-linked-resource-id="247367553" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.6_Slow Sram Synthesis</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/260341805/Ncore+3.6_System+Event+Messaging+Micro-Architecture+Specification" data-linked-resource-id="260341805" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.6_System Event Messaging Micro-Architecture Specification</a><ul class="childpages-macro"><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/261718021/System+Event+Messaging+Q+A" data-linked-resource-id="261718021" data-linked-resource-version="3" data-linked-resource-type="page">System Event Messaging Q&amp;A</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/305889281/Ncore+3.6_Trace+and+Debug+Micro-Architecture+Specification" data-linked-resource-id="305889281" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Trace and Debug Micro-Architecture Specification</a></li></ul><p /><p><br /></p><p><strong>Ncore 3.x micro-architecture specifications&nbsp;<strong>(no change versus Ncore 3.4)</strong></strong></p><ul class="ak-ul"><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365641/Ncore+3.4+CSTI+Micro-Architecture+Specification" rel="nofollow">Ncore 3.4_CSTI Micro-Architecture Specification</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247562261/Ncore+3.4+GRB+Micro-Architecture+Specification" rel="nofollow">Ncore 3.4_GRB Micro-Architecture Specification</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/221872164/Ncore+3.4+LEGATO+Micro-Architecture+Specification" rel="nofollow">Ncore 3.4_LEGATO Micro-Architecture Specification</a></p></li></ul><p><strong>Functional Safety micro-architecture specifications (no change versus Ncore 3.4)</strong></p><ul class="ak-ul"><li><p><a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247234835" rel="nofollow">Ncore 3.4_End-to-End message protection Micro-Architecture Specification</a></p></li><li><p><a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16778053" rel="nofollow">Ncore 3.4_FSC Micro-Architecture Specification</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45711361/Ncore+3.4+Functional+Safety+Enforcement+Micro-Architecture+Specification" rel="nofollow">Ncore 3.4_Functional Safety Enforcement Micro-Architecture Specification</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247563963/Ncore+3.x+Resiliency+Micro-Architecture+Specification" rel="nofollow">Ncore 3.4_Resiliency Micro-Architecture Specification</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164230/Ncore+3.2+SRAM+Data+Address+Protection+Micro-Architecture+Specification" rel="nofollow">Ncore 3.4_SRAM Data + Address Protection Micro-Architecture Specification</a></p></li></ul><ul class="childpages-macro"><li>Functional Safety Controller Architecture Spec located in&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a></li></ul><p><strong>3.6 Error Architecture Deviation Tables</strong></p><p><strong><a href="https://arterisip.atlassian.net/wiki/download/attachments/247565118/ioaiu_3p6_error.xlsx?version=4&amp;modificationDate=1692285283726&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="305299492" data-linked-resource-version="4" data-linked-resource-type="attachment" data-linked-resource-default-alias="ioaiu_3p6_error.xlsx" data-nice-type="Microsoft Excel Spreadsheet" data-linked-resource-content-type="application/vnd.openxmlformats-officedocument.spreadsheetml.sheet" data-linked-resource-container-id="247565118" data-linked-resource-container-version="9">IOAIU 3.6 Error Arch Table</a></strong></p><p><br /></p>