 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 01:05:03 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U8/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U84/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U92/Y (MX4X1M)                               0.34       3.70 f
  U0_RegFile/U91/Y (AO22X1M)                              0.32       4.02 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U8/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U90/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U73/Y (MX4X1M)                               0.34       3.70 f
  U0_RegFile/U72/Y (AO22X1M)                              0.32       4.02 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U8/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U89/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U69/Y (MX4X1M)                               0.34       3.70 f
  U0_RegFile/U68/Y (AO22X1M)                              0.32       4.02 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U8/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U88/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U65/Y (MX4X1M)                               0.34       3.70 f
  U0_RegFile/U64/Y (AO22X1M)                              0.32       4.02 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U6/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U87/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U104/Y (MX4X1M)                              0.34       3.70 f
  U0_RegFile/U103/Y (AO22X1M)                             0.32       4.02 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U6/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U86/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U100/Y (MX4X1M)                              0.34       3.70 f
  U0_RegFile/U99/Y (AO22X1M)                              0.32       4.02 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U6/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U85/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U96/Y (MX4X1M)                               0.34       3.70 f
  U0_RegFile/U95/Y (AO22X1M)                              0.32       4.02 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (OAI21X2M)                 0.17       1.47 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.47 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.47 r
  U1/Y (BUFX2M)                                           0.36       1.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.83 r
  U0_RegFile/U107/Y (INVX2M)                              0.10       1.93 f
  U0_RegFile/U9/Y (BUFX2M)                                0.16       2.10 f
  U0_RegFile/U6/Y (INVX2M)                                0.77       2.87 r
  U0_RegFile/U63/Y (MX4X1M)                               0.49       3.36 f
  U0_RegFile/U61/Y (MX4X1M)                               0.34       3.70 f
  U0_RegFile/U60/Y (AO22X1M)                              0.32       4.02 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.02 f
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U222/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][1]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U223/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][2]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U227/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][6]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U226/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][5]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U225/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][4]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U228/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][7]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U224/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][3]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.17       2.89 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.26       3.15 r
  U0_RegFile/U221/Y (OAI2BB2X1M)                          0.19       3.34 r
  U0_RegFile/regArr_reg[1][0]/D (DFFRQX2M)                0.00       3.34 r
  data arrival time                                                  3.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U13/Y (NOR2X2M)                              0.18       2.90 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.24       3.14 r
  U0_RegFile/U192/Y (OAI2BB2X1M)                          0.19       3.33 r
  U0_RegFile/regArr_reg[4][3]/D (DFFRQX2M)                0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U13/Y (NOR2X2M)                              0.18       2.90 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.24       3.14 r
  U0_RegFile/U191/Y (OAI2BB2X1M)                          0.19       3.33 r
  U0_RegFile/regArr_reg[4][2]/D (DFFRQX2M)                0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U13/Y (NOR2X2M)                              0.18       2.90 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.24       3.14 r
  U0_RegFile/U190/Y (OAI2BB2X1M)                          0.19       3.33 r
  U0_RegFile/regArr_reg[4][1]/D (DFFRQX2M)                0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.09 r
  U0_SYS_CTRL/U0_CTRL_RX/U15/Y (NOR2X2M)                  0.21       1.30 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.42 r
  U2/Y (BUFX2M)                                           0.59       2.02 r
  U0_RegFile/Address[1] (RegFile)                         0.00       2.02 r
  U0_RegFile/U239/Y (INVX2M)                              0.15       2.17 f
  U0_RegFile/U12/Y (BUFX2M)                               0.17       2.34 f
  U0_RegFile/U7/Y (INVX2M)                                0.38       2.72 r
  U0_RegFile/U13/Y (NOR2X2M)                              0.18       2.90 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.24       3.14 r
  U0_RegFile/U189/Y (OAI2BB2X1M)                          0.19       3.33 r
  U0_RegFile/regArr_reg[4][0]/D (DFFRQX2M)                0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.06     217.20 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.23     217.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X2M)          0.14     217.56 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.12     217.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (AOI31X2M)
                                                          0.10     217.78 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (NOR3X2M)
                                                          0.29     218.07 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U9/Y (AOI32X1M)
                                                          0.21     218.28 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U8/Y (INVX2M)
                                                          0.08     218.36 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00     218.36 r
  data arrival time                                                218.36

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.29    1084.51
  data required time                                              1084.51
  --------------------------------------------------------------------------
  data required time                                              1084.51
  data arrival time                                               -218.36
  --------------------------------------------------------------------------
  slack (MET)                                                      866.15


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.06     217.20 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.23     217.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X2M)          0.14     217.56 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.12     217.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (AOI31X2M)
                                                          0.10     217.78 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (NOR3X2M)
                                                          0.29     218.07 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y (OAI2BB2X1M)
                                                          0.19     218.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00     218.26 r
  data arrival time                                                218.26

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                               -218.26
  --------------------------------------------------------------------------
  slack (MET)                                                      866.23


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.06     217.20 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.23     217.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X2M)          0.14     217.56 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.12     217.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (AOI31X2M)
                                                          0.10     217.78 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (NOR3X2M)
                                                          0.29     218.07 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U16/Y (NAND4X2M)
                                                          0.17     218.23 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (OAI21X2M)
                                                          0.07     218.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00     218.31 r
  data arrival time                                                218.31

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.25    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                               -218.31
  --------------------------------------------------------------------------
  slack (MET)                                                      866.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.07     217.23 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.11     217.34 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X2M)          0.12     217.46 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00     217.46 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00     217.46 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.08     217.54 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (AOI31X2M)
                                                          0.30     217.84 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U21/Y (AOI32X1M)
                                                          0.23     218.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX2M)
                                                          0.08     218.15 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00     218.15 r
  data arrival time                                                218.15

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.29    1084.51
  data required time                                              1084.51
  --------------------------------------------------------------------------
  data required time                                              1084.51
  data arrival time                                               -218.15
  --------------------------------------------------------------------------
  slack (MET)                                                      866.36


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.06     217.20 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.23     217.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X2M)          0.14     217.56 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00     217.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.12     217.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (AOI31X2M)
                                                          0.10     217.78 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.31     218.09 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00     218.09 r
  data arrival time                                                218.09

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.34    1084.46
  data required time                                              1084.46
  --------------------------------------------------------------------------
  data required time                                              1084.46
  data arrival time                                               -218.09
  --------------------------------------------------------------------------
  slack (MET)                                                      866.37


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.07     217.23 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.11     217.34 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X2M)          0.12     217.46 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00     217.46 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00     217.46 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.08     217.54 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (AOI31X2M)
                                                          0.30     217.84 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX2M)
                                                          0.12     217.96 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (NOR2X2M)
                                                          0.10     218.06 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00     218.06 r
  data arrival time                                                218.06

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                               -218.06
  --------------------------------------------------------------------------
  slack (MET)                                                      866.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.07     217.23 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.11     217.34 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X2M)          0.12     217.46 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00     217.46 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00     217.46 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.08     217.54 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (AOI31X2M)
                                                          0.30     217.84 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX2M)
                                                          0.12     217.96 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U17/Y (NOR2X2M)
                                                          0.10     218.06 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00     218.06 r
  data arrival time                                                218.06

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                               -218.06
  --------------------------------------------------------------------------
  slack (MET)                                                      866.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.06     217.20 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.23     217.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NAND2X2M)          0.13     217.55 f
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00     217.55 f
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00     217.55 f
  U0_UART/U0_UART_RX/U0_data_sampling/U21/Y (AND2X2M)     0.18     217.73 f
  U0_UART/U0_UART_RX/U0_data_sampling/U20/Y (OAI2BB2X1M)
                                                          0.12     217.85 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00     217.85 r
  data arrival time                                                217.85

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                               -217.85
  --------------------------------------------------------------------------
  slack (MET)                                                      866.64


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.07     217.23 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.11     217.34 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NAND2X2M)          0.11     217.45 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00     217.45 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00     217.45 r
  U0_UART/U0_UART_RX/U0_data_sampling/U3/Y (INVX2M)       0.07     217.52 f
  U0_UART/U0_UART_RX/U0_data_sampling/U13/Y (OAI32X1M)
                                                          0.28     217.80 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00     217.80 r
  data arrival time                                                217.80

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.34    1084.46
  data required time                                              1084.46
  --------------------------------------------------------------------------
  data required time                                              1084.46
  data arrival time                                               -217.80
  --------------------------------------------------------------------------
  slack (MET)                                                      866.66


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.07     217.23 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.11     217.34 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NAND2X2M)          0.11     217.45 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00     217.45 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00     217.45 r
  U0_UART/U0_UART_RX/U0_data_sampling/U3/Y (INVX2M)       0.07     217.52 f
  U0_UART/U0_UART_RX/U0_data_sampling/U9/Y (OAI32X1M)     0.28     217.80 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00     217.80 r
  data arrival time                                                217.80

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.34    1084.46
  data required time                                              1084.46
  --------------------------------------------------------------------------
  data required time                                              1084.46
  data arrival time                                               -217.80
  --------------------------------------------------------------------------
  slack (MET)                                                      866.66


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRHQX8M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk)         0.00       1.06 r
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       1.06 r
  U0_UART/parity_error (UART)                             0.00       1.06 r
  parity_error (out)                                      0.00       1.06 r
  data arrival time                                                  1.06

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  output external delay                                -217.00     867.80
  data required time                                               867.80
  --------------------------------------------------------------------------
  data required time                                               867.80
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      866.74


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRHQX8M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)         0.00       1.06 r
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       1.06 r
  U0_UART/framing_error (UART)                            0.00       1.06 r
  framing_error (out)                                     0.00       1.06 r
  data arrival time                                                  1.06

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  output external delay                                -217.00     867.80
  data required time                                               867.80
  --------------------------------------------------------------------------
  data required time                                               867.80
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      866.74


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.14 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.06     217.20 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.23     217.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y (NOR2X2M)           0.08     217.51 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm)
                                                          0.00     217.51 f
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk)        0.00     217.51 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.25     217.76 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00     217.76 r
  data arrival time                                                217.76

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.29    1084.51
  data required time                                              1084.51
  --------------------------------------------------------------------------
  data required time                                              1084.51
  data arrival time                                               -217.76
  --------------------------------------------------------------------------
  slack (MET)                                                      866.75


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: UART_TX_O (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRHQX8M)         1.05       1.05 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       1.05 r
  U0_UART/U0_UART_TX/TX_OUT (UART_TX)                     0.00       1.05 r
  U0_UART/TX_OUT_S (UART)                                 0.00       1.05 r
  UART_TX_O (out)                                         0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  output external delay                                -217.00     867.80
  data required time                                               867.80
  --------------------------------------------------------------------------
  data required time                                               867.80
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      866.75


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U4/Y (INVX2M)            0.07     217.23 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (OAI21X2M)          0.11     217.34 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NAND2X2M)          0.11     217.45 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00     217.45 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00     217.45 r
  U0_UART/U0_UART_RX/U0_data_sampling/U3/Y (INVX2M)       0.07     217.52 f
  U0_UART/U0_UART_RX/U0_data_sampling/U17/Y (AOI21X2M)
                                                          0.10     217.62 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00     217.62 r
  data arrival time                                                217.62

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                               -217.62
  --------------------------------------------------------------------------
  slack (MET)                                                      866.88


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00     217.16 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y (OAI22X1M)          0.15     217.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U12/Y (AOI31X2M)         0.14     217.45 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI211X2M)        0.08     217.53 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00     217.53 r
  data arrival time                                                217.53

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                               -217.53
  --------------------------------------------------------------------------
  slack (MET)                                                      866.96


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count[2] (edge_bit_counter)
                                                          0.00       0.51 f
  U0_UART/U0_UART_RX/U0_uart_fsm/bit_count[2] (uart_rx_fsm)
                                                          0.00       0.51 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (NAND3BX2M)        0.22       0.72 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NOR3BX2M)         0.33       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U23/Y (NAND3BX2M)        0.16       1.22 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U31/Y (NOR3BX2M)         0.20       1.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U29/Y (NAND4BBX1M)       0.15       1.57 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.57 r
  data arrival time                                                  1.57

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.93


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA[5] (deserializer)
                                                          0.00       0.49 f
  U0_UART/U0_UART_RX/U0_par_chk/P_DATA[5] (par_chk)       0.00       0.49 f
  U0_UART/U0_UART_RX/U0_par_chk/U3/Y (XOR3XLM)            0.50       0.99 f
  U0_UART/U0_UART_RX/U0_par_chk/U9/Y (XOR3XLM)            0.50       1.49 f
  U0_UART/U0_UART_RX/U0_par_chk/U7/Y (OAI2BB2X1M)         0.17       1.66 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D (DFFRHQX8M)
                                                          0.00       1.66 r
  data arrival time                                                  1.66

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRHQX8M)
                                                          0.00    1084.80 r
  library setup time                                     -0.18    1084.62
  data required time                                              1084.62
  --------------------------------------------------------------------------
  data required time                                              1084.62
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.96


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (INVX2M)           0.10       0.53 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NOR3X2M)          0.28       0.81 r
  U0_UART/U0_UART_RX/U0_uart_fsm/deser_en (uart_rx_fsm)
                                                          0.00       0.81 r
  U0_UART/U0_UART_RX/U0_deserializer/Enable (deserializer)
                                                          0.00       0.81 r
  U0_UART/U0_UART_RX/U0_deserializer/U2/Y (NAND4X2M)      0.32       1.13 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX2M)        0.23       1.36 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI2BB2X1M)
                                                          0.17       1.53 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       1.53 r
  data arrival time                                                  1.53

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.96


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (INVX2M)           0.10       0.53 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NOR3X2M)          0.28       0.81 r
  U0_UART/U0_UART_RX/U0_uart_fsm/deser_en (uart_rx_fsm)
                                                          0.00       0.81 r
  U0_UART/U0_UART_RX/U0_deserializer/Enable (deserializer)
                                                          0.00       0.81 r
  U0_UART/U0_UART_RX/U0_deserializer/U2/Y (NAND4X2M)      0.32       1.13 f
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)      0.25       1.39 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock UART_CLK (rise edge)                           1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.32    1084.48
  data required time                                              1084.48
  --------------------------------------------------------------------------
  data required time                                              1084.48
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.10


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U4/Y (NOR2X2M)         0.15       1.70 f
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (AO22X1M)        0.33       2.03 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.17    8679.83
  data required time                                              8679.83
  --------------------------------------------------------------------------
  data required time                                              8679.83
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.80


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U17/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U16/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U27/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U26/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U25/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U23/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U21/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_ClkDiv/U29/Y (INVX2M)                                0.10       0.58 r
  U0_ClkDiv/U4/Y (XNOR2X2M)                               0.19       0.77 r
  U0_ClkDiv/U18/Y (NOR4BX1M)                              0.12       0.89 f
  U0_ClkDiv/U16/Y (OAI21X2M)                              0.21       1.09 r
  U0_ClkDiv/U25/Y (NAND2X2M)                              0.10       1.19 f
  U0_ClkDiv/U8/Y (INVX2M)                                 0.10       1.30 r
  U0_ClkDiv/U6/Y (AOI21X2M)                               0.09       1.39 f
  U0_ClkDiv/U14/Y (AOI21BX2M)                             0.17       1.56 f
  U0_ClkDiv/U12/Y (OAI32X1M)                              0.10       1.66 r
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       1.66 r
  data arrival time                                                  1.66

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00    8680.00 r
  library setup time                                     -0.35    8679.65
  data required time                                              8679.65
  --------------------------------------------------------------------------
  data required time                                              8679.65
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.99


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U11/Y (XNOR2X2M)                              0.17       0.67 r
  U0_ClkDiv/U7/Y (INVX2M)                                 0.08       0.75 f
  U0_ClkDiv/U26/Y (OR4X1M)                                0.46       1.21 f
  U0_ClkDiv/U25/Y (NAND2X2M)                              0.09       1.31 r
  U0_ClkDiv/U8/Y (INVX2M)                                 0.07       1.38 f
  U0_ClkDiv/U32/Y (NOR2X2M)                               0.09       1.47 r
  U0_ClkDiv/U31/Y (CLKXOR2X2M)                            0.21       1.68 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.68 r
  data arrival time                                                  1.68

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (XOR3XLM)        0.49       0.95 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (XOR3XLM)        0.51       1.46 f
  U0_UART/U0_UART_TX/U0_parity_calc/U3/Y (OAI2BB2X1M)     0.14       1.60 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D (DFFRQX2M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.31    8679.69
  data required time                                              8679.69
  --------------------------------------------------------------------------
  data required time                                              8679.69
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.08


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_ClkDiv/U29/Y (INVX2M)                                0.10       0.58 r
  U0_ClkDiv/U4/Y (XNOR2X2M)                               0.19       0.77 r
  U0_ClkDiv/U18/Y (NOR4BX1M)                              0.12       0.89 f
  U0_ClkDiv/U16/Y (OAI21X2M)                              0.21       1.09 r
  U0_ClkDiv/U25/Y (NAND2X2M)                              0.10       1.19 f
  U0_ClkDiv/U8/Y (INVX2M)                                 0.10       1.30 r
  U0_ClkDiv/U27/Y (NAND3X2M)                              0.10       1.40 f
  U0_ClkDiv/U22/Y (OAI22X1M)                              0.19       1.59 r
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       1.59 r
  data arrival time                                                  1.59

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00    8680.00 r
  library setup time                                     -0.33    8679.67
  data required time                                              8679.67
  --------------------------------------------------------------------------
  data required time                                              8679.67
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.08


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.13       1.39 r
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (AOI21X2M)        0.05       1.45 f
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (OAI32X1M)        0.11       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.56 r
  data arrival time                                                  1.56

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.35    8679.65
  data required time                                              8679.65
  --------------------------------------------------------------------------
  data required time                                              8679.65
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_ClkDiv/U29/Y (INVX2M)                                0.10       0.58 r
  U0_ClkDiv/U4/Y (XNOR2X2M)                               0.19       0.77 r
  U0_ClkDiv/U18/Y (NOR4BX1M)                              0.12       0.89 f
  U0_ClkDiv/U16/Y (OAI21X2M)                              0.21       1.09 r
  U0_ClkDiv/U25/Y (NAND2X2M)                              0.10       1.19 f
  U0_ClkDiv/U15/Y (OAI32X1M)                              0.29       1.48 r
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       1.48 r
  data arrival time                                                  1.48

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00    8680.00 r
  library setup time                                     -0.35    8679.65
  data required time                                              8679.65
  --------------------------------------------------------------------------
  data required time                                              8679.65
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.17


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U28/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U17/Y (NOR4X1M)                               0.27       1.00 r
  U0_ClkDiv/U16/Y (OAI21X2M)                              0.13       1.12 f
  U0_ClkDiv/U24/Y (NOR2X2M)                               0.10       1.23 r
  U0_ClkDiv/U23/Y (CLKXOR2X2M)                            0.29       1.51 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.51 f
  data arrival time                                                  1.51

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00    8680.00 r
  library setup time                                     -0.25    8679.75
  data required time                                              8679.75
  --------------------------------------------------------------------------
  data required time                                              8679.75
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.23


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.13       1.39 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.31    8679.69
  data required time                                              8679.69
  --------------------------------------------------------------------------
  data required time                                              8679.69
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U14/Y (NOR2X2M)        0.10       1.37 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.33


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U4/Y (OAI2B2X1M)              0.30       1.06 r
  U0_UART/U0_UART_TX/U0_fsm/mux_sel[0] (uart_tx_fsm)      0.00       1.06 r
  U0_UART/U0_UART_TX/U0_mux/SEL[0] (mux)                  0.00       1.06 r
  U0_UART/U0_UART_TX/U0_mux/U5/Y (AOI22X1M)               0.18       1.24 f
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.23       1.47 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (DFFRHQX8M)         0.00       1.47 r
  data arrival time                                                  1.47

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)        0.00    8680.00 r
  library setup time                                     -0.20    8679.80
  data required time                                              8679.80
  --------------------------------------------------------------------------
  data required time                                              8679.80
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.33


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U13/Y (AOI21X2M)              0.14       1.05 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.05 r
  data arrival time                                                  1.05

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.31    8679.69
  data required time                                              8679.69
  --------------------------------------------------------------------------
  data required time                                              8679.69
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.64


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_TX/U0_Serializer/U10/Y (AND3X2M)        0.24       0.70 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_done (Serializer)
                                                          0.00       0.70 f
  U0_UART/U0_UART_TX/U0_fsm/ser_done (uart_tx_fsm)        0.00       0.70 f
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (NAND2BX2M)             0.16       0.87 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (AOI21X2M)              0.11       0.98 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.98 r
  data arrival time                                                  0.98

  clock clk_div (rise edge)                            8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.31    8679.69
  data required time                                              8679.69
  --------------------------------------------------------------------------
  data required time                                              8679.69
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.71


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.68 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.01 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_52/U61/Y (CLKMX2X2M)                         0.24      12.59 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.02 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.35 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      15.00 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      15.00 f
  U0_ALU/U43/Y (AOI222X1M)                                0.41      15.41 r
  U0_ALU/U40/Y (AOI31X2M)                                 0.14      15.55 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.55 f
  data arrival time                                                 15.55

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.28


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.68 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.01 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      12.35 f
  U0_ALU/U47/Y (AOI222X1M)                                0.31      12.65 r
  U0_ALU/U44/Y (AOI31X2M)                                 0.14      12.79 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.79 f
  data arrival time                                                 12.79

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (MET)                                                        7.03


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.68 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00       9.68 f
  U0_ALU/U51/Y (AOI222X1M)                                0.44      10.12 r
  U0_ALU/U48/Y (AOI31X2M)                                 0.14      10.26 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.26 f
  data arrival time                                                 10.26

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                        9.57


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_0)            0.00       7.36 f
  U0_ALU/U55/Y (AOI222X1M)                                0.44       7.80 r
  U0_ALU/U52/Y (AOI31X2M)                                 0.14       7.94 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.94 f
  data arrival time                                                  7.94

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                       11.89


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.11 r
  U0_ALU/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.24 f
  U0_ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.41 f
  U0_ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                     0.12       6.53 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.53 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.53 r
  U0_ALU/U4/Y (OAI2BB1X2M)                                0.15       6.68 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.68 r
  data arrival time                                                  6.68

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.68
  --------------------------------------------------------------------------
  slack (MET)                                                       13.02


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.11 r
  U0_ALU/mult_49/FS_1/U20/Y (XOR3XLM)                     0.16       6.27 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.27 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.27 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.13       6.40 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.40 r
  data arrival time                                                  6.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                       13.30


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  U0_ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.10       5.97 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       5.97 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00       5.97 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.15       6.12 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.12 r
  data arrival time                                                  6.12

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.12
  --------------------------------------------------------------------------
  slack (MET)                                                       13.58


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  U0_ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.73 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.73 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.73 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.12       5.85 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.85 r
  data arrival time                                                  5.85

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.85


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_52/quotient[4] (ALU_DW_div_uns_0)            0.00       5.31 f
  U0_ALU/U59/Y (AOI222X1M)                                0.43       5.74 r
  U0_ALU/U56/Y (AOI31X2M)                                 0.14       5.88 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.88 f
  data arrival time                                                  5.88

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                       13.95


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.10       5.31 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.31 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.31 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.15       5.46 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.46 r
  data arrival time                                                  5.46

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                       14.24


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U113/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_3/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_3/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_3/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_3/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_3/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_3/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_49/U12/Y (CLKXOR2X2M)                       0.30       4.75 r
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U33/Y (NOR2X1M)                     0.06       4.82 f
  U0_ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                   0.20       5.02 f
  U0_ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.21 r
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.21 r
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.21 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.12       5.33 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.33 r
  data arrival time                                                  5.33

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                       14.37


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U115/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U6/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.46 f
  U0_ALU/mult_49/U28/Y (INVX2M)                           0.08       4.54 r
  U0_ALU/mult_49/U27/Y (XNOR2X2M)                         0.17       4.71 r
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.71 r
  U0_ALU/mult_49/FS_1/U7/Y (INVX2M)                       0.06       4.78 f
  U0_ALU/mult_49/FS_1/U8/Y (INVX2M)                       0.05       4.82 r
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.82 r
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.82 r
  U0_ALU/U70/Y (AOI2BB2XLM)                               0.11       4.93 f
  U0_ALU/U68/Y (AOI21X2M)                                 0.17       5.10 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.10 r
  data arrival time                                                  5.10

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.31      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                       14.59


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.39 r
  U0_ALU/A[0] (ALU)                                       0.00       0.39 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U115/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_49/U6/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.46 f
  U0_ALU/mult_49/U23/Y (AND2X2M)                          0.20       4.67 f
  U0_ALU/mult_49/FS_1/B[7] (ALU_DW01_add_1)               0.00       4.67 f
  U0_ALU/mult_49/FS_1/U6/Y (INVX2M)                       0.06       4.72 r
  U0_ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                     0.15       4.88 r
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.88 r
  U0_ALU/mult_49/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.88 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.15       5.02 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.02 r
  data arrival time                                                  5.02

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                       14.67


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U39/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.98 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_0/S (ADDFX2M)                         0.56       4.44 f
  U0_ALU/mult_49/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.44 f
  U0_ALU/mult_49/FS_1/U14/Y (BUFX2M)                      0.15       4.59 f
  U0_ALU/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.59 f
  U0_ALU/mult_49/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.59 f
  U0_ALU/U67/Y (AOI22X1M)                                 0.19       4.78 r
  U0_ALU/U64/Y (AOI31X2M)                                 0.11       4.89 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       4.89 f
  data arrival time                                                  4.89

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.89
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.65 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.65 r
  U0_ALU/mult_49/U39/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.98 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_49/S1_6_0/S (ADDFX2M)                       0.56       3.89 f
  U0_ALU/mult_49/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.89 f
  U0_ALU/mult_49/FS_1/U13/Y (BUFX2M)                      0.15       4.04 f
  U0_ALU/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.04 f
  U0_ALU/mult_49/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.04 f
  U0_ALU/U78/Y (AOI222X1M)                                0.25       4.29 r
  U0_ALU/U75/Y (AOI31X2M)                                 0.14       4.42 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.42 f
  data arrival time                                                  4.42

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.22       2.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.15 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.46 f
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.26       3.71 f
  U0_ALU/div_52/quotient[5] (ALU_DW_div_uns_0)            0.00       3.71 f
  U0_ALU/U63/Y (AOI222X1M)                                0.42       4.14 r
  U0_ALU/U60/Y (AOI31X2M)                                 0.14       4.27 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.27 f
  data arrival time                                                  4.27

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U0_SYS_CTRL/U0_CTRL_RX/U39/Y (INVX2M)                   0.11       0.57 f
  U0_SYS_CTRL/U0_CTRL_RX/U37/Y (NOR3X2M)                  0.27       0.84 r
  U0_SYS_CTRL/U0_CTRL_RX/U38/Y (NAND2X2M)                 0.23       1.07 f
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.21       1.28 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       1.28 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       1.28 r
  U0_ALU/EN (ALU)                                         0.00       1.28 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.28 r
  data arrival time                                                  1.28

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.33      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                       18.40


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/U0_TLATNCAX12M
            (gating element for clock clk_gating)
  Path Group: clk_gating
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U0_SYS_CTRL/U0_CTRL_RX/U39/Y (INVX2M)                   0.11       0.57 f
  U0_SYS_CTRL/U0_CTRL_RX/U37/Y (NOR3X2M)                  0.27       0.84 r
  U0_SYS_CTRL/U0_CTRL_RX/U38/Y (NAND2X2M)                 0.23       1.07 f
  U0_SYS_CTRL/U0_CTRL_RX/U31/Y (OAI21X2M)                 0.17       1.23 r
  U0_SYS_CTRL/U0_CTRL_RX/CLKG_EN (CTRL_RX)                0.00       1.23 r
  U0_SYS_CTRL/CLKG_EN (SYS_CTRL)                          0.00       1.23 r
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00       1.23 r
  U0_CLK_GATE/U0_TLATNCAX12M/E (TLATNCAX12M)              0.00       1.23 r
  data arrival time                                                  1.23

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_CLK_GATE/U0_TLATNCAX12M/CK (TLATNCAX12M)             0.00      20.00 r
  clock gating setup time                                -0.13      19.87
  data required time                                                19.87
  --------------------------------------------------------------------------
  data required time                                                19.87
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                       18.64


1
