library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL; 

entity inputUnit is
    Port ( inputPlaca : in  STD_LOGIC_VECTOR(7 downto 0);
           outputPlaca : out STD_LOGIC_VECTOR(7 downto 0);
			  clk			: in STD_LOGIC
			 );
end inputUnit;

architecture Behavioral of inputUnit is

end Behavioral;
