#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x565538ef0970 .scope module, "instruction_RAM_mem_tb" "instruction_RAM_mem_tb" 2 38;
 .timescale 0 0;
P_0x565538ef0af0 .param/l "period" 1 2 66, +C4<00000000000000000000000000000010>;
v0x565538f06e30_0 .var "addr", 31 0;
v0x565538f06f10_0 .var "clk", 0 0;
v0x565538f06fe0_0 .net "out", 31 0, v0x565538f06750_0;  1 drivers
S_0x565538eb9030 .scope module, "irm" "instruction_RAM_mem" 2 50, 3 42 0, S_0x565538ef0970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /INPUT 1 "write_en"
    .port_info 2 /INPUT 32 "waddr"
    .port_info 3 /INPUT 1 "wclk"
    .port_info 4 /INPUT 32 "raddr"
    .port_info 5 /INPUT 1 "rclk"
    .port_info 6 /OUTPUT 32 "dout"
P_0x565538ecb530 .param/l "addr_width" 0 3 43, +C4<00000000000000000000000000100000>;
P_0x565538ecb570 .param/l "data_width" 0 3 44, +C4<00000000000000000000000000100000>;
L_0x7f3f5e4a1018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565538edf430_0 .net "din", 31 0, L_0x7f3f5e4a1018;  1 drivers
v0x565538f06750_0 .var "dout", 31 0;
v0x565538f06830 .array "instruction_memory", 1023 0, 31 0;
v0x565538f06900_0 .net "raddr", 31 0, v0x565538f06e30_0;  1 drivers
v0x565538f069e0_0 .net "rclk", 0 0, v0x565538f06f10_0;  1 drivers
L_0x7f3f5e4a10a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565538f06af0_0 .net "waddr", 31 0, L_0x7f3f5e4a10a8;  1 drivers
L_0x7f3f5e4a10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565538f06bd0_0 .net "wclk", 0 0, L_0x7f3f5e4a10f0;  1 drivers
L_0x7f3f5e4a1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565538f06c90_0 .net "write_en", 0 0, L_0x7f3f5e4a1060;  1 drivers
E_0x565538eef0e0 .event posedge, v0x565538f069e0_0;
    .scope S_0x565538eb9030;
T_0 ;
    %vpi_call 3 56 "$readmemh", "../programs/program.hex", v0x565538f06830 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x565538eb9030;
T_1 ;
    %wait E_0x565538eef0e0;
    %load/vec4 v0x565538f06900_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x565538f06830, 4;
    %assign/vec4 v0x565538f06750_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565538ef0970;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x565538f06f10_0;
    %inv;
    %store/vec4 v0x565538f06f10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565538ef0970;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565538f06f10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x565538ef0970;
T_4 ;
    %wait E_0x565538eef0e0;
    %vpi_call 2 78 "$dumpfile", "instruction_RAM_mem.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 988, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 992, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 996, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1004, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1008, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1012, 0, 32;
    %store/vec4 v0x565538f06e30_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 113 "$finish" {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "instruction_RAM_mem_tb.v";
    "instruction_RAM_mem.v";
