

================================================================
== Vitis HLS Report for 'krnl_bp'
================================================================
* Date:           Tue Apr 15 09:07:54 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_krnl_bp_Pipeline_l_load_input_fu_389       |krnl_bp_Pipeline_l_load_input       |       67|       67|   0.223 us|   0.223 us|   67|   67|       no|
        |grp_krnl_bp_Pipeline_l_load_input1_fu_398      |krnl_bp_Pipeline_l_load_input1      |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_677_1_fu_405   |krnl_bp_Pipeline_VITIS_LOOP_677_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_677_12_fu_411  |krnl_bp_Pipeline_VITIS_LOOP_677_12  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_677_13_fu_417  |krnl_bp_Pipeline_VITIS_LOOP_677_13  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_replicate_stream_fu_423                    |replicate_stream                    |       11|       11|  36.663 ns|  36.663 ns|   11|   11|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_980_1_fu_443   |krnl_bp_Pipeline_VITIS_LOOP_980_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_l_vec_sub_fu_449          |krnl_bp_Pipeline_l_vec_sub          |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
        |grp_mac_fu_459                                 |mac                                 |      618|      618|   2.060 us|   2.060 us|  618|  618|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_1001_2_fu_471  |krnl_bp_Pipeline_VITIS_LOOP_1001_2  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_367_1_fu_477   |krnl_bp_Pipeline_VITIS_LOOP_367_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_380_2_fu_483   |krnl_bp_Pipeline_VITIS_LOOP_380_2   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_386_3_fu_491   |krnl_bp_Pipeline_VITIS_LOOP_386_3   |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_514_1_fu_501   |krnl_bp_Pipeline_VITIS_LOOP_514_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_526_2_fu_507   |krnl_bp_Pipeline_VITIS_LOOP_526_2   |       22|       22|  73.326 ns|  73.326 ns|   22|   22|       no|
        |grp_krnl_bp_Pipeline_l_write_bram_fu_519       |krnl_bp_Pipeline_l_write_bram       |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_vec_add_fu_527                             |vec_add                             |       15|       15|  49.995 ns|  49.995 ns|    8|    8|      yes|
        |grp_krnl_bp_Pipeline_l_shrinkage_fu_540        |krnl_bp_Pipeline_l_shrinkage        |       27|       27|  89.991 ns|  89.991 ns|   27|   27|       no|
        |grp_krnl_bp_Pipeline_l_vec_sub4_fu_549         |krnl_bp_Pipeline_l_vec_sub4         |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_1045_3_fu_559  |krnl_bp_Pipeline_VITIS_LOOP_1045_3  |      193|      193|   0.643 us|   0.643 us|  193|  193|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_843_1_fu_601   |krnl_bp_Pipeline_VITIS_LOOP_843_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_843_15_fu_607  |krnl_bp_Pipeline_VITIS_LOOP_843_15  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_843_16_fu_613  |krnl_bp_Pipeline_VITIS_LOOP_843_16  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_l_write_mem_fu_619        |krnl_bp_Pipeline_l_write_mem        |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_main  |        ?|        ?|      1111|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      333|    -|
|FIFO                 |        1|     -|     2146|     3034|    -|
|Instance             |        6|    78|    30731|    32411|    0|
|Memory               |        0|     -|       96|       99|    0|
|Multiplexer          |        -|     -|        -|     2811|    -|
|Register             |        -|     -|     1406|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        7|    78|    34379|    38688|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     2|        3|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|    322|   552|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U145            |dadd_64ns_64ns_64_8_full_dsp_1      |        0|   3|    685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U146            |dadd_64ns_64ns_64_8_full_dsp_1      |        0|   3|    685|   635|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U134        |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|    318|   198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U141               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|      0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U142               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|      0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135             |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136             |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|    143|    78|    0|
    |fpext_32ns_64_2_no_dsp_1_U139                  |fpext_32ns_64_2_no_dsp_1            |        0|   0|      0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U140                  |fpext_32ns_64_2_no_dsp_1            |        0|   0|      0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U137                |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|      0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U138                |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|      0|     0|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U143            |fsqrt_32ns_32ns_32_12_no_dsp_1      |        0|   0|      0|     0|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U144            |fsqrt_32ns_32ns_32_12_no_dsp_1      |        0|   0|      0|     0|    0|
    |gmem0_m_axi_U                                  |gmem0_m_axi                         |        0|   0|   4567|  8001|    0|
    |gmem1_m_axi_U                                  |gmem1_m_axi                         |        0|   0|   2473|  4320|    0|
    |gmem2_m_axi_U                                  |gmem2_m_axi                         |        0|   0|   2473|  4320|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_1001_2_fu_471  |krnl_bp_Pipeline_VITIS_LOOP_1001_2  |        0|   0|      7|    89|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_1045_3_fu_559  |krnl_bp_Pipeline_VITIS_LOOP_1045_3  |        5|  58|  14445|  9808|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_367_1_fu_477   |krnl_bp_Pipeline_VITIS_LOOP_367_1   |        0|   0|      7|    89|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_380_2_fu_483   |krnl_bp_Pipeline_VITIS_LOOP_380_2   |        0|   0|      7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_386_3_fu_491   |krnl_bp_Pipeline_VITIS_LOOP_386_3   |        0|   0|    249|   186|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_514_1_fu_501   |krnl_bp_Pipeline_VITIS_LOOP_514_1   |        0|   0|      7|    89|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_526_2_fu_507   |krnl_bp_Pipeline_VITIS_LOOP_526_2   |        0|   0|    321|   186|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_677_1_fu_405   |krnl_bp_Pipeline_VITIS_LOOP_677_1   |        0|   0|      7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_677_12_fu_411  |krnl_bp_Pipeline_VITIS_LOOP_677_12  |        0|   0|      7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_677_13_fu_417  |krnl_bp_Pipeline_VITIS_LOOP_677_13  |        0|   0|      7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_843_1_fu_601   |krnl_bp_Pipeline_VITIS_LOOP_843_1   |        0|   0|      7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_843_15_fu_607  |krnl_bp_Pipeline_VITIS_LOOP_843_15  |        0|   0|      7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_843_16_fu_613  |krnl_bp_Pipeline_VITIS_LOOP_843_16  |        0|   0|      7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_980_1_fu_443   |krnl_bp_Pipeline_VITIS_LOOP_980_1   |        0|   0|      7|    89|    0|
    |grp_krnl_bp_Pipeline_l_load_input_fu_389       |krnl_bp_Pipeline_l_load_input       |        0|   0|   1022|   118|    0|
    |grp_krnl_bp_Pipeline_l_load_input1_fu_398      |krnl_bp_Pipeline_l_load_input1      |        0|   0|    263|    65|    0|
    |grp_krnl_bp_Pipeline_l_shrinkage_fu_540        |krnl_bp_Pipeline_l_shrinkage        |        0|   4|    965|   640|    0|
    |grp_krnl_bp_Pipeline_l_vec_sub_fu_449          |krnl_bp_Pipeline_l_vec_sub          |        0|   0|    249|   186|    0|
    |grp_krnl_bp_Pipeline_l_vec_sub4_fu_549         |krnl_bp_Pipeline_l_vec_sub4         |        0|   0|    249|   186|    0|
    |grp_krnl_bp_Pipeline_l_write_bram_fu_519       |krnl_bp_Pipeline_l_write_bram       |        0|   0|     11|    76|    0|
    |grp_krnl_bp_Pipeline_l_write_mem_fu_619        |krnl_bp_Pipeline_l_write_mem        |        0|   0|    263|    74|    0|
    |grp_mac_fu_459                                 |mac                                 |        1|   0|    342|   628|    0|
    |grp_replicate_stream_fu_423                    |replicate_stream                    |        0|   0|     42|   109|    0|
    |grp_vec_add_fu_527                             |vec_add                             |        0|   2|    424|   444|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+------+-----+
    |Total                                          |                                    |        6|  78|  30731| 32411|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mat_p_bram_U  |mat_p_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |vec_q_bram_U  |vec_q_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|     8|   32|     1|          256|
    |x_bram_U      |vec_q_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|     8|   32|     1|          256|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                          |        0|  96|  99|    0|    80|   96|     3|         2560|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------------+---------+-----+----+-----+------+-----+---------+
    |            Name            | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+-----+----+-----+------+-----+---------+
    |mac_res_stream_fifo_U       |        1|   92|   0|    -|   256|   32|     8192|
    |q_stream_fifo_U             |        0|  118|   0|    -|    36|   32|     1152|
    |u_copy_1_stream_fifo_U      |        0|  121|   0|    -|   128|   32|     4096|
    |u_copy_2_stream_fifo_U      |        0|  121|   0|    -|   128|   32|     4096|
    |u_copy_3_stream_fifo_U      |        0|  121|   0|    -|   128|   32|     4096|
    |u_stream_fifo_U             |        0|  121|   0|    -|   128|   32|     4096|
    |x_hat_copy_1_stream_fifo_U  |        0|  121|   0|    -|   128|   32|     4096|
    |x_hat_copy_2_stream_fifo_U  |        0|  121|   0|    -|   128|   32|     4096|
    |x_hat_copy_3_stream_fifo_U  |        0|  121|   0|    -|   128|   32|     4096|
    |x_hat_stream_fifo_U         |        0|  121|   0|    -|   128|   32|     4096|
    |x_hat_u_stream_fifo_U       |        0|  121|   0|    -|   128|   32|     4096|
    |x_hat_z_stream_fifo_U       |        0|  121|   0|    -|   128|   32|     4096|
    |x_stream_fifo_U             |        0|  121|   0|    -|   128|   32|     4096|
    |z_copy_1_stream_fifo_U      |        0|  121|   0|    -|   128|   32|     4096|
    |z_copy_2_stream_fifo_U      |        0|  121|   0|    -|   128|   32|     4096|
    |z_old_stream_fifo_U         |        0|  121|   0|    -|   128|   32|     4096|
    |z_stream_fifo_U             |        0|  121|   0|    -|   128|   32|     4096|
    |z_u_stream_fifo_U           |        0|  121|   0|    -|   128|   32|     4096|
    +----------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                       |        1| 2146|   0|    0|  2340|  576|    74880|
    +----------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_13_fu_987_p2                     |         +|   0|  0|  39|          32|           1|
    |and_ln1099_1_fu_1007_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1099_2_fu_1021_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1099_3_fu_1027_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1099_4_fu_1033_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1099_fu_1001_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln224_1_fu_845_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln224_fu_839_p2                |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n              |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                  |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                  |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                  |       and|   0|  0|   2|           1|           2|
    |or_cond41_fu_1061_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln1099_1_fu_907_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln1099_2_fu_913_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln1099_3_fu_919_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln1099_4_fu_960_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln1099_5_fu_966_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln1099_6_fu_972_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln1099_7_fu_978_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln1099_fu_901_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln224_1_fu_809_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln224_2_fu_821_p2             |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln224_3_fu_827_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln224_fu_803_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln967_fu_1055_p2              |      icmp|   0|  0|  19|          31|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state114                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state194_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln1099_1_fu_997_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1099_2_fu_1013_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1099_3_fu_1017_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1099_fu_993_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln224_1_fu_833_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln224_fu_815_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln868_fu_851_p3             |    select|   0|  0|  32|           1|          32|
    |sub1_neg_fu_746_p2                 |       xor|   0|  0|  33|          32|          33|
    |xor_ln1099_fu_1039_p2              |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 333|         307|         111|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+------+-----------+-----+-----------+
    |                            Name                            |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                                   |  1403|        264|    1|        264|
    |ap_done                                                     |     9|          2|    1|          2|
    |gmem0_ARADDR                                                |    14|          3|   64|        192|
    |gmem0_ARLEN                                                 |    14|          3|   32|         96|
    |gmem0_ARVALID                                               |    14|          3|    1|          3|
    |gmem0_RREADY                                                |     9|          2|    1|          2|
    |gmem0_blk_n_AR                                              |     9|          2|    1|          2|
    |gmem1_blk_n_AR                                              |     9|          2|    1|          2|
    |gmem1_blk_n_R                                               |     9|          2|    1|          2|
    |gmem2_blk_n_AW                                              |     9|          2|    1|          2|
    |gmem2_blk_n_B                                               |     9|          2|    1|          2|
    |gmem2_blk_n_W                                               |     9|          2|    1|          2|
    |grp_fu_626_ce                                               |    49|          9|    1|          9|
    |grp_fu_626_opcode                                           |    49|          9|    2|         18|
    |grp_fu_626_p0                                               |    49|          9|   32|        288|
    |grp_fu_626_p1                                               |    49|          9|   32|        288|
    |grp_fu_631_ce                                               |    20|          4|    1|          4|
    |grp_fu_631_p0                                               |    31|          6|   32|        192|
    |grp_fu_631_p1                                               |    26|          5|   32|        160|
    |grp_fu_636_ce                                               |     9|          2|    1|          2|
    |grp_fu_636_p0                                               |    14|          3|   32|         96|
    |grp_fu_636_p1                                               |    14|          3|   32|         96|
    |grp_fu_640_ce                                               |     9|          2|    1|          2|
    |grp_fu_640_p0                                               |    14|          3|   64|        192|
    |grp_fu_646_ce                                               |     9|          2|    1|          2|
    |grp_fu_646_p0                                               |    14|          3|   32|         96|
    |grp_fu_652_ce                                               |     9|          2|    1|          2|
    |grp_fu_652_opcode                                           |    14|          3|    5|         15|
    |grp_fu_652_p0                                               |    20|          4|   32|        128|
    |grp_fu_652_p1                                               |    20|          4|   32|        128|
    |grp_fu_656_ce                                               |     9|          2|    1|          2|
    |grp_fu_656_opcode                                           |    14|          3|    5|         15|
    |grp_fu_656_p0                                               |    14|          3|   32|         96|
    |grp_fu_656_p1                                               |    14|          3|   32|         96|
    |grp_fu_660_p1                                               |    20|          4|   32|        128|
    |grp_fu_665_p1                                               |    14|          3|   32|         96|
    |grp_fu_670_ce                                               |     9|          2|    1|          2|
    |grp_fu_670_p0                                               |    14|          3|   64|        192|
    |grp_fu_670_p1                                               |    14|          3|   64|        192|
    |grp_replicate_stream_fu_423_krnl_bp_u_copy_1_stream_full_n  |    14|          3|    1|          3|
    |grp_replicate_stream_fu_423_krnl_bp_u_copy_2_stream_full_n  |    14|          3|    1|          3|
    |grp_replicate_stream_fu_423_krnl_bp_u_copy_3_stream_full_n  |    14|          3|    1|          3|
    |grp_replicate_stream_fu_423_krnl_bp_u_stream_dout           |    14|          3|   32|         96|
    |grp_replicate_stream_fu_423_krnl_bp_u_stream_empty_n        |    14|          3|    1|          3|
    |grp_vec_add_fu_527_krnl_bp_u_copy_2_stream_dout             |     9|          2|   32|         64|
    |grp_vec_add_fu_527_krnl_bp_u_copy_2_stream_empty_n          |     9|          2|    1|          2|
    |grp_vec_add_fu_527_krnl_bp_x_hat_copy_1_stream_dout         |     9|          2|   32|         64|
    |grp_vec_add_fu_527_krnl_bp_x_hat_copy_1_stream_empty_n      |     9|          2|    1|          2|
    |grp_vec_add_fu_527_krnl_bp_x_hat_u_stream_full_n            |     9|          2|    1|          2|
    |i_8_fu_296                                                  |     9|          2|   32|         64|
    |mac_res_stream_din                                          |    14|          3|   32|         96|
    |mac_res_stream_read                                         |    20|          4|    1|          4|
    |mac_res_stream_write                                        |    20|          4|    1|          4|
    |mat_p_bram_address0                                         |    14|          3|    6|         18|
    |mat_p_bram_ce0                                              |    14|          3|    1|          3|
    |mat_p_bram_we0                                              |     9|          2|    1|          2|
    |q_stream_read                                               |     9|          2|    1|          2|
    |q_stream_write                                              |     9|          2|    1|          2|
    |u_copy_1_stream_read                                        |     9|          2|    1|          2|
    |u_copy_1_stream_write                                       |     9|          2|    1|          2|
    |u_copy_2_stream_read                                        |     9|          2|    1|          2|
    |u_copy_2_stream_write                                       |     9|          2|    1|          2|
    |u_copy_3_stream_read                                        |     9|          2|    1|          2|
    |u_copy_3_stream_write                                       |     9|          2|    1|          2|
    |u_stream_din                                                |    14|          3|   32|         96|
    |u_stream_read                                               |    20|          4|    1|          4|
    |u_stream_write                                              |    20|          4|    1|          4|
    |vec_q_bram_address0                                         |    14|          3|    3|          9|
    |vec_q_bram_ce0                                              |    14|          3|    1|          3|
    |vec_q_bram_we0                                              |     9|          2|    1|          2|
    |x_bram_address0                                             |    20|          4|    3|         12|
    |x_bram_ce0                                                  |    20|          4|    1|          4|
    |x_bram_we0                                                  |     9|          2|    1|          2|
    |x_hat_copy_1_stream_read                                    |     9|          2|    1|          2|
    |x_hat_copy_1_stream_write                                   |     9|          2|    1|          2|
    |x_hat_copy_2_stream_read                                    |     9|          2|    1|          2|
    |x_hat_copy_2_stream_write                                   |     9|          2|    1|          2|
    |x_hat_copy_3_stream_read                                    |     9|          2|    1|          2|
    |x_hat_copy_3_stream_write                                   |     9|          2|    1|          2|
    |x_hat_stream_read                                           |     9|          2|    1|          2|
    |x_hat_stream_write                                          |     9|          2|    1|          2|
    |x_hat_u_stream_read                                         |     9|          2|    1|          2|
    |x_hat_u_stream_write                                        |     9|          2|    1|          2|
    |x_hat_z_stream_read                                         |     9|          2|    1|          2|
    |x_hat_z_stream_write                                        |     9|          2|    1|          2|
    |x_stream_din                                                |     9|          2|   32|         64|
    |x_stream_read                                               |    14|          3|    1|          3|
    |x_stream_write                                              |    14|          3|    1|          3|
    |z_copy_1_stream_read                                        |     9|          2|    1|          2|
    |z_copy_1_stream_write                                       |     9|          2|    1|          2|
    |z_copy_2_stream_din                                         |    14|          3|   32|         96|
    |z_copy_2_stream_read                                        |    20|          4|    1|          4|
    |z_copy_2_stream_write                                       |    20|          4|    1|          4|
    |z_old_stream_din                                            |    14|          3|   32|         96|
    |z_old_stream_read                                           |    20|          4|    1|          4|
    |z_old_stream_write                                          |    20|          4|    1|          4|
    |z_stream_read                                               |     9|          2|    1|          2|
    |z_stream_write                                              |     9|          2|    1|          2|
    |z_u_stream_din                                              |     9|          2|   32|         64|
    |z_u_stream_read                                             |    14|          3|    1|          3|
    |z_u_stream_write                                            |    14|          3|    1|          3|
    +------------------------------------------------------------+------+-----------+-----+-----------+
    |Total                                                       |  2811|        558| 1115|       4073|
    +------------------------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                            |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |add_i1_reg_1240                                             |   64|   0|   64|          0|
    |add_i_reg_1235                                              |   64|   0|   64|          0|
    |ap_CS_fsm                                                   |  263|   0|  263|          0|
    |ap_done_reg                                                 |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                       |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                       |    1|   0|    1|          0|
    |ap_rst_n_inv                                                |    1|   0|    1|          0|
    |ap_rst_reg_1                                                |    1|   0|    1|          0|
    |ap_rst_reg_2                                                |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                       |    1|   0|    1|          0|
    |conv2_i_reg_1225                                            |   64|   0|   64|          0|
    |conv3_i_reg_1230                                            |   64|   0|   64|          0|
    |eps_dual_reg_1251                                           |   32|   0|   32|          0|
    |eps_pri_reg_1245                                            |   32|   0|   32|          0|
    |gmem1_addr_read_reg_1165                                    |  256|   0|  256|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_1001_2_fu_471_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_1045_3_fu_559_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_367_1_fu_477_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_380_2_fu_483_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_386_3_fu_491_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_514_1_fu_501_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_526_2_fu_507_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_677_12_fu_411_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_677_13_fu_417_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_677_1_fu_405_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_843_15_fu_607_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_843_16_fu_613_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_843_1_fu_601_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_980_1_fu_443_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_load_input1_fu_398_ap_start_reg      |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_load_input_fu_389_ap_start_reg       |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_shrinkage_fu_540_ap_start_reg        |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_vec_sub4_fu_549_ap_start_reg         |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_vec_sub_fu_449_ap_start_reg          |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_write_bram_fu_519_ap_start_reg       |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_write_mem_fu_619_ap_start_reg        |    1|   0|    1|          0|
    |grp_mac_fu_459_ap_start_reg                                 |    1|   0|    1|          0|
    |grp_replicate_stream_fu_423_ap_start_reg                    |    1|   0|    1|          0|
    |grp_vec_add_fu_527_ap_start_reg                             |    1|   0|    1|          0|
    |i_8_fu_296                                                  |   32|   0|   32|          0|
    |icmp_ln1099_1_reg_1262                                      |    1|   0|    1|          0|
    |icmp_ln1099_2_reg_1267                                      |    1|   0|    1|          0|
    |icmp_ln1099_3_reg_1272                                      |    1|   0|    1|          0|
    |icmp_ln1099_4_reg_1277                                      |    1|   0|    1|          0|
    |icmp_ln1099_5_reg_1282                                      |    1|   0|    1|          0|
    |icmp_ln1099_6_reg_1287                                      |    1|   0|    1|          0|
    |icmp_ln1099_7_reg_1292                                      |    1|   0|    1|          0|
    |icmp_ln1099_reg_1257                                        |    1|   0|    1|          0|
    |mul2_i_reg_1214                                             |   32|   0|   32|          0|
    |norm_x_reg_1202                                             |   32|   0|   32|          0|
    |out_r_read_reg_1102                                         |   64|   0|   64|          0|
    |reg_680                                                     |   32|   0|   32|          0|
    |reg_686                                                     |   32|   0|   32|          0|
    |reg_692                                                     |   32|   0|   32|          0|
    |reg_alpha_reg_1188                                          |   32|   0|   32|          0|
    |select_ln868_reg_1209                                       |   32|   0|   32|          0|
    |sub1_reg_1183                                               |   32|   0|   32|          0|
    |trunc_ln19_1_reg_1149                                       |   59|   0|   59|          0|
    |trunc_ln1_reg_1300                                          |   59|   0|   59|          0|
    |trunc_ln_reg_1143                                           |   58|   0|   58|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                       | 1406|   0| 1406|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  256|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  256|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  256|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   32|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  256|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

