# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name trottersLocal_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_0 \
    op interface \
    ports { trottersLocal_V_0_0_address0 { O 4 vector } trottersLocal_V_0_0_ce0 { O 1 bit } trottersLocal_V_0_0_we0 { O 1 bit } trottersLocal_V_0_0_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name trottersLocal_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_1 \
    op interface \
    ports { trottersLocal_V_0_1_address0 { O 4 vector } trottersLocal_V_0_1_ce0 { O 1 bit } trottersLocal_V_0_1_we0 { O 1 bit } trottersLocal_V_0_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name trottersLocal_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_2 \
    op interface \
    ports { trottersLocal_V_0_2_address0 { O 4 vector } trottersLocal_V_0_2_ce0 { O 1 bit } trottersLocal_V_0_2_we0 { O 1 bit } trottersLocal_V_0_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name trottersLocal_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_3 \
    op interface \
    ports { trottersLocal_V_0_3_address0 { O 4 vector } trottersLocal_V_0_3_ce0 { O 1 bit } trottersLocal_V_0_3_we0 { O 1 bit } trottersLocal_V_0_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name trottersLocal_V_0_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_4 \
    op interface \
    ports { trottersLocal_V_0_4_address0 { O 4 vector } trottersLocal_V_0_4_ce0 { O 1 bit } trottersLocal_V_0_4_we0 { O 1 bit } trottersLocal_V_0_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name trottersLocal_V_0_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_5 \
    op interface \
    ports { trottersLocal_V_0_5_address0 { O 4 vector } trottersLocal_V_0_5_ce0 { O 1 bit } trottersLocal_V_0_5_we0 { O 1 bit } trottersLocal_V_0_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name trottersLocal_V_0_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_6 \
    op interface \
    ports { trottersLocal_V_0_6_address0 { O 4 vector } trottersLocal_V_0_6_ce0 { O 1 bit } trottersLocal_V_0_6_we0 { O 1 bit } trottersLocal_V_0_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name trottersLocal_V_0_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_7 \
    op interface \
    ports { trottersLocal_V_0_7_address0 { O 4 vector } trottersLocal_V_0_7_ce0 { O 1 bit } trottersLocal_V_0_7_we0 { O 1 bit } trottersLocal_V_0_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name trottersLocal_V_0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_8 \
    op interface \
    ports { trottersLocal_V_0_8_address0 { O 4 vector } trottersLocal_V_0_8_ce0 { O 1 bit } trottersLocal_V_0_8_we0 { O 1 bit } trottersLocal_V_0_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name trottersLocal_V_0_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_9 \
    op interface \
    ports { trottersLocal_V_0_9_address0 { O 4 vector } trottersLocal_V_0_9_ce0 { O 1 bit } trottersLocal_V_0_9_we0 { O 1 bit } trottersLocal_V_0_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name trottersLocal_V_0_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_10 \
    op interface \
    ports { trottersLocal_V_0_10_address0 { O 4 vector } trottersLocal_V_0_10_ce0 { O 1 bit } trottersLocal_V_0_10_we0 { O 1 bit } trottersLocal_V_0_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name trottersLocal_V_0_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_11 \
    op interface \
    ports { trottersLocal_V_0_11_address0 { O 4 vector } trottersLocal_V_0_11_ce0 { O 1 bit } trottersLocal_V_0_11_we0 { O 1 bit } trottersLocal_V_0_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name trottersLocal_V_0_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_12 \
    op interface \
    ports { trottersLocal_V_0_12_address0 { O 4 vector } trottersLocal_V_0_12_ce0 { O 1 bit } trottersLocal_V_0_12_we0 { O 1 bit } trottersLocal_V_0_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name trottersLocal_V_0_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_13 \
    op interface \
    ports { trottersLocal_V_0_13_address0 { O 4 vector } trottersLocal_V_0_13_ce0 { O 1 bit } trottersLocal_V_0_13_we0 { O 1 bit } trottersLocal_V_0_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name trottersLocal_V_0_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_14 \
    op interface \
    ports { trottersLocal_V_0_14_address0 { O 4 vector } trottersLocal_V_0_14_ce0 { O 1 bit } trottersLocal_V_0_14_we0 { O 1 bit } trottersLocal_V_0_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name trottersLocal_V_0_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_0_15 \
    op interface \
    ports { trottersLocal_V_0_15_address0 { O 4 vector } trottersLocal_V_0_15_ce0 { O 1 bit } trottersLocal_V_0_15_we0 { O 1 bit } trottersLocal_V_0_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name trottersLocal_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_0 \
    op interface \
    ports { trottersLocal_V_1_0_address0 { O 4 vector } trottersLocal_V_1_0_ce0 { O 1 bit } trottersLocal_V_1_0_we0 { O 1 bit } trottersLocal_V_1_0_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name trottersLocal_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_1 \
    op interface \
    ports { trottersLocal_V_1_1_address0 { O 4 vector } trottersLocal_V_1_1_ce0 { O 1 bit } trottersLocal_V_1_1_we0 { O 1 bit } trottersLocal_V_1_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name trottersLocal_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_2 \
    op interface \
    ports { trottersLocal_V_1_2_address0 { O 4 vector } trottersLocal_V_1_2_ce0 { O 1 bit } trottersLocal_V_1_2_we0 { O 1 bit } trottersLocal_V_1_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name trottersLocal_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_3 \
    op interface \
    ports { trottersLocal_V_1_3_address0 { O 4 vector } trottersLocal_V_1_3_ce0 { O 1 bit } trottersLocal_V_1_3_we0 { O 1 bit } trottersLocal_V_1_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name trottersLocal_V_1_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_4 \
    op interface \
    ports { trottersLocal_V_1_4_address0 { O 4 vector } trottersLocal_V_1_4_ce0 { O 1 bit } trottersLocal_V_1_4_we0 { O 1 bit } trottersLocal_V_1_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name trottersLocal_V_1_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_5 \
    op interface \
    ports { trottersLocal_V_1_5_address0 { O 4 vector } trottersLocal_V_1_5_ce0 { O 1 bit } trottersLocal_V_1_5_we0 { O 1 bit } trottersLocal_V_1_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name trottersLocal_V_1_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_6 \
    op interface \
    ports { trottersLocal_V_1_6_address0 { O 4 vector } trottersLocal_V_1_6_ce0 { O 1 bit } trottersLocal_V_1_6_we0 { O 1 bit } trottersLocal_V_1_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name trottersLocal_V_1_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_7 \
    op interface \
    ports { trottersLocal_V_1_7_address0 { O 4 vector } trottersLocal_V_1_7_ce0 { O 1 bit } trottersLocal_V_1_7_we0 { O 1 bit } trottersLocal_V_1_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name trottersLocal_V_1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_8 \
    op interface \
    ports { trottersLocal_V_1_8_address0 { O 4 vector } trottersLocal_V_1_8_ce0 { O 1 bit } trottersLocal_V_1_8_we0 { O 1 bit } trottersLocal_V_1_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name trottersLocal_V_1_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_9 \
    op interface \
    ports { trottersLocal_V_1_9_address0 { O 4 vector } trottersLocal_V_1_9_ce0 { O 1 bit } trottersLocal_V_1_9_we0 { O 1 bit } trottersLocal_V_1_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name trottersLocal_V_1_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_10 \
    op interface \
    ports { trottersLocal_V_1_10_address0 { O 4 vector } trottersLocal_V_1_10_ce0 { O 1 bit } trottersLocal_V_1_10_we0 { O 1 bit } trottersLocal_V_1_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name trottersLocal_V_1_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_11 \
    op interface \
    ports { trottersLocal_V_1_11_address0 { O 4 vector } trottersLocal_V_1_11_ce0 { O 1 bit } trottersLocal_V_1_11_we0 { O 1 bit } trottersLocal_V_1_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name trottersLocal_V_1_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_12 \
    op interface \
    ports { trottersLocal_V_1_12_address0 { O 4 vector } trottersLocal_V_1_12_ce0 { O 1 bit } trottersLocal_V_1_12_we0 { O 1 bit } trottersLocal_V_1_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name trottersLocal_V_1_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_13 \
    op interface \
    ports { trottersLocal_V_1_13_address0 { O 4 vector } trottersLocal_V_1_13_ce0 { O 1 bit } trottersLocal_V_1_13_we0 { O 1 bit } trottersLocal_V_1_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name trottersLocal_V_1_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_14 \
    op interface \
    ports { trottersLocal_V_1_14_address0 { O 4 vector } trottersLocal_V_1_14_ce0 { O 1 bit } trottersLocal_V_1_14_we0 { O 1 bit } trottersLocal_V_1_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name trottersLocal_V_1_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_1_15 \
    op interface \
    ports { trottersLocal_V_1_15_address0 { O 4 vector } trottersLocal_V_1_15_ce0 { O 1 bit } trottersLocal_V_1_15_we0 { O 1 bit } trottersLocal_V_1_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name trottersLocal_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_0 \
    op interface \
    ports { trottersLocal_V_2_0_address0 { O 4 vector } trottersLocal_V_2_0_ce0 { O 1 bit } trottersLocal_V_2_0_we0 { O 1 bit } trottersLocal_V_2_0_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name trottersLocal_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_1 \
    op interface \
    ports { trottersLocal_V_2_1_address0 { O 4 vector } trottersLocal_V_2_1_ce0 { O 1 bit } trottersLocal_V_2_1_we0 { O 1 bit } trottersLocal_V_2_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name trottersLocal_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_2 \
    op interface \
    ports { trottersLocal_V_2_2_address0 { O 4 vector } trottersLocal_V_2_2_ce0 { O 1 bit } trottersLocal_V_2_2_we0 { O 1 bit } trottersLocal_V_2_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name trottersLocal_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_3 \
    op interface \
    ports { trottersLocal_V_2_3_address0 { O 4 vector } trottersLocal_V_2_3_ce0 { O 1 bit } trottersLocal_V_2_3_we0 { O 1 bit } trottersLocal_V_2_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name trottersLocal_V_2_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_4 \
    op interface \
    ports { trottersLocal_V_2_4_address0 { O 4 vector } trottersLocal_V_2_4_ce0 { O 1 bit } trottersLocal_V_2_4_we0 { O 1 bit } trottersLocal_V_2_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name trottersLocal_V_2_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_5 \
    op interface \
    ports { trottersLocal_V_2_5_address0 { O 4 vector } trottersLocal_V_2_5_ce0 { O 1 bit } trottersLocal_V_2_5_we0 { O 1 bit } trottersLocal_V_2_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name trottersLocal_V_2_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_6 \
    op interface \
    ports { trottersLocal_V_2_6_address0 { O 4 vector } trottersLocal_V_2_6_ce0 { O 1 bit } trottersLocal_V_2_6_we0 { O 1 bit } trottersLocal_V_2_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name trottersLocal_V_2_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_7 \
    op interface \
    ports { trottersLocal_V_2_7_address0 { O 4 vector } trottersLocal_V_2_7_ce0 { O 1 bit } trottersLocal_V_2_7_we0 { O 1 bit } trottersLocal_V_2_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name trottersLocal_V_2_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_8 \
    op interface \
    ports { trottersLocal_V_2_8_address0 { O 4 vector } trottersLocal_V_2_8_ce0 { O 1 bit } trottersLocal_V_2_8_we0 { O 1 bit } trottersLocal_V_2_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name trottersLocal_V_2_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_9 \
    op interface \
    ports { trottersLocal_V_2_9_address0 { O 4 vector } trottersLocal_V_2_9_ce0 { O 1 bit } trottersLocal_V_2_9_we0 { O 1 bit } trottersLocal_V_2_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name trottersLocal_V_2_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_10 \
    op interface \
    ports { trottersLocal_V_2_10_address0 { O 4 vector } trottersLocal_V_2_10_ce0 { O 1 bit } trottersLocal_V_2_10_we0 { O 1 bit } trottersLocal_V_2_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name trottersLocal_V_2_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_11 \
    op interface \
    ports { trottersLocal_V_2_11_address0 { O 4 vector } trottersLocal_V_2_11_ce0 { O 1 bit } trottersLocal_V_2_11_we0 { O 1 bit } trottersLocal_V_2_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name trottersLocal_V_2_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_12 \
    op interface \
    ports { trottersLocal_V_2_12_address0 { O 4 vector } trottersLocal_V_2_12_ce0 { O 1 bit } trottersLocal_V_2_12_we0 { O 1 bit } trottersLocal_V_2_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name trottersLocal_V_2_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_13 \
    op interface \
    ports { trottersLocal_V_2_13_address0 { O 4 vector } trottersLocal_V_2_13_ce0 { O 1 bit } trottersLocal_V_2_13_we0 { O 1 bit } trottersLocal_V_2_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name trottersLocal_V_2_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_14 \
    op interface \
    ports { trottersLocal_V_2_14_address0 { O 4 vector } trottersLocal_V_2_14_ce0 { O 1 bit } trottersLocal_V_2_14_we0 { O 1 bit } trottersLocal_V_2_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name trottersLocal_V_2_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_2_15 \
    op interface \
    ports { trottersLocal_V_2_15_address0 { O 4 vector } trottersLocal_V_2_15_ce0 { O 1 bit } trottersLocal_V_2_15_we0 { O 1 bit } trottersLocal_V_2_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name trottersLocal_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_0 \
    op interface \
    ports { trottersLocal_V_3_0_address0 { O 4 vector } trottersLocal_V_3_0_ce0 { O 1 bit } trottersLocal_V_3_0_we0 { O 1 bit } trottersLocal_V_3_0_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name trottersLocal_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_1 \
    op interface \
    ports { trottersLocal_V_3_1_address0 { O 4 vector } trottersLocal_V_3_1_ce0 { O 1 bit } trottersLocal_V_3_1_we0 { O 1 bit } trottersLocal_V_3_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name trottersLocal_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_2 \
    op interface \
    ports { trottersLocal_V_3_2_address0 { O 4 vector } trottersLocal_V_3_2_ce0 { O 1 bit } trottersLocal_V_3_2_we0 { O 1 bit } trottersLocal_V_3_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name trottersLocal_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_3 \
    op interface \
    ports { trottersLocal_V_3_3_address0 { O 4 vector } trottersLocal_V_3_3_ce0 { O 1 bit } trottersLocal_V_3_3_we0 { O 1 bit } trottersLocal_V_3_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name trottersLocal_V_3_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_4 \
    op interface \
    ports { trottersLocal_V_3_4_address0 { O 4 vector } trottersLocal_V_3_4_ce0 { O 1 bit } trottersLocal_V_3_4_we0 { O 1 bit } trottersLocal_V_3_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name trottersLocal_V_3_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_5 \
    op interface \
    ports { trottersLocal_V_3_5_address0 { O 4 vector } trottersLocal_V_3_5_ce0 { O 1 bit } trottersLocal_V_3_5_we0 { O 1 bit } trottersLocal_V_3_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name trottersLocal_V_3_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_6 \
    op interface \
    ports { trottersLocal_V_3_6_address0 { O 4 vector } trottersLocal_V_3_6_ce0 { O 1 bit } trottersLocal_V_3_6_we0 { O 1 bit } trottersLocal_V_3_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name trottersLocal_V_3_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_7 \
    op interface \
    ports { trottersLocal_V_3_7_address0 { O 4 vector } trottersLocal_V_3_7_ce0 { O 1 bit } trottersLocal_V_3_7_we0 { O 1 bit } trottersLocal_V_3_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name trottersLocal_V_3_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_8 \
    op interface \
    ports { trottersLocal_V_3_8_address0 { O 4 vector } trottersLocal_V_3_8_ce0 { O 1 bit } trottersLocal_V_3_8_we0 { O 1 bit } trottersLocal_V_3_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name trottersLocal_V_3_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_9 \
    op interface \
    ports { trottersLocal_V_3_9_address0 { O 4 vector } trottersLocal_V_3_9_ce0 { O 1 bit } trottersLocal_V_3_9_we0 { O 1 bit } trottersLocal_V_3_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name trottersLocal_V_3_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_10 \
    op interface \
    ports { trottersLocal_V_3_10_address0 { O 4 vector } trottersLocal_V_3_10_ce0 { O 1 bit } trottersLocal_V_3_10_we0 { O 1 bit } trottersLocal_V_3_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name trottersLocal_V_3_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_11 \
    op interface \
    ports { trottersLocal_V_3_11_address0 { O 4 vector } trottersLocal_V_3_11_ce0 { O 1 bit } trottersLocal_V_3_11_we0 { O 1 bit } trottersLocal_V_3_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name trottersLocal_V_3_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_12 \
    op interface \
    ports { trottersLocal_V_3_12_address0 { O 4 vector } trottersLocal_V_3_12_ce0 { O 1 bit } trottersLocal_V_3_12_we0 { O 1 bit } trottersLocal_V_3_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name trottersLocal_V_3_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_13 \
    op interface \
    ports { trottersLocal_V_3_13_address0 { O 4 vector } trottersLocal_V_3_13_ce0 { O 1 bit } trottersLocal_V_3_13_we0 { O 1 bit } trottersLocal_V_3_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name trottersLocal_V_3_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_14 \
    op interface \
    ports { trottersLocal_V_3_14_address0 { O 4 vector } trottersLocal_V_3_14_ce0 { O 1 bit } trottersLocal_V_3_14_we0 { O 1 bit } trottersLocal_V_3_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name trottersLocal_V_3_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename trottersLocal_V_3_15 \
    op interface \
    ports { trottersLocal_V_3_15_address0 { O 4 vector } trottersLocal_V_3_15_ce0 { O 1 bit } trottersLocal_V_3_15_we0 { O 1 bit } trottersLocal_V_3_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'trottersLocal_V_3_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name gmem \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem \
    op interface \
    ports { m_axi_gmem_AWVALID { O 1 bit } m_axi_gmem_AWREADY { I 1 bit } m_axi_gmem_AWADDR { O 64 vector } m_axi_gmem_AWID { O 1 vector } m_axi_gmem_AWLEN { O 32 vector } m_axi_gmem_AWSIZE { O 3 vector } m_axi_gmem_AWBURST { O 2 vector } m_axi_gmem_AWLOCK { O 2 vector } m_axi_gmem_AWCACHE { O 4 vector } m_axi_gmem_AWPROT { O 3 vector } m_axi_gmem_AWQOS { O 4 vector } m_axi_gmem_AWREGION { O 4 vector } m_axi_gmem_AWUSER { O 1 vector } m_axi_gmem_WVALID { O 1 bit } m_axi_gmem_WREADY { I 1 bit } m_axi_gmem_WDATA { O 512 vector } m_axi_gmem_WSTRB { O 64 vector } m_axi_gmem_WLAST { O 1 bit } m_axi_gmem_WID { O 1 vector } m_axi_gmem_WUSER { O 1 vector } m_axi_gmem_ARVALID { O 1 bit } m_axi_gmem_ARREADY { I 1 bit } m_axi_gmem_ARADDR { O 64 vector } m_axi_gmem_ARID { O 1 vector } m_axi_gmem_ARLEN { O 32 vector } m_axi_gmem_ARSIZE { O 3 vector } m_axi_gmem_ARBURST { O 2 vector } m_axi_gmem_ARLOCK { O 2 vector } m_axi_gmem_ARCACHE { O 4 vector } m_axi_gmem_ARPROT { O 3 vector } m_axi_gmem_ARQOS { O 4 vector } m_axi_gmem_ARREGION { O 4 vector } m_axi_gmem_ARUSER { O 1 vector } m_axi_gmem_RVALID { I 1 bit } m_axi_gmem_RREADY { O 1 bit } m_axi_gmem_RDATA { I 512 vector } m_axi_gmem_RLAST { I 1 bit } m_axi_gmem_RID { I 1 vector } m_axi_gmem_RUSER { I 1 vector } m_axi_gmem_RRESP { I 2 vector } m_axi_gmem_BVALID { I 1 bit } m_axi_gmem_BREADY { O 1 bit } m_axi_gmem_BRESP { I 2 vector } m_axi_gmem_BID { I 1 vector } m_axi_gmem_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name sext_ln187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln187 \
    op interface \
    ports { sext_ln187 { I 58 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init_U
set CompName QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix QuantumMonteCarloU50_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


