

================================================================
== Vitis HLS Report for 'kernel_cholesky_0'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.281 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      373|  0.952 us|  2.611 us|  137|  374|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                             |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                                   Instance                                  |                               Module                              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44       |kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols       |       12|       12|  84.000 ns|  84.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54  |choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s  |      106|      343|   0.742 us|   2.401 us|  106|  343|                                              no|
        |grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62     |kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols     |       13|       13|  91.000 ns|  91.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (2.32ns)   --->   "%A_re = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 7 'alloca' 'A_re' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%A_im = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 8 'alloca' 'A_im' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%L_re = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 9 'alloca' 'L_re' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%L_im = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 10 'alloca' 'L_im' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols, i16 %A_re, i16 %A_im, i32 %matrixAStrm"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols, i16 %A_re, i16 %A_im, i32 %matrixAStrm"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%ret = call i32 @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>, i16 %A_re, i16 %A_im, i16 %L_re, i16 %L_im" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:669->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:710->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 14 [1/2] (1.56ns)   --->   "%ret = call i32 @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>, i16 %A_re, i16 %A_im, i16 %L_re, i16 %L_im" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:669->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:710->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 14 'call' 'ret' <Predicate = true> <Delay = 1.56> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols, i16 %L_re, i16 %L_im, i32 %matrixLStrm"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../kernel/kernel_cholesky_0.cpp:24]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixAStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrixAStrm"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrixLStrm"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols, i16 %L_re, i16 %L_im, i32 %matrixLStrm"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i32 %ret" [../kernel/kernel_cholesky_0.cpp:27]   --->   Operation 23 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matrixAStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrixLStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_re               (alloca       ) [ 0011100]
A_im               (alloca       ) [ 0011100]
L_re               (alloca       ) [ 0011111]
L_im               (alloca       ) [ 0011111]
call_ln0           (call         ) [ 0000000]
ret                (call         ) [ 0000011]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
spectopmodule_ln24 (spectopmodule) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
call_ln0           (call         ) [ 0000000]
ret_ln27           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matrixAStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixAStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matrixLStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixLStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="A_re_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_re/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="A_im_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_im/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="L_re_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_re/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="L_im_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_im/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="0" index="2" bw="16" slack="0"/>
<pin id="48" dir="0" index="3" bw="32" slack="0"/>
<pin id="49" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="59" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="60" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="66" dir="0" index="3" bw="32" slack="0"/>
<pin id="67" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="70" class="1005" name="ret_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="28" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="52"><net_src comp="32" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="73"><net_src comp="54" pin="5"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matrixLStrm | {5 6 }
 - Input state : 
	Port: kernel_cholesky_0 : matrixAStrm | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44   |    0    |    0    |    13   |    74   |
|   call   | grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 |    14   | 20.7633 |   3487  |   4801  |
|          |   grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62  |    0    |  3.176  |    21   |    92   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    14   | 23.9393 |   3521  |   4967  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|A_im|    0   |   16   |    3   |    0   |
|A_re|    0   |   16   |    3   |    0   |
|L_im|    0   |   32   |    3   |    0   |
|L_re|    0   |   32   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   96   |   12   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|ret_reg_70|   32   |
+----------+--------+
|   Total  |   32   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   23   |  3521  |  4967  |    -   |
|   Memory  |    0   |    -   |    -   |   96   |   12   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   23   |  3649  |  4979  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
