Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  1 06:35:24 2023
| Host         : DESKTOP-21LHLN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blink_led_bd_wrapper_timing_summary_routed.rpt -pb blink_led_bd_wrapper_timing_summary_routed.pb -rpx blink_led_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blink_led_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.159        0.000                      0                  132        0.264        0.000                      0                  132        9.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.159        0.000                      0                  132        0.264        0.000                      0                  132        9.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.159ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 3.335ns (59.828%)  route 2.239ns (40.172%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 23.038 - 20.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.058     3.352    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y101       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.456     3.808 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.632    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]
    SLICE_X111Y103       LUT3 (Prop_lut3_I0_O)        0.124     4.756 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.756    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.306 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.306    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.420    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.648 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.415     7.063    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1_n_1
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.313     7.376 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.376    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.908 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.022    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.136    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.250    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.364    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.478    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.592 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.592    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.926 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.926    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0_n_6
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.859    23.038    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[29]/C
                         clock pessimism              0.287    23.325    
                         clock uncertainty           -0.302    23.023    
    SLICE_X110Y108       FDCE (Setup_fdce_C_D)        0.062    23.085    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[29]
  -------------------------------------------------------------------
                         required time                         23.085    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 14.159    

Slack (MET) :             14.173ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 3.335ns (59.935%)  route 2.229ns (40.065%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.056     3.350    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDCE (Prop_fdce_C_Q)         0.456     3.806 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.630    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]
    SLICE_X111Y143       LUT3 (Prop_lut3_I0_O)        0.124     4.754 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.754    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1_n_0
    SLICE_X111Y143       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.304 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_n_0
    SLICE_X111Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0_n_0
    SLICE_X111Y145       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.646 f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.405     7.051    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1_n_1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.313     7.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     7.364    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1_n_0
    SLICE_X110Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.896 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.896    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1_n_0
    SLICE_X110Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1_n_0
    SLICE_X110Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.124    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1_n_0
    SLICE_X110Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.238    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1_n_0
    SLICE_X110Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1_n_0
    SLICE_X110Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.466    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1_n_0
    SLICE_X110Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1_n_0
    SLICE_X110Y148       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.914    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1_n_6
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861    23.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[29]/C
                         clock pessimism              0.287    23.327    
                         clock uncertainty           -0.302    23.025    
    SLICE_X110Y148       FDCE (Setup_fdce_C_D)        0.062    23.087    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[29]
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                 14.173    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 3.314ns (59.676%)  route 2.239ns (40.324%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 23.038 - 20.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.058     3.352    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y101       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.456     3.808 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.632    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]
    SLICE_X111Y103       LUT3 (Prop_lut3_I0_O)        0.124     4.756 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.756    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.306 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.306    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.420    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.648 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.415     7.063    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1_n_1
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.313     7.376 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.376    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.908 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.022    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.136    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.250    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.364    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.478    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.592 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.592    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.905 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.905    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0_n_4
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.859    23.038    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[31]/C
                         clock pessimism              0.287    23.325    
                         clock uncertainty           -0.302    23.023    
    SLICE_X110Y108       FDCE (Setup_fdce_C_D)        0.062    23.085    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[31]
  -------------------------------------------------------------------
                         required time                         23.085    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.194ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 3.314ns (59.783%)  route 2.229ns (40.217%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.056     3.350    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDCE (Prop_fdce_C_Q)         0.456     3.806 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.630    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]
    SLICE_X111Y143       LUT3 (Prop_lut3_I0_O)        0.124     4.754 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.754    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1_n_0
    SLICE_X111Y143       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.304 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_n_0
    SLICE_X111Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0_n_0
    SLICE_X111Y145       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.646 f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.405     7.051    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1_n_1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.313     7.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     7.364    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1_n_0
    SLICE_X110Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.896 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.896    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1_n_0
    SLICE_X110Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1_n_0
    SLICE_X110Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.124    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1_n_0
    SLICE_X110Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.238    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1_n_0
    SLICE_X110Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1_n_0
    SLICE_X110Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.466    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1_n_0
    SLICE_X110Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1_n_0
    SLICE_X110Y148       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.893 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     8.893    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1_n_4
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861    23.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[31]/C
                         clock pessimism              0.287    23.327    
                         clock uncertainty           -0.302    23.025    
    SLICE_X110Y148       FDCE (Setup_fdce_C_D)        0.062    23.087    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[31]
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 14.194    

Slack (MET) :             14.254ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 3.240ns (59.132%)  route 2.239ns (40.868%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 23.038 - 20.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.058     3.352    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y101       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.456     3.808 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.632    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]
    SLICE_X111Y103       LUT3 (Prop_lut3_I0_O)        0.124     4.756 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.756    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.306 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.306    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.420    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.648 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.415     7.063    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1_n_1
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.313     7.376 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.376    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.908 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.022    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.136    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.250    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.364    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.478    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.592 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.592    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.831 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.831    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0_n_5
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.859    23.038    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[30]/C
                         clock pessimism              0.287    23.325    
                         clock uncertainty           -0.302    23.023    
    SLICE_X110Y108       FDCE (Setup_fdce_C_D)        0.062    23.085    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[30]
  -------------------------------------------------------------------
                         required time                         23.085    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 14.254    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 3.240ns (59.239%)  route 2.229ns (40.761%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.056     3.350    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDCE (Prop_fdce_C_Q)         0.456     3.806 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.630    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]
    SLICE_X111Y143       LUT3 (Prop_lut3_I0_O)        0.124     4.754 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.754    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1_n_0
    SLICE_X111Y143       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.304 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_n_0
    SLICE_X111Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0_n_0
    SLICE_X111Y145       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.646 f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.405     7.051    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1_n_1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.313     7.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     7.364    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1_n_0
    SLICE_X110Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.896 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.896    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1_n_0
    SLICE_X110Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1_n_0
    SLICE_X110Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.124    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1_n_0
    SLICE_X110Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.238    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1_n_0
    SLICE_X110Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1_n_0
    SLICE_X110Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.466    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1_n_0
    SLICE_X110Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1_n_0
    SLICE_X110Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.819 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     8.819    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1_n_5
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861    23.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[30]/C
                         clock pessimism              0.287    23.327    
                         clock uncertainty           -0.302    23.025    
    SLICE_X110Y148       FDCE (Setup_fdce_C_D)        0.062    23.087    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[30]
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 3.224ns (59.012%)  route 2.239ns (40.988%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 23.038 - 20.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.058     3.352    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y101       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.456     3.808 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.632    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]
    SLICE_X111Y103       LUT3 (Prop_lut3_I0_O)        0.124     4.756 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.756    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.306 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.306    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.420    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.648 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.415     7.063    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1_n_1
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.313     7.376 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.376    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.908 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.022    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.136    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.250    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.364    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.478    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.592 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.592    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.815 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.815    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]_i_1__0_n_7
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.859    23.038    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y108       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]/C
                         clock pessimism              0.287    23.325    
                         clock uncertainty           -0.302    23.023    
    SLICE_X110Y108       FDCE (Setup_fdce_C_D)        0.062    23.085    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[28]
  -------------------------------------------------------------------
                         required time                         23.085    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.273ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 3.221ns (58.990%)  route 2.239ns (41.010%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 23.038 - 20.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.058     3.352    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y101       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.456     3.808 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.632    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[3]
    SLICE_X111Y103       LUT3 (Prop_lut3_I0_O)        0.124     4.756 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.756    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_i_3__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.306 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.306    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.420    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__0_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.648 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.415     7.063    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count1_carry__1_n_1
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.313     7.376 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.376    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count[0]_i_6__0_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.908 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[0]_i_1__0_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.022    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[4]_i_1__0_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.136    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[8]_i_1__0_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.250    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[12]_i_1__0_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.364    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[16]_i_1__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.478    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[20]_i_1__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.812 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.812    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[24]_i_1__0_n_6
    SLICE_X110Y107       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.859    23.038    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X110Y107       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[25]/C
                         clock pessimism              0.287    23.325    
                         clock uncertainty           -0.302    23.023    
    SLICE_X110Y107       FDCE (Setup_fdce_C_D)        0.062    23.085    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/r_count_reg[25]
  -------------------------------------------------------------------
                         required time                         23.085    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 14.273    

Slack (MET) :             14.284ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 3.224ns (59.120%)  route 2.229ns (40.880%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.056     3.350    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDCE (Prop_fdce_C_Q)         0.456     3.806 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.630    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]
    SLICE_X111Y143       LUT3 (Prop_lut3_I0_O)        0.124     4.754 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.754    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1_n_0
    SLICE_X111Y143       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.304 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_n_0
    SLICE_X111Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0_n_0
    SLICE_X111Y145       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.646 f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.405     7.051    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1_n_1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.313     7.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     7.364    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1_n_0
    SLICE_X110Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.896 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.896    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1_n_0
    SLICE_X110Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1_n_0
    SLICE_X110Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.124    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1_n_0
    SLICE_X110Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.238    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1_n_0
    SLICE_X110Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1_n_0
    SLICE_X110Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.466    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1_n_0
    SLICE_X110Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1_n_0
    SLICE_X110Y148       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.803 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     8.803    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]_i_1__1_n_7
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861    23.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]/C
                         clock pessimism              0.287    23.327    
                         clock uncertainty           -0.302    23.025    
    SLICE_X110Y148       FDCE (Setup_fdce_C_D)        0.062    23.087    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 14.284    

Slack (MET) :             14.287ns  (required time - arrival time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 3.221ns (59.097%)  route 2.229ns (40.903%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.056     3.350    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDCE (Prop_fdce_C_Q)         0.456     3.806 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]/Q
                         net (fo=2, routed)           0.824     4.630    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[3]
    SLICE_X111Y143       LUT3 (Prop_lut3_I0_O)        0.124     4.754 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.754    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_i_3__1_n_0
    SLICE_X111Y143       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.304 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry_n_0
    SLICE_X111Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__0_n_0
    SLICE_X111Y145       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.646 f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1/CO[2]
                         net (fo=34, routed)          1.405     7.051    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count1_carry__1_n_1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.313     7.364 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     7.364    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count[0]_i_6__1_n_0
    SLICE_X110Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.896 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.896    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[0]_i_1__1_n_0
    SLICE_X110Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[4]_i_1__1_n_0
    SLICE_X110Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.124    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[8]_i_1__1_n_0
    SLICE_X110Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.238    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[12]_i_1__1_n_0
    SLICE_X110Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[16]_i_1__1_n_0
    SLICE_X110Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.466    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]_i_1__1_n_0
    SLICE_X110Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.800 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.800    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]_i_1__1_n_6
    SLICE_X110Y147       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861    23.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y147       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[25]/C
                         clock pessimism              0.287    23.327    
                         clock uncertainty           -0.302    23.025    
    SLICE_X110Y147       FDCE (Setup_fdce_C_D)        0.062    23.087    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[25]
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                 14.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.719     1.055    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X112Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDCE (Prop_fdce_C_Q)         0.164     1.219 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/Q
                         net (fo=2, routed)           0.175     1.394    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/led[0]
    SLICE_X112Y148       LUT3 (Prop_lut3_I2_O)        0.045     1.439 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_i_1__1/O
                         net (fo=1, routed)           0.000     1.439    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_i_1__1_n_0
    SLICE_X112Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.995     1.361    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X112Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C
                         clock pessimism             -0.306     1.055    
    SLICE_X112Y148       FDCE (Hold_fdce_C_D)         0.120     1.175    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.718     1.054    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X112Y143       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.164     1.218 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/Q
                         net (fo=2, routed)           0.175     1.393    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/led[0]
    SLICE_X112Y143       LUT3 (Prop_lut3_I2_O)        0.045     1.438 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_i_1__2/O
                         net (fo=1, routed)           0.000     1.438    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_i_1__2_n_0
    SLICE_X112Y143       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.994     1.360    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X112Y143       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
                         clock pessimism             -0.306     1.054    
    SLICE_X112Y143       FDCE (Hold_fdce_C_D)         0.120     1.174    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.717     1.053    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X112Y107       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.164     1.217 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/Q
                         net (fo=2, routed)           0.175     1.392    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/led[0]
    SLICE_X112Y107       LUT3 (Prop_lut3_I2_O)        0.045     1.437 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.437    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.993     1.359    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X112Y107       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/C
                         clock pessimism             -0.306     1.053    
    SLICE_X112Y107       FDCE (Hold_fdce_C_D)         0.120     1.173    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.718     1.054    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X112Y103       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.218 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/Q
                         net (fo=2, routed)           0.175     1.393    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/led[0]
    SLICE_X112Y103       LUT3 (Prop_lut3_I2_O)        0.045     1.438 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_1__0/O
                         net (fo=1, routed)           0.000     1.438    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_1__0_n_0
    SLICE_X112Y103       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.994     1.360    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X112Y103       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/C
                         clock pessimism             -0.306     1.054    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.120     1.174    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.716     1.052    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y139       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.141     1.193 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.362    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]
    SLICE_X113Y139       LUT2 (Prop_lut2_I0_O)        0.045     1.407 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[8]_i_2__2/O
                         net (fo=1, routed)           0.000     1.407    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[8]_i_2__2_n_0
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.470 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.470    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[8]_i_1__2_n_4
    SLICE_X113Y139       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y139       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
                         clock pessimism             -0.306     1.052    
    SLICE_X113Y139       FDCE (Hold_fdce_C_D)         0.105     1.157    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.717     1.053    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y140       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.141     1.194 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.363    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]
    SLICE_X113Y140       LUT2 (Prop_lut2_I0_O)        0.045     1.408 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[12]_i_2__2/O
                         net (fo=1, routed)           0.000     1.408    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[12]_i_2__2_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.471 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.471    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[12]_i_1__2_n_4
    SLICE_X113Y140       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.993     1.359    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y140       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]/C
                         clock pessimism             -0.306     1.053    
    SLICE_X113Y140       FDCE (Hold_fdce_C_D)         0.105     1.158    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.717     1.053    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y109       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDCE (Prop_fdce_C_Q)         0.141     1.194 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.363    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]
    SLICE_X113Y109       LUT2 (Prop_lut2_I0_O)        0.045     1.408 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.408    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count[8]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.471 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.471    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[8]_i_1_n_4
    SLICE_X113Y109       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.993     1.359    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y109       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]/C
                         clock pessimism             -0.306     1.053    
    SLICE_X113Y109       FDCE (Hold_fdce_C_D)         0.105     1.158    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.716     1.052    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y110       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDCE (Prop_fdce_C_Q)         0.141     1.193 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.362    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]
    SLICE_X113Y110       LUT2 (Prop_lut2_I0_O)        0.045     1.407 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.407    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count[12]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.470 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.470    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[12]_i_1_n_4
    SLICE_X113Y110       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y110       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]/C
                         clock pessimism             -0.306     1.052    
    SLICE_X113Y110       FDCE (Hold_fdce_C_D)         0.105     1.157    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.717     1.053    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDCE (Prop_fdce_C_Q)         0.141     1.194 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]/Q
                         net (fo=2, routed)           0.170     1.364    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]
    SLICE_X113Y141       LUT2 (Prop_lut2_I0_O)        0.045     1.409 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[16]_i_2__2/O
                         net (fo=1, routed)           0.000     1.409    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[16]_i_2__2_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.472 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.472    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[16]_i_1__2_n_4
    SLICE_X113Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.993     1.359    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y141       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]/C
                         clock pessimism             -0.306     1.053    
    SLICE_X113Y141       FDCE (Hold_fdce_C_D)         0.105     1.158    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.716     1.052    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y138       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDCE (Prop_fdce_C_Q)         0.141     1.193 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.363    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]
    SLICE_X113Y138       LUT2 (Prop_lut2_I0_O)        0.045     1.408 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.408    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count[4]_i_2__2_n_0
    SLICE_X113Y138       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.471 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.471    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[4]_i_1__2_n_4
    SLICE_X113Y138       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X113Y138       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]/C
                         clock pessimism             -0.306     1.052    
    SLICE_X113Y138       FDCE (Hold_fdce_C_D)         0.105     1.157    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y143  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y137  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y141  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y143  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y143  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y137  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y137  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y143  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y143  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y137  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y137  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y139  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y140  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/r_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 4.099ns (69.205%)  route 1.824ns (30.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.056     3.350    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X112Y107       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.518     3.868 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/Q
                         net (fo=2, routed)           1.824     5.692    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.273 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.273    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 4.101ns (70.982%)  route 1.676ns (29.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.057     3.351    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X112Y103       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.869 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/Q
                         net (fo=2, routed)           1.676     5.545    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.128 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.128    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 4.018ns (70.466%)  route 1.684ns (29.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.058     3.352    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X112Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDCE (Prop_fdce_C_Q)         0.518     3.870 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/Q
                         net (fo=2, routed)           1.684     5.554    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500     9.054 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.054    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.684ns  (logic 4.008ns (70.509%)  route 1.676ns (29.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         2.057     3.351    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X112Y143       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.518     3.869 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/Q
                         net (fo=2, routed)           1.676     5.545    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490     9.035 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.035    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.355ns (79.785%)  route 0.343ns (20.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.718     1.054    blink_led_bd_i/blink_led_0/inst/u_toggle_100M/clk
    SLICE_X112Y143       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.164     1.218 r  blink_led_bd_i/blink_led_0/inst/u_toggle_100M/o_toggle_reg/Q
                         net (fo=2, routed)           0.343     1.561    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.191     2.753 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.753    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.365ns (80.105%)  route 0.339ns (19.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.719     1.055    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X112Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDCE (Prop_fdce_C_Q)         0.164     1.219 r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/Q
                         net (fo=2, routed)           0.339     1.558    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     2.760 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.760    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.447ns (80.822%)  route 0.343ns (19.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.718     1.054    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/clk
    SLICE_X112Y103       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.218 r  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_reg/Q
                         net (fo=2, routed)           0.343     1.561    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.845 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.845    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.445ns (78.709%)  route 0.391ns (21.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.717     1.053    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X112Y107       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.164     1.217 r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/o_toggle_reg/Q
                         net (fo=2, routed)           0.391     1.608    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.889 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.889    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.876ns  (logic 0.124ns (1.574%)  route 7.752ns (98.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.242     7.876    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X112Y148       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X112Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.830ns  (logic 0.124ns (1.584%)  route 7.706ns (98.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.197     7.830    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y148       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[28]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.830ns  (logic 0.124ns (1.584%)  route 7.706ns (98.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.197     7.830    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y148       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[29]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.830ns  (logic 0.124ns (1.584%)  route 7.706ns (98.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.197     7.830    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y148       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[30]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.830ns  (logic 0.124ns (1.584%)  route 7.706ns (98.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.197     7.830    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y148       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y148       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[31]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 0.124ns (1.615%)  route 7.555ns (98.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.046     7.679    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y147       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y147       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[24]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 0.124ns (1.615%)  route 7.555ns (98.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.046     7.679    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y147       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y147       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[25]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 0.124ns (1.615%)  route 7.555ns (98.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.046     7.679    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y147       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y147       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[26]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 0.124ns (1.615%)  route 7.555ns (98.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         5.046     7.679    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y147       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.861     3.040    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y147       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[27]/C

Slack:                    inf
  Source:                 blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 0.124ns (1.647%)  route 7.404ns (98.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.509     2.509    blink_led_bd_i/blink_led_0/inst/u_toggle_50M/reset_n
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.124     2.633 f  blink_led_bd_i/blink_led_0/inst/u_toggle_50M/o_toggle_i_2/O
                         net (fo=132, routed)         4.894     7.528    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/o_toggle_reg_0
    SLICE_X110Y146       FDCE                                         f  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         1.860     3.039    blink_led_bd_i/blink_led_0/inst/u_toggle_75M/clk
    SLICE_X110Y146       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_75M/r_count_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.163%)  route 0.351ns (59.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.351     0.586    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.990     1.356    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[20]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.163%)  route 0.351ns (59.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.351     0.586    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.990     1.356    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[21]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.163%)  route 0.351ns (59.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.351     0.586    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.990     1.356    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.163%)  route 0.351ns (59.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.351     0.586    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.990     1.356    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y112       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[23]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.236ns (38.251%)  route 0.380ns (61.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.380     0.616    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[16]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.236ns (38.251%)  route 0.380ns (61.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.380     0.616    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[17]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.236ns (38.251%)  route 0.380ns (61.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.380     0.616    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[18]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.236ns (38.251%)  route 0.380ns (61.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.380     0.616    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y111       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[19]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.236ns (34.612%)  route 0.445ns (65.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.445     0.680    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y110       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y110       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[12]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.236ns (34.612%)  route 0.445ns (65.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          0.445     0.680    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/sw[0]
    SLICE_X113Y110       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blink_led_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blink_led_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blink_led_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=132, routed)         0.992     1.358    blink_led_bd_i/blink_led_0/inst/u_toggle_25M/clk
    SLICE_X113Y110       FDCE                                         r  blink_led_bd_i/blink_led_0/inst/u_toggle_25M/r_count_reg[13]/C





