// Seed: 1341897657
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd58,
    parameter id_5 = 32'd98
) (
    output tri1 id_0,
    input  tri1 id_1,
    input  tri  _id_2,
    input  tri0 id_3
);
  logic _id_5[id_2 : -1];
  module_0 modCall_1 ();
  assign id_0 = 1'h0 != -1;
  wire [id_5 : id_5] id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  logic id_16[-1 : -1] = 1;
endmodule
