

================================================================
== Vivado HLS Report for 'parta1_2'
================================================================
* Date:           Thu Oct  4 00:44:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row_for_c_col_for_common  |    ?|    ?|         6|          2|          1|     ?|    yes   |
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      6|       0|    779|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|     441|    256|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    170|
|Register         |        0|      -|     959|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     24|    1400|   1237|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |parta1_2_mul_64nsbkb_U1  |parta1_2_mul_64nsbkb  |        0|     16|  441|  256|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16|  441|  256|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |parta1_2_mac_muladEe_U3  |parta1_2_mac_muladEe  | i0 * i1 + i2 |
    |parta1_2_mul_mul_cud_U2  |parta1_2_mul_mul_cud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_177_p2                 |     *    |      3|  0|   20|          32|          32|
    |tmp_7_fu_358_p2                 |     *    |      3|  0|   20|          32|          32|
    |C_d0                            |     +    |      0|  0|   39|          32|          32|
    |i_1_fu_221_p2                   |     +    |      0|  0|   38|           1|          31|
    |indvar_flatten_next1_fu_215_p2  |     +    |      0|  0|  103|          96|           1|
    |indvar_flatten_op_fu_317_p2     |     +    |      0|  0|   71|           1|          64|
    |j_1_fu_267_p2                   |     +    |      0|  0|   38|           1|          31|
    |k_1_fu_331_p2                   |     +    |      0|  0|   38|           1|          31|
    |tmp_1_fu_336_p2                 |     +    |      0|  0|   21|          15|          15|
    |tmp_2_fu_345_p2                 |     +    |      0|  0|   21|          15|          15|
    |exitcond_flatten1_fu_210_p2     |   icmp   |      0|  0|   50|          96|          96|
    |exitcond_flatten7_fu_227_p2     |   icmp   |      0|  0|   29|          64|          64|
    |tmp_5_fu_205_p2                 |   icmp   |      0|  0|   18|          32|          32|
    |tmp_5_mid_fu_196_p2             |   icmp   |      0|  0|   18|          32|           1|
    |indvar_flatten_next_fu_323_p3   |  select  |      0|  0|   64|           1|           1|
    |j_mid2_fu_305_p3                |  select  |      0|  0|   31|           1|          31|
    |j_mid_fu_232_p3                 |  select  |      0|  0|   31|           1|           1|
    |k_mid2_fu_273_p3                |  select  |      0|  0|   31|           1|          31|
    |k_mid_fu_240_p3                 |  select  |      0|  0|   31|           1|           1|
    |tmp_10_fu_285_p3                |  select  |      0|  0|   15|           1|           1|
    |tmp_12_fu_297_p3                |  select  |      0|  0|   15|           1|          15|
    |tmp_1_mid2_v_fu_248_p3          |  select  |      0|  0|   31|           1|          31|
    |tmp_5_mid1_fu_260_p3            |  select  |      0|  0|    2|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|    2|           2|           1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      6|  0|  779|         462|         593|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |C_address0                                |  15|          3|   14|         42|
    |ap_NS_fsm                                 |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_129_p4                |   9|          2|   31|         62|
    |ap_phi_mux_indvar_flatten1_phi_fu_118_p4  |   9|          2|   96|        192|
    |ap_phi_mux_indvar_flatten_phi_fu_140_p4   |   9|          2|   64|        128|
    |ap_phi_mux_j_phi_fu_151_p4                |   9|          2|   31|         62|
    |ap_phi_mux_k_phi_fu_162_p4                |   9|          2|   31|         62|
    |i_reg_125                                 |   9|          2|   31|         62|
    |indvar_flatten1_reg_114                   |   9|          2|   96|        192|
    |indvar_flatten_reg_136                    |   9|          2|   64|        128|
    |j_reg_147                                 |   9|          2|   31|         62|
    |k_reg_158                                 |   9|          2|   31|         62|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 170|         37|  523|       1068|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_load_reg_484                |  32|   0|   32|          0|
    |B_load_reg_489                |  32|   0|   32|          0|
    |C_addr_reg_469                |  14|   0|   14|          0|
    |C_addr_reg_469_pp0_iter2_reg  |  14|   0|   14|          0|
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |bound6_reg_402                |  96|   0|   96|          0|
    |bound_reg_386                 |  64|   0|   64|          0|
    |exitcond_flatten1_reg_412     |   1|   0|    1|          0|
    |i_reg_125                     |  31|   0|   31|          0|
    |indvar_flatten1_reg_114       |  96|   0|   96|          0|
    |indvar_flatten_next1_reg_416  |  96|   0|   96|          0|
    |indvar_flatten_next_reg_453   |  64|   0|   64|          0|
    |indvar_flatten_reg_136        |  64|   0|   64|          0|
    |j_mid2_reg_442                |  31|   0|   31|          0|
    |j_reg_147                     |  31|   0|   31|          0|
    |k_1_reg_464                   |  31|   0|   31|          0|
    |k_mid2_reg_431                |  31|   0|   31|          0|
    |k_reg_158                     |  31|   0|   31|          0|
    |tmp_12_reg_436                |  15|   0|   15|          0|
    |tmp_13_reg_447                |  15|   0|   15|          0|
    |tmp_1_mid2_v_reg_421          |  31|   0|   31|          0|
    |tmp_3_reg_426                 |  15|   0|   15|          0|
    |tmp_5_mid_reg_407             |   1|   0|    1|          0|
    |tmp_7_reg_494                 |  32|   0|   32|          0|
    |tmp_reg_458                   |  15|   0|   15|          0|
    |exitcond_flatten1_reg_412     |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 959|  32|  896|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   parta1_2   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   parta1_2   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   parta1_2   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   parta1_2   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   parta1_2   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   parta1_2   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

