<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
				<table width="600" cellpadding="10">
			<tr>
				<td>There are three variations of the case statement in Verilog. They have the form:
					<p></p>
					<pre>
        case  (selector) case_item {case_item} endcase
or      casex (selector) case_item {case_item} endcase
or      casez (selector) case_item {case_item} endcase
</pre>
					where<br>
					<pre>
        case_item is 
                item {, item} : statement_or_null
           or   default : statement_or_null

        selector and item are expressions 
</pre>
				</td>
			</tr>
		</table>
	</body>

</html>