{"Source Block": ["oh/elink/dv/elink_e16_model.v@4105:4116@HdlStmAssign", "   //# therefore here we are good with \"or\" only\n   //###########################################\n\n   assign txo_frame_in = txo_wr_frame | txo_rd_frame;\n\n   assign data_even_in[LW-1:0] = txo_wr_data_even[LW-1:0] |\n\t\t\t\t txo_rd_data_even[LW-1:0];\n\n   assign data_odd_in[LW-1:0] = txo_wr_data_odd[LW-1:0] |\n\t\t\t\ttxo_rd_data_odd[LW-1:0];\n\n   // ################################\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@4103:4113", "   //# The \"and\" part of the \"and-or\" mux is\n   //# implemented in the link channels blocks  \n   //# therefore here we are good with \"or\" only\n   //###########################################\n\n   assign txo_frame_in = txo_wr_frame | txo_rd_frame;\n\n   assign data_even_in[LW-1:0] = txo_wr_data_even[LW-1:0] |\n\t\t\t\t txo_rd_data_even[LW-1:0];\n\n   assign data_odd_in[LW-1:0] = txo_wr_data_odd[LW-1:0] |\n"], ["oh/elink/dv/elink_e16_model.v@4108:4119", "   assign txo_frame_in = txo_wr_frame | txo_rd_frame;\n\n   assign data_even_in[LW-1:0] = txo_wr_data_even[LW-1:0] |\n\t\t\t\t txo_rd_data_even[LW-1:0];\n\n   assign data_odd_in[LW-1:0] = txo_wr_data_odd[LW-1:0] |\n\t\t\t\ttxo_rd_data_odd[LW-1:0];\n\n   // ################################\n   // # Transaction output\n   // ################################\n   \n"]], "Diff Content": {"Delete": [[4110, "   assign data_even_in[LW-1:0] = txo_wr_data_even[LW-1:0] |\n"], [4111, "\t\t\t\t txo_rd_data_even[LW-1:0];\n"]], "Add": [[4111, "endmodule // link_txo_buffer\n"]]}}