############################################################
###                                                         
###   Generated     X-Place v2.48.61                             
###   Date/Time     12.11.2025 / 19:21:33                                 
###                                                         
############################################################
###                                                         
###   File type     Inout file                                      
###   Circuit       adc045_wrap                                      
###                                                         
############################################################

set xc(inout) {
	{ CS IO[190] }
	{ DIN IO[189] }
	{ SCLK IO[188] }
	{ nRST IO[187] }
	{ START IO[186] }
	{ DATA_OUT[23] IO[185] }
	{ DATA_OUT[22] IO[184] }
	{ DATA_OUT[21] IO[183] }
	{ DATA_OUT[20] IO[182] }
	{ DATA_OUT[19] IO[181] }
	{ DATA_OUT[18] IO[180] }
	{ DATA_OUT[17] IO[179] }
	{ DATA_OUT[16] IO[178] }
	{ DATA_OUT[15] IO[177] }
	{ DATA_OUT[14] IO[176] }
	{ DATA_OUT[13] IO_GCLK[175] }
	{ DATA_OUT[12] IO_GCLK[174] }
	{ DATA_OUT[11] IO_GCLK[173] }
	{ DATA_OUT[10] IO_GCLK[172] }
	{ DATA_OUT[9] IO[171] }
	{ DATA_OUT[8] IO[170] }
	{ DATA_OUT[7] IO[169] }
	{ DATA_OUT[6] IO[168] }
	{ DATA_OUT[5] IO[167] }
	{ DATA_OUT[4] IO_GCLK[166] }
	{ DATA_OUT[3] IO_GCLK[165] }
	{ DATA_OUT[2] IO_GCLK[164] }
	{ DATA_OUT[1] IO_GCLK[163] }
	{ DATA_OUT[0] IO_GCLK[162] }
	{ RD_EN IO_GCLK[161] }
	{ clk IO_GCLK[160] }
	{ rst_l IO_GCLK[159] }
	{ DRDY IO_GCLK[158] }
	{ DOUT IO_GCLK[157] }
	{ sync IO_GCLK[156] }
}
set xc(inout_type) {
	{ CS xci2_ob x }
	{ DIN xci2_ob x }
	{ SCLK xci2_ob x }
	{ nRST xci2_ob x }
	{ START xci2_ob x }
	{ DATA_OUT[23] xci2_ob x }
	{ DATA_OUT[22] xci2_ob x }
	{ DATA_OUT[21] xci2_ob x }
	{ DATA_OUT[20] xci2_ob x }
	{ DATA_OUT[19] xci2_ob x }
	{ DATA_OUT[18] xci2_ob x }
	{ DATA_OUT[17] xci2_ob x }
	{ DATA_OUT[16] xci2_ob x }
	{ DATA_OUT[15] xci2_ob x }
	{ DATA_OUT[14] xci2_ob x }
	{ DATA_OUT[13] xci2_ob x }
	{ DATA_OUT[12] xci2_ob x }
	{ DATA_OUT[11] xci2_ob x }
	{ DATA_OUT[10] xci2_ob x }
	{ DATA_OUT[9] xci2_ob x }
	{ DATA_OUT[8] xci2_ob x }
	{ DATA_OUT[7] xci2_ob x }
	{ DATA_OUT[6] xci2_ob x }
	{ DATA_OUT[5] xci2_ob x }
	{ DATA_OUT[4] xci2_ob x }
	{ DATA_OUT[3] xci2_ob x }
	{ DATA_OUT[2] xci2_ob x }
	{ DATA_OUT[1] xci2_ob x }
	{ DATA_OUT[0] xci2_ob x }
	{ RD_EN xci2_ob x }
	{ clk xci2_ib a }
	{ rst_l xci2_ib a }
	{ DRDY xci2_ib a }
	{ DOUT xci2_ib a }
	{ sync xci2_ib a }
}
###END
