
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'joaquinr' on host 'polaris.seas.upenn.edu' (Linux_x86_64 version 6.4.0-150600.23.25-default) on Fri Nov 15 10:42:52 EST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.6"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/lzw_hls/lzw_fpga'
Sourcing Tcl script 'lzw_fpga.tcl'
INFO: [HLS 200-1510] Running: open_project lzw_fpga 
INFO: [HLS 200-10] Creating and opening project '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/lzw_hls/lzw_fpga/lzw_fpga'.
INFO: [HLS 200-1510] Running: set_top lzw_fpga 
INFO: [HLS 200-1510] Running: add_files /mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c -cflags  -g -I /mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls  
INFO: [HLS 200-10] Adding design file '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/lzw_hls/lzw_fpga/lzw_fpga/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1510] Running: create_clock -period 150.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 206.196 MB.
INFO: [HLS 200-10] Analyzing design file '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.39 seconds; current allocated memory: 207.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'decoding' into 'lzw_fpga' (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:122:0)
ERROR: [HLS 214-194] in function 'encoding': Undefined function snprintf (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:39:9)
ERROR: [HLS 214-194] in function 'encoding': Undefined function strcmp (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:43:17)
ERROR: [HLS 214-194] in function 'encoding': Undefined function strcpy (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:50:13)
ERROR: [HLS 214-194] in function 'encoding': Undefined function strcmp (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:54:21)
ERROR: [HLS 214-194] in function 'encoding': Undefined function strcpy (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:61:17)
ERROR: [HLS 214-194] in function 'encoding': Undefined function strcpy (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:66:13)
ERROR: [HLS 214-194] in function 'encoding': Undefined function strcmp (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:72:13)
ERROR: [HLS 214-194] in function 'lzw_fpga': Undefined function snprintf (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:103:13)
ERROR: [HLS 214-194] in function 'lzw_fpga': Undefined function strcpy (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:105:13)
ERROR: [HLS 214-194] in function 'lzw_fpga': Undefined function snprintf (/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/hls/lzw_hls.c:112:13)
ERROR: [HLS 214-135] Syn check fail!
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.72 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.64 seconds; current allocated memory: 208.349 MB.
Pre-synthesis failed.
    while executing
"source lzw_fpga.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total CPU user time: 3.55 seconds. Total CPU system time: 0.69 seconds. Total elapsed time: 5.04 seconds; peak allocated memory: 208.010 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Nov 15 10:42:57 2024...
