*.log
*.conf
*.rc
*.fsdb
*.key
/simulation/sim/*
!/simulation/Makefile
/golden/build
simulation/src/gen_verilog/src/__pycache__

