/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[88] ? in_data[83] : in_data[94];
  assign celloutsig_1_19z = celloutsig_1_0z ? in_data[160] : celloutsig_1_6z;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_1z = celloutsig_0_0z ? celloutsig_0_0z : in_data[28];
  assign celloutsig_0_14z = celloutsig_0_13z[1] ? _00_ : celloutsig_0_7z;
  assign celloutsig_1_7z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_5z;
  assign celloutsig_0_2z = in_data[5] ? celloutsig_0_0z : in_data[95];
  assign celloutsig_1_11z = celloutsig_1_9z[2] ? celloutsig_1_5z : celloutsig_1_9z[2];
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_3z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_1z[10]);
  assign celloutsig_1_14z = ~((celloutsig_1_11z | _01_) & celloutsig_1_13z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_14z | 1'h0) & celloutsig_1_7z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_1z) & celloutsig_0_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z[5] | in_data[191]) & celloutsig_1_3z[12]);
  reg [9:0] _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 10'h000;
    else _18_ <= { in_data[92:84], celloutsig_0_1z };
  assign { _02_[9:5], _00_, _02_[3:0] } = _18_;
  reg [6:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 7'h00;
    else _19_ <= celloutsig_1_3z[15:9];
  assign { _03_[6:1], _01_ } = _19_;
  assign celloutsig_0_6z = { in_data[23:20], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } < { in_data[64:58], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[160:154] < in_data[157:151];
  assign celloutsig_1_5z = _03_[4:2] < _03_[5:3];
  assign celloutsig_0_13z = in_data[63:61] % { 1'h1, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_1z[13:4], celloutsig_1_10z[2], 3'h0, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_1z[13:4], celloutsig_1_10z[2], 3'h0 };
  assign celloutsig_1_8z = { in_data[101:96], celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[14:9], celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[147:140] % { 1'h1, celloutsig_1_8z[6:0] };
  assign celloutsig_1_13z = in_data[126:117] ^ in_data[124:115];
  assign { celloutsig_1_1z[4], celloutsig_1_10z[2], celloutsig_1_1z[13:5] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[153:145] } ^ { in_data[166:165], in_data[175:167] };
  assign _02_[4] = _00_;
  assign _03_[0] = _01_;
  assign celloutsig_1_10z[1:0] = 2'h0;
  assign celloutsig_1_1z[3:0] = { celloutsig_1_10z[2], 3'h0 };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
