Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'ICAP_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50-ff676-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o ICAP_test_map.ncd ICAP_test.ngd ICAP_test.pcf 
Target Device  : xc5vlx50
Target Package : ff676
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Oct 12 11:08:32 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                    21 out of  28,800    1%
    Number used as Flip Flops:                  21
  Number of Slice LUTs:                         27 out of  28,800    1%
    Number used as logic:                       26 out of  28,800    1%
      Number using O6 output only:              12
      Number using O5 output only:              13
      Number using O5 and O6:                    1
    Number used as exclusive route-thru:         1
  Number of route-thrus:                        14
    Number using O6 output only:                14

Slice Logic Distribution:
  Number of occupied Slices:                    13 out of   7,200    1%
  Number of LUT Flip Flop pairs used:           29
    Number with an unused Flip Flop:             8 out of      29   27%
    Number with an unused LUT:                   2 out of      29    6%
    Number of fully used LUT-FF pairs:          19 out of      29   65%
    Number of unique control sets:               2
    Number of slice register sites lost
      to control set restrictions:               3 out of  28,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     440    1%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       2 out of      48    4%
    Number using BlockRAM only:                  2
    Total primitives used:
      Number of 36k BlockRAM used:               2
    Total Memory used (KB):                     72 out of   1,728    4%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of ICAPs:                               1 out of       2   50%

Average Fanout of Non-Clock Nets:                4.76

Peak Memory Usage:  483 MB
Total REAL time to MAP completion:  8 secs 
Total CPU time to MAP completion:   8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2874 - Trimming timing constraints from pin
   ROM1/Mrom_d_out_rom00001
   of frag REGCLKAU connected to power/ground net
   ROM1/Mrom_d_out_rom00001_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ROM1/Mrom_d_out_rom00001
   of frag REGCLKAL connected to power/ground net
   ROM1/Mrom_d_out_rom00001_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ROM1/Mrom_d_out_rom00002
   of frag REGCLKAU connected to power/ground net
   ROM1/Mrom_d_out_rom00002_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ROM1/Mrom_d_out_rom00002
   of frag REGCLKAL connected to power/ground net
   ROM1/Mrom_d_out_rom00002_REGCLKAL_tiesig

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CFG                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLK                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DONE                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRC_SEL                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
