vendor_name = ModelSim
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/HEX_TO_7SEG_DECODER.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/PISO_8_BITS.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/SEQUENCE_DETECTOR.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/COUNTER_1_HEXA.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ADDER_1_BIT.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ADDER_4_BITS.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Waveform.vwf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8.qip
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/COUNTER_2_HEXA.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ADDER_8_BITS.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8_DECRESCENTE.qip
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8_DECRESCENTE.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/main.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/db/altsyncram_cis3.tdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8_DECRESCENTE.hex
design_name = hard_block
design_name = main
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, main, 1
instance = comp, \q[7]~output\, q[7]~output, main, 1
instance = comp, \q[6]~output\, q[6]~output, main, 1
instance = comp, \q[5]~output\, q[5]~output, main, 1
instance = comp, \q[4]~output\, q[4]~output, main, 1
instance = comp, \q[3]~output\, q[3]~output, main, 1
instance = comp, \q[2]~output\, q[2]~output, main, 1
instance = comp, \q[1]~output\, q[1]~output, main, 1
instance = comp, \q[0]~output\, q[0]~output, main, 1
instance = comp, \CLK~input\, CLK~input, main, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, main, 1
instance = comp, \inst|count[0]~8\, inst|count[0]~8, main, 1
instance = comp, \inst|count[0]\, inst|count[0], main, 1
instance = comp, \inst|add|add1|add4|S\, inst|add|add1|add4|S, main, 1
instance = comp, \inst|count~2\, inst|count~2, main, 1
instance = comp, \inst|count[3]\, inst|count[3], main, 1
instance = comp, \inst|add|add2|add1|S\, inst|add|add2|add1|S, main, 1
instance = comp, \inst|count~3\, inst|count~3, main, 1
instance = comp, \inst|count[4]\, inst|count[4], main, 1
instance = comp, \inst|add|add2|add2|S\, inst|add|add2|add2|S, main, 1
instance = comp, \inst|count~4\, inst|count~4, main, 1
instance = comp, \inst|count[5]\, inst|count[5], main, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, main, 1
instance = comp, \inst|count~5\, inst|count~5, main, 1
instance = comp, \inst|count[6]\, inst|count[6], main, 1
instance = comp, \inst|add|add1|add3|S\, inst|add|add1|add3|S, main, 1
instance = comp, \inst|count~1\, inst|count~1, main, 1
instance = comp, \inst|count[2]\, inst|count[2], main, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, main, 1
instance = comp, \inst|count~6\, inst|count~6, main, 1
instance = comp, \inst|count~7\, inst|count~7, main, 1
instance = comp, \inst|count[7]\, inst|count[7], main, 1
instance = comp, \inst|add|add1|add2|S\, inst|add|add1|add2|S, main, 1
instance = comp, \inst|count~0\, inst|count~0, main, 1
instance = comp, \inst|count[1]\, inst|count[1], main, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a0\, inst4|altsyncram_component|auto_generated|ram_block1a0, main, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, main, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, main, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, main, 1
