Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 16:57:29 2019
| Host         : SURFACE-FFG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Clave_secret_v2_control_sets_placed.rpt
| Design       : Clave_secret_v2
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             101 |           35 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+---------------------------------------------+------------------+----------------+
|         Clock Signal         | Enable Signal |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------+---------------+---------------------------------------------+------------------+----------------+
|  counter_pulsadores/suma     |               | inst_sync_reset/one_pipeline.sync_out_reg_1 |                3 |              3 |
|  counter_switches/suma       |               | inst_sync_reset/one_pipeline.sync_out_reg_1 |                1 |              3 |
|  digctrl_reg[4]_i_2_n_0      |               | inst_maq_estados/SS[0]                      |                2 |              4 |
|  digctrl_reg[4]_i_2_n_0      |               |                                             |                2 |              5 |
|  inst_maq_estados/next_state |               |                                             |                4 |             13 |
|  clk_IBUF_BUFG               |               | inst_sync_reset/one_pipeline.sync_out_reg_1 |               13 |             28 |
|  digctrl_reg[4]_i_2_n_0      |               | inst_display/i[0]_i_1_n_0                   |                8 |             31 |
|  clk_IBUF_BUFG               |               | inst_display/Div_freq/clear                 |                8 |             32 |
|  clk_IBUF_BUFG               |               |                                             |               21 |             53 |
+------------------------------+---------------+---------------------------------------------+------------------+----------------+


