#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 28 19:07:40 2020
# Process ID: 14920
# Current directory: C:/Users/Tony/Desktop/lab7_1_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19552 C:\Users\Tony\Desktop\lab7_1_3\lab7_1_3.xpr
# Log file: C:/Users/Tony/Desktop/lab7_1_3/vivado.log
# Journal file: C:/Users/Tony/Desktop/lab7_1_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tony/Desktop/lab7_1_3/lab7_1_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tony/Desktop/lab7_1_3/lab7_1_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'delay_line3_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tony/Desktop/lab7_1_3/lab7_1_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj delay_line3_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_3/lab7_1_3.srcs/sources_1/new/delay_line3_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line3_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_3/lab7_1_3.srcs/sim_1/new/delay_line3_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line3_behavior_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tony/Desktop/lab7_1_3/lab7_1_3.sim/sim_1/behav/xsim'
"xelab -wto 3e5a3152dbb24f5a8236110021c4b4e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_line3_behavior_tb_behav xil_defaultlib.delay_line3_behavior_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3e5a3152dbb24f5a8236110021c4b4e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_line3_behavior_tb_behav xil_defaultlib.delay_line3_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_line3_behavior
Compiling module xil_defaultlib.delay_line3_behavior_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_line3_behavior_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tony/Desktop/lab7_1_3/lab7_1_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_line3_behavior_tb_behav -key {Behavioral:sim_1:Functional:delay_line3_behavior_tb} -tclbatch {delay_line3_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source delay_line3_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_line3_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 832.707 ; gain = 0.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Tony/Desktop/lab7_1_4/lab7_1_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project lab7_1_5 C:/Users/Tony/Desktop/lab7_1_5 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2019.2/data/ip'.
file mkdir C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sources_1/new/serial_in_parallel_out_load_enable_behavior.v w ]
add_files C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sources_1/new/serial_in_parallel_out_load_enable_behavior.v
import_files -fileset constrs_1 -force -norecurse C:/Users/Tony/Desktop/lab7_1_1/lab7_1_1.srcs/constrs_1/imports/lab1_4_2/Basys3_Master.xdc
update_compile_order -fileset sources_1
file mkdir C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sim_1/new/serial_in_parallel_out_load_enable_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sim_1/new/serial_in_parallel_out_load_enable_behavior_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_in_parallel_out_load_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj serial_in_parallel_out_load_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sources_1/new/serial_in_parallel_out_load_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_in_parallel_out_load_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sim_1/new/serial_in_parallel_out_load_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_in_parallel_out_load_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
"xelab -wto b391d65e278b47f8af94ae6d6f35dbef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_in_parallel_out_load_enable_behavior_tb_behav xil_defaultlib.serial_in_parallel_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b391d65e278b47f8af94ae6d6f35dbef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_in_parallel_out_load_enable_behavior_tb_behav xil_defaultlib.serial_in_parallel_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_in_parallel_out_load_enab...
Compiling module xil_defaultlib.serial_in_parallel_out_load_enab...
Compiling module xil_defaultlib.glbl
Built simulation snapshot serial_in_parallel_out_load_enable_behavior_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim/xsim.dir/serial_in_parallel_out_load_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim/xsim.dir/serial_in_parallel_out_load_enable_behavior_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar 28 19:41:38 2020. For additional details about this file, please refer to the WebTalk help file at A:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 28 19:41:38 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 900.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_in_parallel_out_load_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:serial_in_parallel_out_load_enable_behavior_tb} -tclbatch {serial_in_parallel_out_load_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source serial_in_parallel_out_load_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_in_parallel_out_load_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 905.879 ; gain = 5.387
set_property -name {xsim.simulate.runtime} -value {400ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Tony\Desktop\lab7_1_5\lab7_1_5.srcs\sim_1\new\serial_in_parallel_out_load_enable_behavior_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Tony\Desktop\lab7_1_5\lab7_1_5.srcs\sources_1\new\serial_in_parallel_out_load_enable_behavior.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_in_parallel_out_load_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj serial_in_parallel_out_load_enable_behavior_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
"xelab -wto b391d65e278b47f8af94ae6d6f35dbef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_in_parallel_out_load_enable_behavior_tb_behav xil_defaultlib.serial_in_parallel_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b391d65e278b47f8af94ae6d6f35dbef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_in_parallel_out_load_enable_behavior_tb_behav xil_defaultlib.serial_in_parallel_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_in_parallel_out_load_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:serial_in_parallel_out_load_enable_behavior_tb} -tclbatch {serial_in_parallel_out_load_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source serial_in_parallel_out_load_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_in_parallel_out_load_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_in_parallel_out_load_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj serial_in_parallel_out_load_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sources_1/new/serial_in_parallel_out_load_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_in_parallel_out_load_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/sim_1/new/serial_in_parallel_out_load_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_in_parallel_out_load_enable_behavior_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
"xelab -wto b391d65e278b47f8af94ae6d6f35dbef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_in_parallel_out_load_enable_behavior_tb_behav xil_defaultlib.serial_in_parallel_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b391d65e278b47f8af94ae6d6f35dbef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_in_parallel_out_load_enable_behavior_tb_behav xil_defaultlib.serial_in_parallel_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_in_parallel_out_load_enab...
Compiling module xil_defaultlib.serial_in_parallel_out_load_enab...
Compiling module xil_defaultlib.glbl
Built simulation snapshot serial_in_parallel_out_load_enable_behavior_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_in_parallel_out_load_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:serial_in_parallel_out_load_enable_behavior_tb} -tclbatch {serial_in_parallel_out_load_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source serial_in_parallel_out_load_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_in_parallel_out_load_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 983.160 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Sat Mar 28 19:50:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.547 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/constrs_1/imports/lab1_4_2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.srcs/constrs_1/imports/lab1_4_2/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.184 ; gain = 474.023
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.746 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1866.746 ; gain = 0.000
[Sat Mar 28 19:53:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 28 19:54:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-19:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.887 ; gain = 15.621
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4191A
set_property PROGRAM.FILE {C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.runs/impl_1/serial_in_parallel_out_load_enable_behavior.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.runs/impl_1/serial_in_parallel_out_load_enable_behavior.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Tony/Desktop/lab7_1_5/lab7_1_5.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Mar 28 19:58:42 2020. For additional details about this file, please refer to the WebTalk help file at A:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 28 19:58:42 2020...
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 28 19:58:46 2020...
