<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Digital Hardware on Jacob R. Stevens</title>
    <link>https://jakestevens.github.io/tags/digital-hardware/index.xml</link>
    <description>Recent content in Digital Hardware on Jacob R. Stevens</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <copyright>&amp;copy; 2017 Jacob R. Stevens</copyright>
    <atom:link href="/tags/digital-hardware/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Quicksilver</title>
      <link>https://jakestevens.github.io/project/quicksilver/</link>
      <pubDate>Tue, 31 Jan 2017 00:00:00 +0000</pubDate>
      
      <guid>https://jakestevens.github.io/project/quicksilver/</guid>
      <description>&lt;p&gt;Quicksilver is a 2D accelerator implemented using SystemVerilog. It is designed to plug into existing SoCs via the APB bus. A small graphics library was also developed for the accelerator to ease the programming burden. This design has been integrated into a past chip designed by Purdue&amp;rsquo;s SoC team and the functionality of the accelerator and C library have been verified on an FPGA implementation of the SoC.&lt;/p&gt;

&lt;p&gt;The above .gif was generated using only the accelerator&amp;rsquo;s primitives via a mapped simulation of Quicksilver, using 24 bit color at a 640 x 480 resolution. 32 frames were rendered at 125 frames per second.&lt;/p&gt;

&lt;p&gt;A link to the Github repository associated with this project can be found &lt;a href=&#34;https://github.com/JakeStevens/Quicksilver&#34; target=&#34;_blank&#34;&gt;here&lt;/a&gt;&lt;/p&gt;
</description>
    </item>
    
    <item>
      <title>RISCV Business</title>
      <link>https://jakestevens.github.io/project/riscv-business/</link>
      <pubDate>Tue, 31 Jan 2017 00:00:00 +0000</pubDate>
      
      <guid>https://jakestevens.github.io/project/riscv-business/</guid>
      <description>&lt;p&gt;RISCV-Business is an open source project aimed at creating a configurable, extendable RISC-V core for university researchers and those trying to learn about computer architecture through a hands on approach.&lt;/p&gt;

&lt;p&gt;A link to the Github repository associated with this project can be found &lt;a href=&#34;https://github.com/JakeStevens/RISCVBusiness&#34; target=&#34;_blank&#34;&gt;here&lt;/a&gt; and a link to the project wiki can be found &lt;a href=&#34;https://wiki.itap.purdue.edu/display/RISC/RISCV-Business&#34; target=&#34;_blank&#34;&gt;here&lt;/a&gt;.&lt;/p&gt;
</description>
    </item>
    
  </channel>
</rss>
