Analysis & Synthesis report for Proyecto1_ProcesadorVectorial
Wed Apr 11 09:40:54 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated
 15. Source assignments for memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated
 16. Parameter Settings for User Entity Instance: procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: memory:mem|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "memory:mem"
 20. Port Connectivity Checks: "procesador:cpu|memStage:MS"
 21. Port Connectivity Checks: "procesador:cpu|EXMEMreg:exreg"
 22. Port Connectivity Checks: "procesador:cpu|exeStage:ES|mux_alu_concat:mux_al_c"
 23. Port Connectivity Checks: "procesador:cpu|exeStage:ES"
 24. Port Connectivity Checks: "procesador:cpu|fetchStage:FS|memInstruction:memI"
 25. Port Connectivity Checks: "procesador:cpu|fetchStage:FS"
 26. Port Connectivity Checks: "procesador:cpu"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 11 09:40:54 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; Proyecto1_ProcesadorVectorial               ;
; Top-level Entity Name           ; Proyecto1_ProcesadorVectorial               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1628                                        ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,146,304                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                   ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Option                                                                          ; Setting                       ; Default Value                 ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Device                                                                          ; 5CSEMA5F31C6                  ;                               ;
; Top-level entity name                                                           ; Proyecto1_ProcesadorVectorial ; Proyecto1_ProcesadorVectorial ;
; Family name                                                                     ; Cyclone V                     ; Cyclone V                     ;
; Use smart compilation                                                           ; Off                           ; Off                           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                            ; On                            ;
; Enable compact report table                                                     ; Off                           ; Off                           ;
; Restructure Multiplexers                                                        ; Auto                          ; Auto                          ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                           ; Off                           ;
; Create Debugging Nodes for IP Cores                                             ; Off                           ; Off                           ;
; Preserve fewer node names                                                       ; On                            ; On                            ;
; OpenCore Plus hardware evaluation                                               ; Enable                        ; Enable                        ;
; Verilog Version                                                                 ; Verilog_2001                  ; Verilog_2001                  ;
; VHDL Version                                                                    ; VHDL_1993                     ; VHDL_1993                     ;
; State Machine Processing                                                        ; Auto                          ; Auto                          ;
; Safe State Machine                                                              ; Off                           ; Off                           ;
; Extract Verilog State Machines                                                  ; On                            ; On                            ;
; Extract VHDL State Machines                                                     ; On                            ; On                            ;
; Ignore Verilog initial constructs                                               ; Off                           ; Off                           ;
; Iteration limit for constant Verilog loops                                      ; 5000                          ; 5000                          ;
; Iteration limit for non-constant Verilog loops                                  ; 250                           ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                            ; On                            ;
; Infer RAMs from Raw Logic                                                       ; On                            ; On                            ;
; Parallel Synthesis                                                              ; On                            ; On                            ;
; DSP Block Balancing                                                             ; Auto                          ; Auto                          ;
; NOT Gate Push-Back                                                              ; On                            ; On                            ;
; Power-Up Don't Care                                                             ; On                            ; On                            ;
; Remove Redundant Logic Cells                                                    ; Off                           ; Off                           ;
; Remove Duplicate Registers                                                      ; On                            ; On                            ;
; Ignore CARRY Buffers                                                            ; Off                           ; Off                           ;
; Ignore CASCADE Buffers                                                          ; Off                           ; Off                           ;
; Ignore GLOBAL Buffers                                                           ; Off                           ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                           ; Off                           ;
; Ignore LCELL Buffers                                                            ; Off                           ; Off                           ;
; Ignore SOFT Buffers                                                             ; On                            ; On                            ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                           ; Off                           ;
; Optimization Technique                                                          ; Balanced                      ; Balanced                      ;
; Carry Chain Length                                                              ; 70                            ; 70                            ;
; Auto Carry Chains                                                               ; On                            ; On                            ;
; Auto Open-Drain Pins                                                            ; On                            ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                           ; Off                           ;
; Auto ROM Replacement                                                            ; On                            ; On                            ;
; Auto RAM Replacement                                                            ; On                            ; On                            ;
; Auto DSP Block Replacement                                                      ; On                            ; On                            ;
; Auto Shift Register Replacement                                                 ; Auto                          ; Auto                          ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                          ; Auto                          ;
; Auto Clock Enable Replacement                                                   ; On                            ; On                            ;
; Strict RAM Replacement                                                          ; Off                           ; Off                           ;
; Allow Synchronous Control Signals                                               ; On                            ; On                            ;
; Force Use of Synchronous Clear Signals                                          ; Off                           ; Off                           ;
; Auto Resource Sharing                                                           ; Off                           ; Off                           ;
; Allow Any RAM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any ROM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any Shift Register Size For Recognition                                   ; Off                           ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                             ; On                            ; On                            ;
; Ignore translate_off and synthesis_off directives                               ; Off                           ; Off                           ;
; Timing-Driven Synthesis                                                         ; On                            ; On                            ;
; Report Parameter Settings                                                       ; On                            ; On                            ;
; Report Source Assignments                                                       ; On                            ; On                            ;
; Report Connectivity Checks                                                      ; On                            ; On                            ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                           ; Off                           ;
; Synchronization Register Chain Length                                           ; 3                             ; 3                             ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation            ; Normal compilation            ;
; HDL message level                                                               ; Level2                        ; Level2                        ;
; Suppress Register Optimization Related Messages                                 ; Off                           ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                          ; 5000                          ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                          ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                           ; 100                           ;
; Clock MUX Protection                                                            ; On                            ; On                            ;
; Auto Gated Clock Conversion                                                     ; Off                           ; Off                           ;
; Block Design Naming                                                             ; Auto                          ; Auto                          ;
; SDC constraint protection                                                       ; Off                           ; Off                           ;
; Synthesis Effort                                                                ; Auto                          ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                            ; On                            ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                           ; Off                           ;
; Analysis & Synthesis Message Level                                              ; Medium                        ; Medium                        ;
; Disable Register Merging Across Hierarchies                                     ; Auto                          ; Auto                          ;
; Resource Aware Inference For Block RAM                                          ; On                            ; On                            ;
; Automatic Parallel Synthesis                                                    ; On                            ; On                            ;
; Partial Reconfiguration Bitstream ID                                            ; Off                           ; Off                           ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+---------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+---------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; files/Mux_Sel_Dat.v                   ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_Dat.v                               ;         ;
; files/RegPC.v                         ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/RegPC.v                                     ;         ;
; files/pcAdder.v                       ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/pcAdder.v                                   ;         ;
; files/muxOperB.v                      ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/muxOperB.v                                  ;         ;
; files/Mux_Sel_PC.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_PC.v                                ;         ;
; files/mux_pixel4.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel4.v                                ;         ;
; files/mux_pixel3.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel3.v                                ;         ;
; files/mux_pixel2.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel2.v                                ;         ;
; files/mux_pixel1.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel1.v                                ;         ;
; files/mux_alu_concat.v                ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/mux_alu_concat.v                            ;         ;
; files/MEMWBreg.v                      ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/MEMWBreg.v                                  ;         ;
; files/IFIDreg.v                       ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/IFIDreg.v                                   ;         ;
; files/IDEXreg.v                       ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v                                   ;         ;
; files/EXMEMreg.v                      ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/EXMEMreg.v                                  ;         ;
; files/concat_pixels.v                 ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/concat_pixels.v                             ;         ;
; files/BancoRegistros.v                ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/BancoRegistros.v                            ;         ;
; files/alu_pixel4.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v                                ;         ;
; files/alu_pixel3.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v                                ;         ;
; files/alu_pixel2.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v                                ;         ;
; files/alu_pixel1.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v                                ;         ;
; files/alu_operands.v                  ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v                              ;         ;
; files/fetchStage.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v                                ;         ;
; files/Proyecto1_ProcesadorVectorial.v ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v             ;         ;
; files/decoStage.v                     ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/decoStage.v                                 ;         ;
; files/exeStage.v                      ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v                                  ;         ;
; files/memStage.v                      ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/memStage.v                                  ;         ;
; files/wbStage.v                       ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/wbStage.v                                   ;         ;
; files/memInstruction.v                ; yes             ; User Wizard-Generated File             ; D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v                            ;         ;
; files/procesador.v                    ; yes             ; User Verilog HDL File                  ; D:/FPGA_ArquiII/Proyecto 1/files/procesador.v                                ;         ;
; files/memory.v                        ; yes             ; User Wizard-Generated File             ; D:/FPGA_ArquiII/Proyecto 1/files/memory.v                                    ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4ag1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_ArquiII/Proyecto 1/db/altsyncram_4ag1.tdf                            ;         ;
; romins.mif                            ; yes             ; Auto-Found Memory Initialization File  ; D:/FPGA_ArquiII/Proyecto 1/romins.mif                                        ;         ;
; db/altsyncram_08o1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_ArquiII/Proyecto 1/db/altsyncram_08o1.tdf                            ;         ;
; memdata.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/FPGA_ArquiII/Proyecto 1/memdata.mif                                       ;         ;
; db/decode_dla.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_ArquiII/Proyecto 1/db/decode_dla.tdf                                 ;         ;
; db/mux_ahb.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_ArquiII/Proyecto 1/db/mux_ahb.tdf                                    ;         ;
+---------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1368      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1583      ;
;     -- 7 input functions                    ; 8         ;
;     -- 6 input functions                    ; 904       ;
;     -- 5 input functions                    ; 136       ;
;     -- 4 input functions                    ; 184       ;
;     -- <=3 input functions                  ; 351       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1628      ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2146304   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1884      ;
; Total fan-out                               ; 18171     ;
; Average fan-out                             ; 5.07      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name                   ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |Proyecto1_ProcesadorVectorial                  ; 1583 (0)            ; 1628 (0)                  ; 2146304           ; 0          ; 35   ; 0            ; |Proyecto1_ProcesadorVectorial                                                                                                                 ; Proyecto1_ProcesadorVectorial ; work         ;
;    |memory:mem|                                 ; 112 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|memory:mem                                                                                                      ; memory                        ; work         ;
;       |altsyncram:altsyncram_component|         ; 112 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|memory:mem|altsyncram:altsyncram_component                                                                      ; altsyncram                    ; work         ;
;          |altsyncram_08o1:auto_generated|       ; 112 (0)             ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated                                       ; altsyncram_08o1               ; work         ;
;             |decode_dla:decode3|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|decode_dla:decode3                    ; decode_dla                    ; work         ;
;             |decode_dla:rden_decode|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|decode_dla:rden_decode                ; decode_dla                    ; work         ;
;             |mux_ahb:mux2|                      ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|mux_ahb:mux2                          ; mux_ahb                       ; work         ;
;    |procesador:cpu|                             ; 1471 (1)            ; 1625 (0)                  ; 49152             ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu                                                                                                  ; procesador                    ; work         ;
;       |EXMEMreg:exreg|                          ; 0 (0)               ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|EXMEMreg:exreg                                                                                   ; EXMEMreg                      ; work         ;
;       |IDEXreg:idreg|                           ; 0 (0)               ; 163 (163)                 ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|IDEXreg:idreg                                                                                    ; IDEXreg                       ; work         ;
;       |IFIDreg:ifreg|                           ; 9 (9)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|IFIDreg:ifreg                                                                                    ; IFIDreg                       ; work         ;
;       |MEMWBreg:memreg|                         ; 0 (0)               ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|MEMWBreg:memreg                                                                                  ; MEMWBreg                      ; work         ;
;       |decoStage:DS|                            ; 709 (0)             ; 1088 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS                                                                                     ; decoStage                     ; work         ;
;          |BancoRegistros:BR|                    ; 709 (709)           ; 1088 (1088)               ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR                                                                   ; BancoRegistros                ; work         ;
;       |exeStage:ES|                             ; 662 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES                                                                                      ; exeStage                      ; work         ;
;          |alu_operands:ALU_OP|                  ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_operands:ALU_OP                                                                  ; alu_operands                  ; work         ;
;          |alu_pixel1:ap1|                       ; 151 (151)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1                                                                       ; alu_pixel1                    ; work         ;
;          |alu_pixel2:ap2|                       ; 151 (151)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2                                                                       ; alu_pixel2                    ; work         ;
;          |alu_pixel3:ap3|                       ; 151 (151)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3                                                                       ; alu_pixel3                    ; work         ;
;          |alu_pixel4:ap4|                       ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4                                                                       ; alu_pixel4                    ; work         ;
;          |mux_pixel1:mp1|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|mux_pixel1:mp1                                                                       ; mux_pixel1                    ; work         ;
;          |mux_pixel2:mp2|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|mux_pixel2:mp2                                                                       ; mux_pixel2                    ; work         ;
;          |mux_pixel3:mp3|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|mux_pixel3:mp3                                                                       ; mux_pixel3                    ; work         ;
;          |mux_pixel4:mp4|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|mux_pixel4:mp4                                                                       ; mux_pixel4                    ; work         ;
;       |fetchStage:FS|                           ; 58 (0)              ; 48 (0)                    ; 49152             ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|fetchStage:FS                                                                                    ; fetchStage                    ; work         ;
;          |RegPC:rPC|                            ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|fetchStage:FS|RegPC:rPC                                                                          ; RegPC                         ; work         ;
;          |memInstruction:memI|                  ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|fetchStage:FS|memInstruction:memI                                                                ; memInstruction                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component                                ; altsyncram                    ; work         ;
;                |altsyncram_4ag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated ; altsyncram_4ag1               ; work         ;
;          |pcAdder:pcA|                          ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|fetchStage:FS|pcAdder:pcA                                                                        ; pcAdder                       ; work         ;
;       |wbStage:WS|                              ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|wbStage:WS                                                                                       ; wbStage                       ; work         ;
;          |Mux_Sel_Dat:msd|                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto1_ProcesadorVectorial|procesador:cpu|wbStage:WS|Mux_Sel_Dat:msd                                                                       ; Mux_Sel_Dat                   ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------+
; Name                                                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF         ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------+
; memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Single Port ; 65536        ; 32           ; --           ; --           ; 2097152 ; MEMDATA.mif ;
; procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 48           ; --           ; --           ; 49152   ; ROMINS.mif  ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |Proyecto1_ProcesadorVectorial|procesador:cpu|fetchStage:FS|memInstruction:memI ; files/memInstruction.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |Proyecto1_ProcesadorVectorial|memory:mem                                       ; files/memory.v         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+---------------------------------------------------------+------------------------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal                            ; Free of Timing Hazards ;
+---------------------------------------------------------+------------------------------------------------+------------------------+
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[0] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[1] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[2] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[3] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[4] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[5] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[6] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[7] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[0] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[1] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[2] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[3] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[4] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[5] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[6] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[7] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[0] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[1] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[2] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[3] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[4] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[5] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[6] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[7] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[0] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[1] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[2] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[3] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[4] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[5] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[6] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[7] ; procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux0 ; yes                    ;
; Number of user-specified and inferred latches = 32      ;                                                ;                        ;
+---------------------------------------------------------+------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+----------------------------------------+------------------------------------------------------------+
; Register name                          ; Reason for Removal                                         ;
+----------------------------------------+------------------------------------------------------------+
; procesador:cpu|IFIDreg:ifreg|rt_reg[0] ; Merged with procesador:cpu|IFIDreg:ifreg|immediate_reg[27] ;
; procesador:cpu|IFIDreg:ifreg|rt_reg[1] ; Merged with procesador:cpu|IFIDreg:ifreg|immediate_reg[28] ;
; procesador:cpu|IFIDreg:ifreg|rt_reg[2] ; Merged with procesador:cpu|IFIDreg:ifreg|immediate_reg[29] ;
; procesador:cpu|IFIDreg:ifreg|rt_reg[3] ; Merged with procesador:cpu|IFIDreg:ifreg|immediate_reg[30] ;
; procesador:cpu|IFIDreg:ifreg|rt_reg[4] ; Merged with procesador:cpu|IFIDreg:ifreg|immediate_reg[31] ;
; Total Number of Removed Registers = 5  ;                                                            ;
+----------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1628  ;
; Number of registers using Synchronous Clear  ; 482   ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1023  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[3][1]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[0][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[1][1]   ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[1][30]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[2][1]   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[4][8]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[5][11]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[5][28]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[6][2]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[6][14]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[7][1]   ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[7][27]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[8][2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[9][3]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[9][31]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[10][1]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[10][13] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[11][1]  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[11][16] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[12][2]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[12][16] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[13][0]  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|registers[13][28] ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|MEMWBreg:memreg|mem_data_out_reg[31]             ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|dob_reg[22]       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |Proyecto1_ProcesadorVectorial|procesador:cpu|decoStage:DS|BancoRegistros:BR|doa_reg[18]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|ShiftLeft0            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|ShiftRight1           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|ShiftLeft0            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|ShiftLeft1            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|ShiftRight1           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|ShiftRight1           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|ShiftRight1           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|ShiftLeft1            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|ShiftLeft1            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|ShiftLeft0            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|ShiftRight1           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|ShiftRight1           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|ShiftLeft1            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|ShiftLeft1            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|ShiftLeft0            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|ShiftRight1           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|ShiftRight1           ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|Add5                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|Mux5                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|Mux2                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|Mux4                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|Mux1                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel1:ap1|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel2:ap2|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel3:ap3|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|Add5                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_pixel4:ap4|Add5                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ROMINS.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_4ag1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; MEMDATA.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_08o1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                ;
; Entity Instance                           ; procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 48                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; memory:mem|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:mem"                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:cpu|memStage:MS"                                                                                                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alu_result  ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datainput   ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; flagsWB_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; mem_data    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:cpu|EXMEMreg:exreg"                                                                       ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; opcode_out[4..3]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; opcode_out[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate_out[47..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_out[47..32]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datainput_out[47..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:cpu|exeStage:ES|mux_alu_concat:mux_al_c"                                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mux_out ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (48 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:cpu|exeStage:ES"                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; pixel1_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel1_out[7..1]" have no fanouts ;
; pixel1_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; pixel2_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel2_out[7..1]" have no fanouts ;
; pixel2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; pixel3_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel3_out[7..1]" have no fanouts ;
; pixel3_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; pixel4_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel4_out[7..1]" have no fanouts ;
; pixel4_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:cpu|fetchStage:FS|memInstruction:memI"                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (10 bits) it drives.  The 38 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:cpu|fetchStage:FS"                                                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; branch ; Input ; Warning  ; Input port expression (26 bits) is smaller than the input port (48 bits) it drives.  Extra input bit(s) "branch[47..26]" will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:cpu"                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; memAddress[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1628                        ;
;     ENA               ; 611                         ;
;     ENA SCLR          ; 412                         ;
;     SCLR              ; 70                          ;
;     SLD               ; 126                         ;
;     plain             ; 409                         ;
; arriav_lcell_comb     ; 1583                        ;
;     arith             ; 285                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 96                          ;
;         5 data inputs ; 32                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 1290                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 176                         ;
;         4 data inputs ; 88                          ;
;         5 data inputs ; 104                         ;
;         6 data inputs ; 904                         ;
; boundary_port         ; 35                          ;
; stratixv_ram_block    ; 304                         ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 3.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Apr 11 09:40:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto1_ProcesadorVectorial -c Proyecto1_ProcesadorVectorial
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_sel_dat.v
    Info (12023): Found entity 1: Mux_Sel_Dat File: D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_Dat.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/regpc.v
    Info (12023): Found entity 1: RegPC File: D:/FPGA_ArquiII/Proyecto 1/files/RegPC.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/pcadder.v
    Info (12023): Found entity 1: pcAdder File: D:/FPGA_ArquiII/Proyecto 1/files/pcAdder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/muxoperb.v
    Info (12023): Found entity 1: muxOperB File: D:/FPGA_ArquiII/Proyecto 1/files/muxOperB.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_sel_pc.v
    Info (12023): Found entity 1: Mux_Sel_PC File: D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_PC.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel4.v
    Info (12023): Found entity 1: mux_pixel4 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel3.v
    Info (12023): Found entity 1: mux_pixel3 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel2.v
    Info (12023): Found entity 1: mux_pixel2 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel1.v
    Info (12023): Found entity 1: mux_pixel1 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_alu_concat.v
    Info (12023): Found entity 1: mux_alu_concat File: D:/FPGA_ArquiII/Proyecto 1/files/mux_alu_concat.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/memwbreg.v
    Info (12023): Found entity 1: MEMWBreg File: D:/FPGA_ArquiII/Proyecto 1/files/MEMWBreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/meminst.v
    Info (12023): Found entity 1: MemInst File: D:/FPGA_ArquiII/Proyecto 1/files/MemInst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/ifidreg.v
    Info (12023): Found entity 1: IFIDreg File: D:/FPGA_ArquiII/Proyecto 1/files/IFIDreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/idexreg.v
    Info (12023): Found entity 1: IDEXreg File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/exmemreg.v
    Info (12023): Found entity 1: EXMEMreg File: D:/FPGA_ArquiII/Proyecto 1/files/EXMEMreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/concat_pixels.v
    Info (12023): Found entity 1: concat_pixels File: D:/FPGA_ArquiII/Proyecto 1/files/concat_pixels.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/bancoregistros.v
    Info (12023): Found entity 1: BancoRegistros File: D:/FPGA_ArquiII/Proyecto 1/files/BancoRegistros.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel4.v
    Info (12023): Found entity 1: alu_pixel4 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel3.v
    Info (12023): Found entity 1: alu_pixel3 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel2.v
    Info (12023): Found entity 1: alu_pixel2 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel1.v
    Info (12023): Found entity 1: alu_pixel1 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_operands.v
    Info (12023): Found entity 1: alu_operands File: D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/fetchstage.v
    Info (12023): Found entity 1: fetchStage File: D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/proyecto1_procesadorvectorial.v
    Info (12023): Found entity 1: Proyecto1_ProcesadorVectorial File: D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file files/decostage.v
    Info (12023): Found entity 1: decoStage File: D:/FPGA_ArquiII/Proyecto 1/files/decoStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/exestage.v
    Info (12023): Found entity 1: exeStage File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/memstage.v
    Info (12023): Found entity 1: memStage File: D:/FPGA_ArquiII/Proyecto 1/files/memStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/wbstage.v
    Info (12023): Found entity 1: wbStage File: D:/FPGA_ArquiII/Proyecto 1/files/wbStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/meminstruction.v
    Info (12023): Found entity 1: memInstruction File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file files/procesador.v
    Info (12023): Found entity 1: procesador File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file files/memory.v
    Info (12023): Found entity 1: memory File: D:/FPGA_ArquiII/Proyecto 1/files/memory.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(171): created implicit net for "pixel1_out" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 171
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(172): created implicit net for "pixel2_out" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 172
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(173): created implicit net for "pixel3_out" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(174): created implicit net for "pixel4_out" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 174
Info (12127): Elaborating entity "Proyecto1_ProcesadorVectorial" for the top level hierarchy
Info (12128): Elaborating entity "procesador" for hierarchy "procesador:cpu" File: D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v Line: 24
Warning (10230): Verilog HDL assignment warning at procesador.v(230): truncated value with size 48 to match size of target (32) File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 230
Warning (10230): Verilog HDL assignment warning at procesador.v(231): truncated value with size 48 to match size of target (32) File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 231
Info (12128): Elaborating entity "fetchStage" for hierarchy "procesador:cpu|fetchStage:FS" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 83
Info (12128): Elaborating entity "Mux_Sel_PC" for hierarchy "procesador:cpu|fetchStage:FS|Mux_Sel_PC:mPC" File: D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v Line: 19
Info (12128): Elaborating entity "RegPC" for hierarchy "procesador:cpu|fetchStage:FS|RegPC:rPC" File: D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v Line: 26
Info (12128): Elaborating entity "pcAdder" for hierarchy "procesador:cpu|fetchStage:FS|pcAdder:pcA" File: D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v Line: 31
Info (12128): Elaborating entity "memInstruction" for hierarchy "procesador:cpu|fetchStage:FS|memInstruction:memI" File: D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component" File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v Line: 82
Info (12130): Elaborated megafunction instantiation "procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component" File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v Line: 82
Info (12133): Instantiated megafunction "procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component" with the following parameter: File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROMINS.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ag1.tdf
    Info (12023): Found entity 1: altsyncram_4ag1 File: D:/FPGA_ArquiII/Proyecto 1/db/altsyncram_4ag1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4ag1" for hierarchy "procesador:cpu|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IFIDreg" for hierarchy "procesador:cpu|IFIDreg:ifreg" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 99
Warning (10230): Verilog HDL assignment warning at IFIDreg.v(134): truncated value with size 4 to match size of target (3) File: D:/FPGA_ArquiII/Proyecto 1/files/IFIDreg.v Line: 134
Info (12128): Elaborating entity "decoStage" for hierarchy "procesador:cpu|decoStage:DS" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 128
Info (12128): Elaborating entity "BancoRegistros" for hierarchy "procesador:cpu|decoStage:DS|BancoRegistros:BR" File: D:/FPGA_ArquiII/Proyecto 1/files/decoStage.v Line: 41
Info (12128): Elaborating entity "IDEXreg" for hierarchy "procesador:cpu|IDEXreg:idreg" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 150
Info (12128): Elaborating entity "exeStage" for hierarchy "procesador:cpu|exeStage:ES" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 175
Info (12128): Elaborating entity "muxOperB" for hierarchy "procesador:cpu|exeStage:ES|muxOperB:mB" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 69
Info (12128): Elaborating entity "alu_operands" for hierarchy "procesador:cpu|exeStage:ES|alu_operands:ALU_OP" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 78
Warning (10230): Verilog HDL assignment warning at alu_operands.v(41): truncated value with size 32 to match size of target (1) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v Line: 41
Warning (10230): Verilog HDL assignment warning at alu_operands.v(42): truncated value with size 32 to match size of target (1) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v Line: 42
Info (12128): Elaborating entity "mux_pixel1" for hierarchy "procesador:cpu|exeStage:ES|mux_pixel1:mp1" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 85
Info (12128): Elaborating entity "alu_pixel1" for hierarchy "procesador:cpu|exeStage:ES|alu_pixel1:ap1" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 92
Warning (10230): Verilog HDL assignment warning at alu_pixel1.v(38): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel1.v(42): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel1.v(35): incomplete case statement has no default case item File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel1.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
Info (12128): Elaborating entity "mux_pixel2" for hierarchy "procesador:cpu|exeStage:ES|mux_pixel2:mp2" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 99
Info (12128): Elaborating entity "alu_pixel2" for hierarchy "procesador:cpu|exeStage:ES|alu_pixel2:ap2" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 106
Warning (10230): Verilog HDL assignment warning at alu_pixel2.v(38): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel2.v(42): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel2.v(35): incomplete case statement has no default case item File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel2.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
Info (12128): Elaborating entity "mux_pixel3" for hierarchy "procesador:cpu|exeStage:ES|mux_pixel3:mp3" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 113
Info (12128): Elaborating entity "alu_pixel3" for hierarchy "procesador:cpu|exeStage:ES|alu_pixel3:ap3" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 120
Warning (10230): Verilog HDL assignment warning at alu_pixel3.v(38): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel3.v(42): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel3.v(35): incomplete case statement has no default case item File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel3.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
Info (12128): Elaborating entity "mux_pixel4" for hierarchy "procesador:cpu|exeStage:ES|mux_pixel4:mp4" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 127
Info (12128): Elaborating entity "alu_pixel4" for hierarchy "procesador:cpu|exeStage:ES|alu_pixel4:ap4" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 134
Warning (10230): Verilog HDL assignment warning at alu_pixel4.v(38): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel4.v(42): truncated value with size 32 to match size of target (8) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel4.v(35): incomplete case statement has no default case item File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel4.v(35) File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
Info (12128): Elaborating entity "concat_pixels" for hierarchy "procesador:cpu|exeStage:ES|concat_pixels:cp" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 143
Info (12128): Elaborating entity "mux_alu_concat" for hierarchy "procesador:cpu|exeStage:ES|mux_alu_concat:mux_al_c" File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 151
Info (12128): Elaborating entity "EXMEMreg" for hierarchy "procesador:cpu|EXMEMreg:exreg" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 195
Info (12128): Elaborating entity "memStage" for hierarchy "procesador:cpu|memStage:MS" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 209
Warning (10034): Output port "mem_data" at memStage.v(9) has no driver File: D:/FPGA_ArquiII/Proyecto 1/files/memStage.v Line: 9
Info (12128): Elaborating entity "MEMWBreg" for hierarchy "procesador:cpu|MEMWBreg:memreg" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 221
Info (12128): Elaborating entity "wbStage" for hierarchy "procesador:cpu|wbStage:WS" File: D:/FPGA_ArquiII/Proyecto 1/files/procesador.v Line: 228
Info (12128): Elaborating entity "Mux_Sel_Dat" for hierarchy "procesador:cpu|wbStage:WS|Mux_Sel_Dat:msd" File: D:/FPGA_ArquiII/Proyecto 1/files/wbStage.v Line: 13
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem" File: D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:mem|altsyncram:altsyncram_component" File: D:/FPGA_ArquiII/Proyecto 1/files/memory.v Line: 89
Info (12130): Elaborated megafunction instantiation "memory:mem|altsyncram:altsyncram_component" File: D:/FPGA_ArquiII/Proyecto 1/files/memory.v Line: 89
Info (12133): Instantiated megafunction "memory:mem|altsyncram:altsyncram_component" with the following parameter: File: D:/FPGA_ArquiII/Proyecto 1/files/memory.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MEMDATA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08o1.tdf
    Info (12023): Found entity 1: altsyncram_08o1 File: D:/FPGA_ArquiII/Proyecto 1/db/altsyncram_08o1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_08o1" for hierarchy "memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/FPGA_ArquiII/Proyecto 1/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|decode_dla:decode3" File: D:/FPGA_ArquiII/Proyecto 1/db/altsyncram_08o1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: D:/FPGA_ArquiII/Proyecto 1/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "memory:mem|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|mux_ahb:mux2" File: D:/FPGA_ArquiII/Proyecto 1/db/altsyncram_08o1.tdf Line: 45
Info (286030): Timing-Driven Synthesis is running
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[0] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[2] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[1] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[2] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[3] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[4] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[5] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[6] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel1:ap1|result_reg[7] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[0] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[2] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[1] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[2] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[3] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[4] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[5] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[6] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel2:ap2|result_reg[7] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[0] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[2] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[1] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[2] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[3] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[4] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[5] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[6] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel3:ap3|result_reg[7] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[0] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[2] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[1] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[2] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[3] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[4] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[5] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[6] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Warning (13012): Latch procesador:cpu|exeStage:ES|alu_pixel4:ap4|result_reg[7] has unsafe behavior File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal procesador:cpu|IDEXreg:idreg|flagsALU_reg[1] File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 32
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3432 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3093 logic cells
    Info (21064): Implemented 304 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 809 megabytes
    Info: Processing ended: Wed Apr 11 09:40:55 2018
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:32


