TimeQuest Timing Analyzer report for cpu_core
Tue Apr 23 10:37:32 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 14. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 15. Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 30. Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 31. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 32. Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 46. Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 47. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 48. Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; i_CORE_CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK }                                                   ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { instruction_decoder:INST_instruction_decoder|o_BUS_select[0] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 146.09 MHz ; 146.09 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -5.845 ; -558.515      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.813 ; -26.228       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.175 ; -0.175        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.791  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -409.224      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.395  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                   ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -5.845 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.776      ;
; -5.775 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.709      ;
; -5.762 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.693      ;
; -5.751 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.682      ;
; -5.700 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.631      ;
; -5.663 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.594      ;
; -5.590 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.524      ;
; -5.555 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.489      ;
; -5.547 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 6.482      ;
; -5.531 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.462      ;
; -5.528 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.462      ;
; -5.527 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.065     ; 6.457      ;
; -5.508 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.446      ;
; -5.484 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.421      ;
; -5.457 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.390      ;
; -5.453 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.391      ;
; -5.433 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.065     ; 6.363      ;
; -5.429 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.363      ;
; -5.428 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.366      ;
; -5.404 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.341      ;
; -5.402 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.335      ;
; -5.368 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 6.303      ;
; -5.366 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.304      ;
; -5.351 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.289      ;
; -5.344 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.281      ;
; -5.342 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.279      ;
; -5.332 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.268      ;
; -5.329 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.267      ;
; -5.316 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.253      ;
; -5.308 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.241      ;
; -5.306 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.244      ;
; -5.305 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.242      ;
; -5.289 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.227      ;
; -5.286 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.220      ;
; -5.282 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.219      ;
; -5.252 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.190      ;
; -5.229 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.167      ;
; -5.213 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.144      ;
; -5.199 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.133      ;
; -5.198 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.129      ;
; -5.190 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.128      ;
; -5.182 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.120      ;
; -5.166 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.103      ;
; -5.162 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.096      ;
; -5.160 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.097      ;
; -5.157 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.094      ;
; -5.151 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.082      ;
; -5.136 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.072      ;
; -5.135 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.072      ;
; -5.134 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.072      ;
; -5.131 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.065      ;
; -5.114 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.051      ;
; -5.113 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.051      ;
; -5.110 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.047      ;
; -5.088 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.022      ;
; -5.084 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.021      ;
; -5.057 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.995      ;
; -5.043 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.983      ;
; -5.019 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.958      ;
; -5.010 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.950      ;
; -5.009 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.947      ;
; -4.982 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.920      ;
; -4.973 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.910      ;
; -4.967 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.904      ;
; -4.959 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.893      ;
; -4.952 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.893      ;
; -4.931 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.862      ;
; -4.928 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.868      ;
; -4.926 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.860      ;
; -4.922 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.433     ; 5.484      ;
; -4.914 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.852      ;
; -4.909 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.843      ;
; -4.895 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.836      ;
; -4.875 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.816      ;
; -4.871 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.811      ;
; -4.851 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.792      ;
; -4.846 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.777      ;
; -4.840 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.778      ;
; -4.835 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.776      ;
; -4.828 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.762      ;
; -4.828 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.766      ;
; -4.827 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.767      ;
; -4.818 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.759      ;
; -4.804 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.741      ;
; -4.803 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.743      ;
; -4.751 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.433     ; 5.313      ;
; -4.742 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.681      ;
; -4.740 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.673      ;
; -4.737 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.671      ;
; -4.722 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.430     ; 5.287      ;
; -4.720 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.657      ;
; -4.713 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.653      ;
; -4.707 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.647      ;
; -4.705 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.640      ;
; -4.697 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.636      ;
; -4.693 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.429     ; 5.259      ;
; -4.674 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.605      ;
; -4.662 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.600      ;
; -4.653 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.574      ;
; -4.643 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.581      ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.813 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.097      ; 2.014      ;
; -1.740 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.253      ; 1.611      ;
; -1.730 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.033      ; 1.879      ;
; -1.730 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.098      ; 1.558      ;
; -1.729 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.254      ; 1.603      ;
; -1.727 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.256      ; 1.606      ;
; -1.717 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.256      ; 1.595      ;
; -1.633 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.107      ; 1.825      ;
; -1.625 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.001      ; 1.874      ;
; -1.625 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.030      ; 1.903      ;
; -1.615 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.033      ; 1.893      ;
; -1.591 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.099      ; 1.775      ;
; -1.552 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 1.749      ;
; -1.547 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.255      ; 1.422      ;
; -1.543 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.255      ; 1.422      ;
; -1.540 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.255      ; 1.415      ;
; -1.518 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.249      ; 1.391      ;
; -1.510 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.247      ; 1.377      ;
; -1.492 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.016      ; 1.861      ;
; -1.487 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.252      ; 1.357      ;
; -1.480 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.029      ; 1.625      ;
; -1.477 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.252      ; 1.352      ;
; -1.468 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.250      ; 1.338      ;
; -1.467 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.248      ; 1.337      ;
; -1.422 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.015      ; 1.684      ;
; -1.421 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.251      ; 1.292      ;
; -1.397 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.009      ; 1.653      ;
; -1.387 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.098      ; 1.215      ;
; -1.372 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.029      ; 1.649      ;
; -1.366 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.012      ; 1.731      ;
; -1.365 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.025      ; 1.635      ;
; -1.282 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.001      ; 1.531      ;
; -1.186 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.098      ; 1.014      ;
; -1.105 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.107      ; 1.297      ;
; -1.092 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 1.289      ;
; -1.081 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.001      ; 1.330      ;
; -1.014 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.249      ; 0.881      ;
; -1.008 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.250      ; 0.878      ;
; -1.005 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.029      ; 1.150      ;
; -1.004 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.255      ; 0.879      ;
; -1.003 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.255      ; 0.878      ;
; -1.002 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.252      ; 0.877      ;
; -1.000 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.255      ; 0.879      ;
; -0.992 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.252      ; 0.866      ;
; -0.948 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.016      ; 1.317      ;
; -0.899 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.026      ; 1.173      ;
; -0.890 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.029      ; 1.164      ;
; -0.879 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.015      ; 1.141      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.175 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.391      ; 2.602      ;
; 0.054  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 2.827      ;
; 0.054  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 2.827      ;
; 0.054  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 2.827      ;
; 0.054  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 2.827      ;
; 0.083  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 2.852      ;
; 0.083  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 2.852      ;
; 0.083  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 2.852      ;
; 0.083  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 2.852      ;
; 0.255  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 3.024      ;
; 0.255  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 3.024      ;
; 0.255  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 3.024      ;
; 0.255  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.383      ; 3.024      ;
; 0.267  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 3.040      ;
; 0.267  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 3.040      ;
; 0.267  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 3.040      ;
; 0.267  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.387      ; 3.040      ;
; 0.296  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.096     ; 0.387      ;
; 0.296  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.096     ; 0.387      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.865      ;
; 0.310  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.874      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.877      ;
; 0.327  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.892      ;
; 0.336  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.901      ;
; 0.345  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.909      ;
; 0.345  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.001     ; 0.531      ;
; 0.346  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.908      ;
; 0.346  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.001     ; 0.532      ;
; 0.347  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.909      ;
; 0.347  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.911      ;
; 0.351  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.915      ;
; 0.353  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.917      ;
; 0.353  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.391      ; 2.630      ;
; 0.356  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.921      ;
; 0.358  ; control_unit:INST_control_unit|r_state[0]                    ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[0]                                 ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[3]                                 ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[4]                                 ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; branch_control:INST_branch_control|r_PC_ADDRESS[0]           ; branch_control:INST_branch_control|r_PC_ADDRESS[0]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[2]                                 ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[7]                                 ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[1]                                 ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 0.925      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.361  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.361  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.362  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.926      ;
; 0.364  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.926      ;
; 0.367  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.931      ;
; 0.370  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.589      ;
; 0.370  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.935      ;
; 0.371  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.589      ;
; 0.371  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 0.939      ;
; 0.372  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.590      ;
; 0.372  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.590      ;
; 0.372  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.936      ;
; 0.372  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]               ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.590      ;
; 0.374  ; branch_control:INST_branch_control|o_ADDRESS[1]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.592      ;
; 0.376  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.594      ;
; 0.377  ; branch_control:INST_branch_control|o_ADDRESS[4]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.595      ;
; 0.378  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.305      ; 0.900      ;
; 0.381  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.945      ;
; 0.381  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 0.949      ;
; 0.384  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 0.953      ;
; 0.384  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.383      ; 0.954      ;
; 0.388  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.950      ;
; 0.393  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.015     ; 0.565      ;
; 0.394  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.613      ;
; 0.394  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.308      ; 0.919      ;
; 0.396  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.290      ; 0.903      ;
; 0.399  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.963      ;
; 0.401  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.287      ; 0.905      ;
; 0.409  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.852      ;
; 0.417  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.290      ; 0.924      ;
; 0.429  ; control_unit:INST_control_unit|r_state[1]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.648      ;
; 0.431  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.650      ;
; 0.431  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.107     ; 0.511      ;
; 0.432  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.322      ; 0.971      ;
; 0.433  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.107     ; 0.513      ;
; 0.434  ; control_unit:INST_control_unit|r_state[3]                    ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.653      ;
; 0.435  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.307      ; 0.959      ;
; 0.439  ; control_unit:INST_control_unit|r_state[3]                    ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.658      ;
; 0.442  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.287      ; 0.946      ;
; 0.450  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.016     ; 0.621      ;
; 0.465  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.015     ; 0.637      ;
; 0.470  ; data_bus:INST_data_bus|o_MEMORY[2]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.098     ; 0.059      ;
; 0.473  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[32]               ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[1]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.692      ;
; 0.473  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]               ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.692      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.791 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.213      ; 1.034      ;
; 0.829 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.214      ; 1.073      ;
; 0.841 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.446      ; 0.817      ;
; 0.847 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.198      ; 1.075      ;
; 0.851 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.449      ; 0.830      ;
; 0.853 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.449      ; 0.832      ;
; 0.853 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.449      ; 0.832      ;
; 0.853 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.447      ; 0.830      ;
; 0.855 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.445      ; 0.830      ;
; 0.859 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.211      ; 1.100      ;
; 0.859 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.444      ; 0.833      ;
; 0.890 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.293      ; 1.213      ;
; 0.913 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.280      ; 1.223      ;
; 0.963 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.198      ; 1.191      ;
; 0.999 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.184      ; 1.213      ;
; 1.120 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.285      ; 0.935      ;
; 1.168 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.184      ; 1.382      ;
; 1.233 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.209      ; 1.472      ;
; 1.246 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.446      ; 1.222      ;
; 1.269 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.213      ; 1.512      ;
; 1.280 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.445      ; 1.255      ;
; 1.283 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.442      ; 1.255      ;
; 1.287 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.449      ; 1.266      ;
; 1.289 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.285      ; 1.104      ;
; 1.291 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.449      ; 1.270      ;
; 1.293 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.449      ; 1.272      ;
; 1.294 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.446      ; 1.270      ;
; 1.295 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.198      ; 1.523      ;
; 1.298 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.214      ; 1.542      ;
; 1.299 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.447      ; 1.276      ;
; 1.304 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.442      ; 1.276      ;
; 1.324 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.293      ; 1.647      ;
; 1.329 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.192      ; 1.551      ;
; 1.336 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.280      ; 1.646      ;
; 1.336 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.443      ; 1.309      ;
; 1.356 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.195      ; 1.581      ;
; 1.364 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.286      ; 1.680      ;
; 1.418 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.198      ; 1.646      ;
; 1.435 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.216      ; 1.681      ;
; 1.445 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.184      ; 1.659      ;
; 1.471 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.217      ; 1.718      ;
; 1.472 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.449      ; 1.451      ;
; 1.478 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.448      ; 1.456      ;
; 1.480 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.450      ; 1.460      ;
; 1.488 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.447      ; 1.465      ;
; 1.501 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.214      ; 1.745      ;
; 1.538 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.283      ; 1.851      ;
; 1.575 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.285      ; 1.390      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[10]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[12]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[14]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[16]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[18]                                                                          ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datad                         ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datad                         ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datad                         ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datad                         ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 2.017 ; 2.431 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.483 ; 3.938 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -1.407 ; -1.830 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -1.720 ; -2.137 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.827 ; 7.949 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.538 ; 5.575 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.717 ; 6.766 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.996 ; 6.001 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.159 ; 6.206 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.827 ; 7.949 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.769 ; 5.774 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.804 ; 5.811 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.456 ; 6.442 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.024 ; 6.038 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.235 ; 5.249 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.551 ; 5.537 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.558 ; 5.559 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.254 ; 5.246 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.024 ; 6.038 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.840 ; 5.868 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.418 ; 5.451 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.418 ; 5.451 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.551 ; 6.596 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.860 ; 5.862 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.014 ; 6.057 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.667 ; 7.787 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.640 ; 5.642 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.673 ; 5.678 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.300 ; 6.284 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.126 ; 5.136 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.126 ; 5.141 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.431 ; 5.416 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.437 ; 5.436 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.145 ; 5.136 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.885 ; 5.896 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.709 ; 5.734 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 162.68 MHz ; 162.68 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -5.147 ; -476.125      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.598 ; -23.286       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.150 ; -0.150        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.763  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -409.224      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.442  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                    ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -5.147 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.086      ;
; -5.092 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.030      ;
; -5.083 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 6.024      ;
; -5.046 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.985      ;
; -4.989 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.928      ;
; -4.964 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.903      ;
; -4.904 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.842      ;
; -4.901 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.842      ;
; -4.895 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.836      ;
; -4.883 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.822      ;
; -4.844 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.785      ;
; -4.828 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.766      ;
; -4.819 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.760      ;
; -4.816 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.757      ;
; -4.812 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.755      ;
; -4.808 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.751      ;
; -4.792 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.733      ;
; -4.769 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.711      ;
; -4.758 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.699      ;
; -4.734 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.677      ;
; -4.714 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.655      ;
; -4.705 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.649      ;
; -4.684 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.625      ;
; -4.677 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.620      ;
; -4.660 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.601      ;
; -4.652 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.595      ;
; -4.644 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.585      ;
; -4.636 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.579      ;
; -4.631 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.573      ;
; -4.629 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.572      ;
; -4.627 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.568      ;
; -4.624 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.567      ;
; -4.619 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.560      ;
; -4.602 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.543      ;
; -4.601 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.539      ;
; -4.599 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.542      ;
; -4.589 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.528      ;
; -4.579 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.520      ;
; -4.579 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.522      ;
; -4.551 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.495      ;
; -4.548 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.491      ;
; -4.546 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.487      ;
; -4.544 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.482      ;
; -4.533 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.476      ;
; -4.531 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.474      ;
; -4.521 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.464      ;
; -4.511 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.452      ;
; -4.503 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.446      ;
; -4.492 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.433      ;
; -4.486 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.430      ;
; -4.483 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.424      ;
; -4.480 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.423      ;
; -4.455 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.396      ;
; -4.453 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.394      ;
; -4.434 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.380      ;
; -4.430 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.371      ;
; -4.424 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.368      ;
; -4.416 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.362      ;
; -4.382 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.325      ;
; -4.375 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.318      ;
; -4.368 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.311      ;
; -4.366 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.310      ;
; -4.352 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.295      ;
; -4.348 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.290      ;
; -4.343 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.282      ;
; -4.343 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.284      ;
; -4.333 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.384     ; 4.944      ;
; -4.332 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.273      ;
; -4.319 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.265      ;
; -4.312 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.253      ;
; -4.299 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.240      ;
; -4.284 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.223      ;
; -4.280 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.226      ;
; -4.275 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.218      ;
; -4.269 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.213      ;
; -4.264 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.210      ;
; -4.232 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.178      ;
; -4.228 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.169      ;
; -4.223 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.166      ;
; -4.221 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.167      ;
; -4.214 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.158      ;
; -4.188 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.129      ;
; -4.182 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.126      ;
; -4.174 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.385     ; 4.784      ;
; -4.173 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.114      ;
; -4.166 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.112      ;
; -4.157 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.101      ;
; -4.156 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.102      ;
; -4.150 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.091      ;
; -4.149 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.095      ;
; -4.135 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.074      ;
; -4.127 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.071      ;
; -4.120 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.382     ; 4.733      ;
; -4.103 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 5.049      ;
; -4.101 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.045      ;
; -4.093 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.026      ;
; -4.091 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.035      ;
; -4.086 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.382     ; 4.699      ;
; -4.084 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.025      ;
; -4.079 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.023      ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.598 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.029      ; 1.815      ;
; -1.590 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.138      ; 1.438      ;
; -1.578 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.139      ; 1.429      ;
; -1.577 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.002     ; 1.384      ;
; -1.576 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.140      ; 1.431      ;
; -1.570 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.140      ; 1.424      ;
; -1.494 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.024     ; 1.678      ;
; -1.424 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.041      ; 1.637      ;
; -1.406 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.140      ; 1.258      ;
; -1.404 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.027     ; 1.699      ;
; -1.403 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.139      ; 1.258      ;
; -1.401 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.136      ; 1.253      ;
; -1.398 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.140      ; 1.250      ;
; -1.394 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.024     ; 1.688      ;
; -1.393 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.036      ; 1.601      ;
; -1.390 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.052     ; 1.662      ;
; -1.377 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.135      ; 1.224      ;
; -1.371 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.027      ; 1.586      ;
; -1.366 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.137      ; 1.218      ;
; -1.363 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.138      ; 1.211      ;
; -1.354 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.137      ; 1.203      ;
; -1.354 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.135      ; 1.203      ;
; -1.309 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.138      ; 1.159      ;
; -1.284 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.027     ; 1.465      ;
; -1.275 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.002     ; 1.082      ;
; -1.274 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.040     ; 1.643      ;
; -1.210 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.040     ; 1.491      ;
; -1.208 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.043     ; 1.486      ;
; -1.178 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.029     ; 1.467      ;
; -1.177 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.027     ; 1.472      ;
; -1.174 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.042     ; 1.541      ;
; -1.099 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.002     ; 0.906      ;
; -1.088 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.052     ; 1.360      ;
; -0.967 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.041      ; 1.180      ;
; -0.963 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.027      ; 1.178      ;
; -0.945 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.136      ; 0.791      ;
; -0.940 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.137      ; 0.789      ;
; -0.938 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.140      ; 0.790      ;
; -0.937 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.140      ; 0.789      ;
; -0.936 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.138      ; 0.789      ;
; -0.935 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.139      ; 0.790      ;
; -0.923 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.138      ; 0.775      ;
; -0.912 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.052     ; 1.184      ;
; -0.847 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.026     ; 1.029      ;
; -0.796 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.040     ; 1.165      ;
; -0.755 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.029     ; 1.048      ;
; -0.744 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.040     ; 1.025      ;
; -0.741 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.026     ; 1.033      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.150 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.199      ; 2.403      ;
; 0.052  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.602      ;
; 0.052  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.602      ;
; 0.052  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.602      ;
; 0.052  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.602      ;
; 0.075  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.623      ;
; 0.075  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.623      ;
; 0.075  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.623      ;
; 0.075  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.623      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.735      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.735      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.735      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.194      ; 2.735      ;
; 0.199  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.749      ;
; 0.199  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.749      ;
; 0.199  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.749      ;
; 0.199  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.749      ;
; 0.206  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.030     ; 0.350      ;
; 0.207  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.030     ; 0.351      ;
; 0.251  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.052      ; 0.477      ;
; 0.252  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.052      ; 0.478      ;
; 0.295  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.509      ;
; 0.298  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.805      ;
; 0.302  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.808      ;
; 0.302  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.329      ; 0.830      ;
; 0.303  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.810      ;
; 0.304  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.326      ; 0.829      ;
; 0.310  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.819      ;
; 0.312  ; control_unit:INST_control_unit|r_state[0]                    ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[2]                                 ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[7]                                 ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[1]                                 ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; branch_control:INST_branch_control|r_PC_ADDRESS[0]           ; branch_control:INST_branch_control|r_PC_ADDRESS[0]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[0]                                 ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[3]                                 ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[4]                                 ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.199      ; 2.366      ;
; 0.319  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.310      ; 0.828      ;
; 0.320  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.829      ;
; 0.321  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.313      ; 0.833      ;
; 0.322  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.313      ; 0.834      ;
; 0.323  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.260      ; 0.782      ;
; 0.328  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.042     ; 0.460      ;
; 0.330  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.528      ;
; 0.330  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]               ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.529      ;
; 0.330  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.042     ; 0.462      ;
; 0.331  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.529      ;
; 0.331  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.529      ;
; 0.331  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.837      ;
; 0.332  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.530      ;
; 0.332  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.839      ;
; 0.333  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.837      ;
; 0.333  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.840      ;
; 0.334  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.840      ;
; 0.337  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.846      ;
; 0.338  ; branch_control:INST_branch_control|o_ADDRESS[1]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.845      ;
; 0.338  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.845      ;
; 0.340  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.539      ;
; 0.342  ; branch_control:INST_branch_control|o_ADDRESS[4]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.541      ;
; 0.343  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.883      ;
; 0.345  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.851      ;
; 0.346  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.329      ; 0.874      ;
; 0.349  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.855      ;
; 0.351  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.858      ;
; 0.352  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.310      ; 0.861      ;
; 0.355  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.569      ;
; 0.356  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.863      ;
; 0.358  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.864      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.867      ;
; 0.358  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.557      ;
; 0.366  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.875      ;
; 0.367  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.873      ;
; 0.367  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.873      ;
; 0.370  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.880      ;
; 0.370  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 0.881      ;
; 0.372  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.586      ;
; 0.377  ; data_bus:INST_data_bus|o_MEMORY[2]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.002      ; 0.053      ;
; 0.384  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.890      ;
; 0.387  ; control_unit:INST_control_unit|r_state[3]                    ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.586      ;
; 0.387  ; control_unit:INST_control_unit|r_state[1]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.586      ;
; 0.389  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.588      ;
; 0.392  ; control_unit:INST_control_unit|r_state[3]                    ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.591      ;
; 0.398  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.257      ; 0.854      ;
; 0.401  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.026      ; 0.601      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.763 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.138      ; 0.931      ;
; 0.805 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.139      ; 0.974      ;
; 0.808 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.124      ; 0.962      ;
; 0.825 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.136      ; 0.991      ;
; 0.842 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.209      ; 1.081      ;
; 0.857 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.194      ; 1.081      ;
; 0.890 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.309      ; 0.729      ;
; 0.897 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.739      ;
; 0.898 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.740      ;
; 0.898 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.310      ; 0.738      ;
; 0.899 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.311      ; 0.740      ;
; 0.901 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.308      ; 0.739      ;
; 0.905 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.307      ; 0.742      ;
; 0.911 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.125      ; 1.066      ;
; 0.943 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.112      ; 1.085      ;
; 1.127 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.112      ; 1.269      ;
; 1.149 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 0.842      ;
; 1.177 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.136      ; 1.343      ;
; 1.221 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.124      ; 1.375      ;
; 1.224 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.139      ; 1.393      ;
; 1.247 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.138      ; 1.415      ;
; 1.250 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.209      ; 1.489      ;
; 1.272 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.121      ; 1.423      ;
; 1.280 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.309      ; 1.119      ;
; 1.281 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.194      ; 1.505      ;
; 1.291 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.204      ; 1.525      ;
; 1.294 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.122      ; 1.446      ;
; 1.306 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 1.148      ;
; 1.311 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 1.153      ;
; 1.312 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.307      ; 1.149      ;
; 1.312 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.311      ; 1.153      ;
; 1.318 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.308      ; 1.156      ;
; 1.318 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 1.011      ;
; 1.322 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.310      ; 1.162      ;
; 1.325 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.125      ; 1.480      ;
; 1.330 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.309      ; 1.169      ;
; 1.333 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.307      ; 1.170      ;
; 1.350 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.141      ; 1.521      ;
; 1.356 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.112      ; 1.498      ;
; 1.359 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.308      ; 1.197      ;
; 1.381 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.142      ; 1.553      ;
; 1.404 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.139      ; 1.573      ;
; 1.433 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.197      ; 1.660      ;
; 1.468 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 1.310      ;
; 1.474 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.313      ; 1.317      ;
; 1.477 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.311      ; 1.318      ;
; 1.484 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.310      ; 1.324      ;
; 1.571 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 1.264      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[10]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[12]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[14]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[16]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[18]                                                                          ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datad                         ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datad                         ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datad                         ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datad                         ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 1.736 ; 2.084 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.064 ; 3.427 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -1.189 ; -1.535 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -1.485 ; -1.816 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.476 ; 7.560 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.253 ; 5.238 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.353 ; 6.352 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.687 ; 5.641 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.831 ; 5.821 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.476 ; 7.560 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.467 ; 5.425 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.502 ; 5.462 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.102 ; 6.060 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.722 ; 5.670 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 4.967 ; 4.991 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.269 ; 5.235 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.275 ; 5.245 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 4.996 ; 4.975 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.722 ; 5.670 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.538 ; 5.507 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.147 ; 5.130 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.147 ; 5.130 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.202 ; 6.199 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.563 ; 5.518 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.702 ; 5.690 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.333 ; 7.416 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.351 ; 5.309 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.385 ; 5.345 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.961 ; 5.918 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 4.870 ; 4.877 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 4.870 ; 4.895 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.161 ; 5.126 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.167 ; 5.137 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 4.899 ; 4.877 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.596 ; 5.544 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.420 ; 5.388 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -2.883 ; -203.212      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.719 ; -9.278        ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.191 ; -0.607        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.403  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -342.802      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.378  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                    ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -2.883 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.833      ;
; -2.830 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.780      ;
; -2.799 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.749      ;
; -2.779 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.729      ;
; -2.746 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.696      ;
; -2.744 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.696      ;
; -2.713 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.665      ;
; -2.690 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.642      ;
; -2.688 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.638      ;
; -2.683 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.640      ;
; -2.668 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.625      ;
; -2.659 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.611      ;
; -2.646 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.598      ;
; -2.645 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.599      ;
; -2.639 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.591      ;
; -2.632 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.582      ;
; -2.630 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.587      ;
; -2.615 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.572      ;
; -2.609 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.561      ;
; -2.599 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.556      ;
; -2.592 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.546      ;
; -2.584 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.541      ;
; -2.579 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.536      ;
; -2.571 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.523      ;
; -2.564 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.521      ;
; -2.561 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.515      ;
; -2.561 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.515      ;
; -2.560 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.517      ;
; -2.548 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.500      ;
; -2.547 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.499      ;
; -2.546 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.500      ;
; -2.545 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.502      ;
; -2.541 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.491      ;
; -2.541 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.495      ;
; -2.522 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.476      ;
; -2.518 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.470      ;
; -2.510 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.460      ;
; -2.506 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.460      ;
; -2.500 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.452      ;
; -2.492 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.449      ;
; -2.488 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.445      ;
; -2.477 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.431      ;
; -2.477 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.434      ;
; -2.473 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.430      ;
; -2.472 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.422      ;
; -2.459 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.411      ;
; -2.457 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.414      ;
; -2.454 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.408      ;
; -2.450 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.404      ;
; -2.446 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable     ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.398      ;
; -2.446 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.405      ;
; -2.442 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.399      ;
; -2.441 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.391      ;
; -2.431 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.385      ;
; -2.431 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.390      ;
; -2.419 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.373      ;
; -2.408 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.364      ;
; -2.406 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.363      ;
; -2.405 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.362      ;
; -2.387 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.341      ;
; -2.382 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.334      ;
; -2.381 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.338      ;
; -2.371 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.330      ;
; -2.360 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.314      ;
; -2.356 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.315      ;
; -2.356 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.308      ;
; -2.352 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.311      ;
; -2.346 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.298      ;
; -2.344 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.298      ;
; -2.342 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3] ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.294      ;
; -2.339 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.289      ;
; -2.337 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.296      ;
; -2.333 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.289      ;
; -2.324 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.283      ;
; -2.320 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                     ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.270      ;
; -2.314 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.270      ;
; -2.309 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 3.268      ;
; -2.305 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.257      ;
; -2.297 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.236     ; 3.048      ;
; -2.291 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.248      ;
; -2.286 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.242      ;
; -2.276 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.233      ;
; -2.272 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.228      ;
; -2.253 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.207      ;
; -2.251 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                     ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.205      ;
; -2.251 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                     ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.203      ;
; -2.240 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.197      ;
; -2.236 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.188      ;
; -2.235 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                     ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.192      ;
; -2.230 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.236     ; 2.981      ;
; -2.228 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.184      ;
; -2.217 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.167      ;
; -2.215 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                     ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.171      ;
; -2.214 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.166      ;
; -2.213 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                     ; ALU:INST_ALU|tmp[8]          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.167      ;
; -2.210 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                     ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.164      ;
; -2.208 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.234     ; 2.961      ;
; -2.205 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.157      ;
; -2.204 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.161      ;
; -2.198 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                     ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.150      ;
+--------+---------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.719 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.195      ; 0.914      ;
; -0.711 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.196      ; 0.906      ;
; -0.709 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.907      ;
; -0.706 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.904      ;
; -0.695 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.111      ; 0.867      ;
; -0.622 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.046      ; 1.156      ;
; -0.605 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.193      ; 0.799      ;
; -0.599 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.796      ;
; -0.597 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.191      ; 0.787      ;
; -0.597 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.796      ;
; -0.591 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.788      ;
; -0.586 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.194      ; 0.780      ;
; -0.582 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.195      ; 0.777      ;
; -0.579 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.193      ; 0.771      ;
; -0.576 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.191      ; 0.767      ;
; -0.557 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.017      ; 1.061      ;
; -0.536 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.196      ; 0.731      ;
; -0.498 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.014      ; 1.079      ;
; -0.498 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.047      ; 1.021      ;
; -0.495 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.111      ; 0.667      ;
; -0.492 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.054      ; 1.022      ;
; -0.490 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.043      ; 1.021      ;
; -0.488 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.001     ; 1.053      ;
; -0.488 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.017      ; 1.071      ;
; -0.430 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.014      ; 0.931      ;
; -0.409 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.007      ; 1.047      ;
; -0.385 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.110      ; 0.556      ;
; -0.377 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.001      ; 0.945      ;
; -0.369 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.006      ; 0.942      ;
; -0.365 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.013      ; 0.945      ;
; -0.358 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.010      ; 0.934      ;
; -0.346 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.005      ; 0.982      ;
; -0.295 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.192      ; 0.487      ;
; -0.292 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.193      ; 0.484      ;
; -0.289 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.195      ; 0.484      ;
; -0.289 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.197      ; 0.485      ;
; -0.288 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.001     ; 0.853      ;
; -0.288 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.197      ; 0.486      ;
; -0.288 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.197      ; 0.484      ;
; -0.282 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.195      ; 0.477      ;
; -0.203 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.043      ; 0.734      ;
; -0.190 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.053      ; 0.719      ;
; -0.178 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.002     ; 0.742      ;
; -0.137 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.014      ; 0.638      ;
; -0.098 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.006      ; 0.735      ;
; -0.074 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.011      ; 0.652      ;
; -0.064 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.014      ; 0.644      ;
; -0.060 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.005      ; 0.632      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.191 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.382      ; 1.410      ;
; -0.060 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.537      ;
; -0.060 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.537      ;
; -0.060 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.537      ;
; -0.060 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.537      ;
; -0.044 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.551      ;
; -0.044 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.551      ;
; -0.044 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.551      ;
; -0.044 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.551      ;
; 0.074  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.669      ;
; 0.074  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.669      ;
; 0.074  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.669      ;
; 0.074  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.669      ;
; 0.079  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.676      ;
; 0.079  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.676      ;
; 0.079  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.676      ;
; 0.079  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.378      ; 1.676      ;
; 0.135  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.046     ; 0.203      ;
; 0.135  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.046     ; 0.203      ;
; 0.152  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.474      ;
; 0.153  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.475      ;
; 0.156  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.478      ;
; 0.163  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.486      ;
; 0.165  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.001      ; 0.280      ;
; 0.165  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.001      ; 0.280      ;
; 0.166  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.490      ;
; 0.168  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.491      ;
; 0.174  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.179      ; 0.487      ;
; 0.175  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.497      ;
; 0.175  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.497      ;
; 0.176  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.498      ;
; 0.178  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.498      ;
; 0.180  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.503      ;
; 0.181  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.502      ;
; 0.182  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.504      ;
; 0.182  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.506      ;
; 0.183  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.505      ;
; 0.186  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.141      ; 0.461      ;
; 0.186  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.170      ; 0.490      ;
; 0.186  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.006     ; 0.294      ;
; 0.187  ; control_unit:INST_control_unit|r_state[0]                    ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[7]                                 ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[0]                                 ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[3]                                 ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[1]                                 ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[2]                                 ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[4]                                 ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; branch_control:INST_branch_control|r_PC_ADDRESS[0]           ; branch_control:INST_branch_control|r_PC_ADDRESS[0]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.181      ; 0.503      ;
; 0.189  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.512      ;
; 0.189  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.511      ;
; 0.189  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.168      ; 0.491      ;
; 0.190  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.516      ;
; 0.190  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.511      ;
; 0.192  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.514      ;
; 0.193  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; branch_control:INST_branch_control|o_ADDRESS[1]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]               ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.197  ; branch_control:INST_branch_control|o_ADDRESS[4]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.317      ;
; 0.199  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.525      ;
; 0.202  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.524      ;
; 0.204  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.525      ;
; 0.204  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.171      ; 0.509      ;
; 0.206  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4] ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.326      ;
; 0.208  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.535      ;
; 0.208  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.536      ;
; 0.209  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.188      ; 0.531      ;
; 0.215  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.054     ; 0.275      ;
; 0.217  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.168      ; 0.519      ;
; 0.217  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.180      ; 0.531      ;
; 0.218  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.054     ; 0.278      ;
; 0.221  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.007     ; 0.328      ;
; 0.225  ; control_unit:INST_control_unit|r_state[1]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.345      ;
; 0.229  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.349      ;
; 0.229  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.006     ; 0.337      ;
; 0.234  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.139      ; 0.507      ;
; 0.235  ; control_unit:INST_control_unit|r_state[3]                    ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.355      ;
; 0.240  ; control_unit:INST_control_unit|r_state[3]                    ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.360      ;
; 0.240  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.015     ; 0.339      ;
; 0.240  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.015     ; 0.339      ;
; 0.242  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.006     ; 0.350      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.121      ; 0.554      ;
; 0.417 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.121      ; 0.568      ;
; 0.426 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.112      ; 0.568      ;
; 0.432 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.118      ; 0.580      ;
; 0.451 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.163      ; 0.644      ;
; 0.475 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.152      ; 0.657      ;
; 0.494 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.112      ; 0.636      ;
; 0.510 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.104      ; 0.644      ;
; 0.594 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.104      ; 0.728      ;
; 0.594 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.309      ; 0.433      ;
; 0.599 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.441      ;
; 0.600 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.442      ;
; 0.600 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.442      ;
; 0.601 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.310      ; 0.441      ;
; 0.603 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.308      ; 0.441      ;
; 0.606 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.307      ; 0.443      ;
; 0.648 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.116      ; 0.794      ;
; 0.658 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.121      ; 0.809      ;
; 0.667 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.120      ; 0.817      ;
; 0.669 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.112      ; 0.811      ;
; 0.688 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.163      ; 0.881      ;
; 0.691 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.108      ; 0.829      ;
; 0.695 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.110      ; 0.835      ;
; 0.704 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.156      ; 0.890      ;
; 0.711 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.152      ; 0.893      ;
; 0.738 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.112      ; 0.880      ;
; 0.745 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.123      ; 0.898      ;
; 0.748 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.221      ; 0.499      ;
; 0.754 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.104      ; 0.888      ;
; 0.756 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.123      ; 0.909      ;
; 0.775 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.120      ; 0.925      ;
; 0.800 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.310      ; 0.640      ;
; 0.813 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.154      ; 0.997      ;
; 0.832 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.221      ; 0.583      ;
; 0.836 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.678      ;
; 0.839 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.304      ; 0.673      ;
; 0.839 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.308      ; 0.677      ;
; 0.841 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.309      ; 0.680      ;
; 0.841 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.683      ;
; 0.842 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.310      ; 0.682      ;
; 0.842 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.684      ;
; 0.853 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.305      ; 0.688      ;
; 0.865 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.308      ; 0.703      ;
; 0.936 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.311      ; 0.777      ;
; 0.938 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.780      ;
; 0.939 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.310      ; 0.779      ;
; 0.948 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.309      ; 0.787      ;
; 0.992 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.221      ; 0.743      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[10]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[12]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[14]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[16]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[18]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[20]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[21]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[22]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[23]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[24]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[25]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[26]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[28]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[32]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[35]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[40]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[5]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[6]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[8]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[9]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.378 ; 0.378        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.378 ; 0.378        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.378 ; 0.378        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.389 ; 0.389        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.389 ; 0.389        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datad                         ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datad                         ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.599 ; 0.599        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.604 ; 0.604        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datad                         ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.606 ; 0.606        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.606 ; 0.606        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datad                         ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.614 ; 0.614        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.614 ; 0.614        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.614 ; 0.614        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.615 ; 0.615        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.617 ; 0.617        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.617 ; 0.617        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.617 ; 0.617        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 1.135 ; 1.722 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 1.962 ; 2.559 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -0.794 ; -1.384 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -0.958 ; -1.517 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 4.764 ; 4.980 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.296 ; 3.353 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 4.001 ; 4.169 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.543 ; 3.634 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.648 ; 3.772 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 4.764 ; 4.980 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.396 ; 3.476 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.421 ; 3.503 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.780 ; 3.946 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.544 ; 3.667 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.153 ; 3.105 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.276 ; 3.340 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.287 ; 3.355 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.108 ; 3.155 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.544 ; 3.667 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.466 ; 3.547 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.225 ; 3.279 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.225 ; 3.279 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.902 ; 4.063 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.464 ; 3.551 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.563 ; 3.682 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 4.673 ; 4.884 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.322 ; 3.398 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.347 ; 3.425 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.689 ; 3.849 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.045 ; 3.042 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.088 ; 3.042 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.206 ; 3.267 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.216 ; 3.281 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.045 ; 3.090 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.463 ; 3.581 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.389 ; 3.467 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -5.845   ; -0.191 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK                                                   ; -5.845   ; -0.191 ; N/A      ; N/A     ; -3.000              ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.813   ; 0.403  ; N/A      ; N/A     ; 0.378               ;
; Design-wide TNS                                               ; -584.743 ; -0.607 ; 0.0      ; 0.0     ; -409.224            ;
;  i_CORE_CLK                                                   ; -558.515 ; -0.607 ; N/A      ; N/A     ; -409.224            ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -26.228  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 2.017 ; 2.431 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.483 ; 3.938 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -0.794 ; -1.384 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -0.958 ; -1.517 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.827 ; 7.949 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.538 ; 5.575 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.717 ; 6.766 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.996 ; 6.001 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.159 ; 6.206 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.827 ; 7.949 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.769 ; 5.774 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.804 ; 5.811 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.456 ; 6.442 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.024 ; 6.038 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.235 ; 5.249 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.551 ; 5.537 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.558 ; 5.559 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.254 ; 5.246 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.024 ; 6.038 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.840 ; 5.868 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.225 ; 3.279 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.225 ; 3.279 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.902 ; 4.063 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.464 ; 3.551 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.563 ; 3.682 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 4.673 ; 4.884 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.322 ; 3.398 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.347 ; 3.425 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.689 ; 3.849 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.045 ; 3.042 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.088 ; 3.042 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.206 ; 3.267 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.216 ; 3.281 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.045 ; 3.090 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.463 ; 3.581 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.389 ; 3.467 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5516     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5516     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Tue Apr 23 10:37:29 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
    Info (332105): create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder|o_BUS_select[0] instruction_decoder:INST_instruction_decoder|o_BUS_select[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.845            -558.515 i_CORE_CLK 
    Info (332119):    -1.813             -26.228 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.175              -0.175 i_CORE_CLK 
    Info (332119):     0.791               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -409.224 i_CORE_CLK 
    Info (332119):     0.395               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.147            -476.125 i_CORE_CLK 
    Info (332119):    -1.598             -23.286 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.150              -0.150 i_CORE_CLK 
    Info (332119):     0.763               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -409.224 i_CORE_CLK 
    Info (332119):     0.442               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.883            -203.212 i_CORE_CLK 
    Info (332119):    -0.719              -9.278 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.191              -0.607 i_CORE_CLK 
    Info (332119):     0.403               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -342.802 i_CORE_CLK 
    Info (332119):     0.378               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Tue Apr 23 10:37:32 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


