Start time: 16:51:02 on Dec 05,2025
qverilog class_scope.sv 
-- Compiling package class_scope_sv_unit
-- Compiling module test

Top level modules:
	test
# vsim -lib work work.class_scope_sv_unit work.test -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.class_scope_sv_unit(fast)
# Loading work.test(fast)
# run -all
# Packet name=Encoder handle=0
# i = 10
# y = 0
# Packet name=Encoder handle=1
# i = 14
# y = 1
# Packet name=Encoder handle=2
# i = 14
# y = 1
# Packet name=Encoder handle=3
# i = 12
# y = 3
#  quit -f
# End time: 16:51:05 on Dec 05,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
