#ifndef	_ADV7619_INIT_H_
#define _ADV7619_INIT_H_

CONSTANT UCHAR init_tbl_4k[] =
{
0x98, 0xFF, 0x80, // I2C reset
0x98, 0xF4, 0x80, // CEC
0x98, 0xF5, 0x7C, // INFOFRAME
0x98, 0xF8, 0x4C, // DPLL
0x98, 0xF9, 0x64, // KSV
0x98, 0xFA, 0x6C, // EDID
0x98, 0xFB, 0x68, // HDMI
0x98, 0xFD, 0x44, // CP
0x68, 0xC0, 0x03, // ADI Required Write
0x98, 0x00, 0x19, // Set VID_STD
0x98, 0x01, 0x05, // Prim_Mode =101b HDMI-Comp
0x98, 0x02, 0xF2, // Auto CSC, RGB out, Set op_656 bit
0x98, 0x03, 0x54, // 2x24 bit SDR 444 interleaved mode 0
0x98, 0x05, 0x28, // AV Codes Off
0x98, 0x06, 0xA0, // No inversion on VS,HS pins
0x98, 0x0C, 0x42, // Power up part
0x98, 0x15, 0x80, // Disable Tristate of Pins
0x98, 0x19, 0x83, // LLC DLL phase
0x98, 0x33, 0x40, // LLC DLL MUX enable
0x98, 0xDD, 0x00, // ADI Required Write
0x98, 0xE7, 0x04, // ADI Required Write 
0x4C, 0xB5, 0x01, // Setting MCLK to 256Fs
0x4C, 0xC3, 0x80, // ADI Required Write
0x4C, 0xCF, 0x03, // ADI Required Write
0x4C, 0xDB, 0x80, // ADI Required Write
0x68, 0xC0, 0x03, // ADI Required write
//0x68, 0x00, 0x08, // Set HDMI Input Port A (BG_MEAS_PORT_SEL = 001b)
0x68, 0x00, 0x09, // Set HDMI Input Port B (BG_MEAS_PORT_SEL = 001b)
0x68, 0x02, 0x03, // ALL BG Ports enabled
0x68, 0x03, 0x98, // ADI Required Write
0x68, 0x10, 0xA5, // ADI Required Write
0x68, 0x1B, 0x00, // ADI Required Write
0x68, 0x45, 0x04, // ADI Required Write
0x68, 0x97, 0xC0, // ADI Required Write
0x68, 0x3E, 0x69, // ADI Required Write
0x68, 0x3F, 0x46, // ADI Required Write
0x68, 0x4E, 0xFE, // ADI Required Write 
0x68, 0x4F, 0x08, // ADI Required Write
0x68, 0x50, 0x00, // ADI Required Write
0x68, 0x57, 0xA3, // ADI Required Write
0x68, 0x58, 0x07, // ADI Required Write
0x68, 0x6F, 0x08, // ADI Required Write
0x68, 0x83, 0xFC, // Enable clock terminators for port A & B 
0x68, 0x84, 0x03, // FP MODE

0x68, 0x85, 0x10, // ADI Required Write 
0x68, 0x86, 0x9B, // ADI Required Write 
0x68, 0x89, 0x03, // HF Gain
0x68, 0x9B, 0x03, // ADI Required Write
0x68, 0x93, 0x03, // ADI Required Write
0x68, 0x5A, 0x80, // ADI Required Write
0x68, 0x9C, 0x80, // ADI Required Write
0x68, 0x9C, 0xC0, // ADI Required Write
0x68, 0x9C, 0x00, // ADI Required Write
0x0}; //

//##02 HDMI Input to ADV7619, Input Pixel Frequency <= 170MHz ##
//:02-01 480i,576i,480p,576p In - 24-bit RGB 444 Out:
CONSTANT UCHAR init_tbl_HD[] =
{
0x98, 0xFF, 0x80, // I2C reset
0x98, 0xF4, 0x80, // CEC
0x98, 0xF5, 0x7C, // INFOFRAME
0x98, 0xF8, 0x4C, // DPLL 
0x98, 0xF9, 0x64, // KSV
0x98, 0xFA, 0x6C, // EDID
0x98, 0xFB, 0x68, // HDMI
0x98, 0xFD, 0x44, // CP
0x68, 0xC0, 0x03, // ADI Required Write
0x98, 0x01, 0x06, // Prim_Mode =110b HDMI-GR 
0x98, 0x02, 0xF7, // Auto CSC, RGB out, Set op_656 bit 
0x98, 0x03, 0x40, // 24 bit SDR 444 Mode 0
0x98, 0x05, 0x28, // AV Codes Off
0x98, 0x06, 0xA0, // No inversion on VS,HS pins
0x98, 0x0C, 0x42, // Power up part
0x98, 0x15, 0x80, // Disable Tristate of Pins
0x98, 0x19, 0x83, // LLC DLL phase
0x98, 0x33, 0x40, // LLC DLL MUX enable
0x44, 0xBA, 0x01, // Set HDMI FreeRun
0x44, 0x6C, 0x00, // Required ADI write
0x64, 0x40, 0x81, // Disable HDCP 1.1 features
0x4C, 0xB5, 0x01, // Setting MCLK to 256Fs
0x68, 0xC0, 0x03, // ADI Required write
//0x68, 0x00, 0x08, // Set HDMI Input Port A (BG_MEAS_PORT_SEL = 001b)
0x68, 0x00, 0x09, // Set HDMI Input Port B (BG_MEAS_PORT_SEL = 001b)
0x68, 0x02, 0x03, // ALL BG Ports enabled
0x68, 0x03, 0x98, // ADI Required Write
0x68, 0x10, 0xA5, // ADI Required Write
0x68, 0x1B, 0x08, // ADI Required Write
0x68, 0x45, 0x04, // ADI Required Write
0x68, 0x97, 0xC0, // ADI Required Write
0x68, 0x3D, 0x10, // ADI Required Write
0x68, 0x3E, 0x69, // ADI Required Write
0x68, 0x3F, 0x46, // ADI Required Write
0x68, 0x4E, 0xFE, // ADI Required Write 
0x68, 0x4F, 0x08, // ADI Required Write
0x68, 0x50, 0x00, // ADI Required Write
0x68, 0x57, 0xA3, // ADI Required Write
0x68, 0x58, 0x07, // ADI Required Write
0x68, 0x6F, 0x08, // ADI Required Write
0x68, 0x83, 0xFC, // Enable clock terminators for port A & B 
0x68, 0x84, 0x03, // ADI Required Write 
0x68, 0x85, 0x11, // ADI Required Write 
0x68, 0x86, 0x9B, // ADI Required Write 
0x68, 0x89, 0x03, // ADI Required Write 
0x68, 0x9B, 0x03, // ADI Required Write
0x68, 0x93, 0x03, // ADI Required Write
0x68, 0x5A, 0x80, // ADI Required Write
0x68, 0x9C, 0x80, // ADI Required Write
0x68, 0x9C, 0xC0, // ADI Required Write
0x68, 0x9C, 0x00, // ADI Required Write
0x72, 0x01, 0x00, // Set N Value(6144)
0x72, 0x02, 0x18, // Set N Value(6144)
0x72, 0x03, 0x00, // Set N Value(6144)
0x72, 0x15, 0x00, // Input 444 (RGB or YCrCb) with Separate Syncs, 44.1kHz fs 
0x72, 0x16, 0x61, // YCrCb 444
0x72, 0x18, 0x46, // CSC disabled
0x72, 0x3B, 0x80, // PR Auto Mode
0x72, 0x40, 0x80, // General Control Packet Enable
0x72, 0x41, 0x10, // Power Down control
0x72, 0x48, 0x08, // Data right justified
0x72, 0x49, 0xA8, // Set Dither_mode - 12-to-10 bit
0x72, 0x4C, 0x04, // 8 bit Output
0x72, 0x55, 0x00, // Set RGB 444 in AVinfo Frame
0x72, 0x56, 0x08, // Set active format Aspect
0x72, 0x96, 0x20, // HPD Interrupt clear
0x72, 0x98, 0x03, // ADI Required Write
0x72, 0x99, 0x02, // ADI Required Write
0x72, 0x9C, 0x30, // PLL Filter R1 Value
0x72, 0x9D, 0x61, // Set clock divide
0x72, 0xA2, 0xA4, // ADI Required Write
0x72, 0xA3, 0xA4, // ADI Required Write
0x72, 0xAF, 0x16, // Set HDMI Mode
0x72, 0xBA, 0x60, // No clock delay
0x72, 0xDE, 0x9C, // ADI Required Write
0x72, 0xE4, 0x60, // VCO Swing Reference Voltage
0x72, 0xFA, 0x7D, // Nbr of times to search for good phase
0x00 };

CONSTANT UCHAR init_clk_gt170[] =
{
0x68, 0x85, 0x10, // ADI Required Write 
0x68, 0x86, 0x9B, // ADI Required Write 
0x68, 0x89, 0x03, // HF Gain
0x68, 0x9B, 0x03, // ADI Required Write
0x68, 0x93, 0x03, // ADI Required Write
0x68, 0x5A, 0x80, // ADI Required Write
0x68, 0x9C, 0x80, // ADI Required Write
0x68, 0x9C, 0xC0, // ADI Required Write
0x68, 0x9C, 0x00, // ADI Required Write
0x0}; //
#endif


