# Lab3: Verilog FIR Design

## The following files are contributed:  
```
./rtl/fir.v
./b1.png
./report.pdf
./w1.png
./w2.png
```

## The following files are modified from course materials:
```
./tb/fir_tb.v
```
