	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\0_AppSw\\Config\\Common\\.sync_on_halt.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.src ..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c'

	
$TC162
	

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     1  /**************************************************************************
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     2  **                                                                        *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     3  **  FILE        :  sync_on_halt.c                                         *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     4  **                                                                        *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     5  **  DESCRIPTION :                                                         *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     6  **      Derivative-specific code that is run, every time the target       *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     7  **      halts, to synchronize the target and the debugger.                *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     8  **                                                                        *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	     9  **      This code is linked in by default. At the risk of debugging       *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    10  **      problems resulting from e.g. cache incoherence, it can be         *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    11  **      left out by right-clicking on the file in the C/C++ Projects      *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    12  **      view and selecting "Exclude from build...".                       *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    13  **                                                                        *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    14  **      If a user-defined TriCore processor is being used, this file      *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    15  **      may have to be adapted.                                           *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    16  **                                                                        *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    17  **  Copyright 1996-2019 TASKING BV                                        *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    18  **                                                                        *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    19  **************************************************************************/
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    20  #if __TASKING__ == 1
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    21  #include <stddef.h>
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    22  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    23  #pragma nomisrac
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    24  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    25  /* Code compaction, for example, must be avoided because this creates
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    26   * function calls and the CSA chain may not be initialized yet when
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    27   * this is run.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    28   *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    29   * Inlining must be avoided because it could make the label
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    30   * _sync_on_halt_end disappear. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    31  #pragma optimize acefgIklmNopRsuvwy
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    32  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    33  /* Because this code is not part of the application program as such,
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    34   * it makes no sense to profile it or runtime error check */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    35  #pragma profiling off
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    36  #pragma runtime BCM
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    37  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    38  /* This explicit inclusion is used because the file may be compiled
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    39   * without SFR inclusion */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    40  #include __SFRFILE__(__CPU__)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    41  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    42  /* As above, but for the assembler. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    43  #define _SYNC_ON_HALT_STRINGIFY1(x) _SYNC_ON_HALT_STRINGIFY2(x)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    44  #define _SYNC_ON_HALT_STRINGIFY2(y) #y
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    45  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    46  __asm(".include <sfr/reg" _SYNC_ON_HALT_STRINGIFY1(__CPU__) ".def>");
	.include <sfr/regtc39x.def>
	.sdecl	'.text.sync_on_halt._sync_on_halt_end',code,cluster('_sync_on_halt_end')
	.sect	'.text.sync_on_halt._sync_on_halt_end'
	.align	2
	
	.global	_sync_on_halt_end

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    47  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    48  #if        defined(_REGTC27X_H) || defined(_REGTC27XB_H)        \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    49          || defined(_REGTC27XC_H) || defined(_REGTC27XD_H)       \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    50          || defined(_REGTC26X_H) || defined(_REGTC26XB_H)        \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    51          || defined(_REGTC29X_H) || defined(_REGTC29XB_H)        \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    52          || defined(_REGTC21X_H) || defined(_REGTC22X_H)         \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    53          || defined(_REGTC23X_H) || defined(_REGTC23X_ADAS_H)    \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    54          || defined(_REGTC35X_H) || defined(_REGTC37X_H)         \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    55          || defined(_REGTC36X_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    56          || defined(_REGTC38X_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    57          || defined(_REGTC39X_H) || defined(_REGTC39XB_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    58  #if defined(__NO_VTC)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    59  #define __CLONE
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    60  #else
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    61  #define __CLONE __clone
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    62  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    63  #define __DSPR_SYNC_ON_HALT_LCX __at(0xd0003f80)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    64  #define __DSPR_SYNC_ON_HALT_UCX __at(0xd0003fc0)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    65  #else
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    66  #define __CLONE
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    67  #define __DSPR_SYNC_ON_HALT_LCX
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    68  #define __DSPR_SYNC_ON_HALT_UCX
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    69  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    70  unsigned int __near __CLONE __align(64) _sync_on_halt_lcx[16] __DSPR_SYNC_ON_HALT_LCX;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    71  unsigned int __near __CLONE __align(64) _sync_on_halt_ucx[16] __DSPR_SYNC_ON_HALT_UCX;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    72  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    73  /* This function should never be called by the target application itself. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    74  extern void _sync_on_halt_end(void)
; Function _sync_on_halt_end
.L7:
_sync_on_halt_end:	.type	func

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    75  {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    76          __nop();
	nop
.L45:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    77          __debug();
	debug
.L46:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    78  }
	ret
.L28:
	
___sync_on_halt_end_function_end:
	.size	_sync_on_halt_end,___sync_on_halt_end_function_end-_sync_on_halt_end
.L18:
	; End of function
	
	.sdecl	'.text.sync_on_halt._sync_on_halt',code,cluster('_sync_on_halt'),protect
	.sect	'.text.sync_on_halt._sync_on_halt'
	.align	2
	
	.global	_sync_on_halt

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    79  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    80  /* This function should never be called by the target application itself.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    81   * __protect__ is needed to prevent this from being eliminated through
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    82   * unreferenced section removal. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    83  extern void __protect__ _sync_on_halt(void)
; Function _sync_on_halt
.L9:
_sync_on_halt:	.type	func

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    84  {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    85  #if        defined(_REGTC1762_H) || defined(_REGTC1764_H) || defined(_REGTC1766_H) || defined(_REGTC1766B_H)    \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    86          || defined(_REGTC1792_H) || defined(_REGTC1796_H) || defined(_REGTC1796B_H)                             \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    87          || defined(_REGTC1164_H) || defined(_REGTC1166_H)                                                       \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    88  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    89  /* Device has no data cache. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    90  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    91  #elif      defined(_REGTC1130_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    92  #  define _EBU 8
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    93  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    94  #  define _DCACHE_0_ADDRESS     0xc0000000U
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    95  #  define _DCACHE_0_SIZE        64              /* In kBytes. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    96  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    97  #elif      defined(_REGTC1167_H) || defined(_REGTC1197_H)                               \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    98          || defined(_REGTC1724_H) || defined(_REGTC1728_H)                               \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	    99          || defined(_REGTC1184_H) || defined(_REGTC1784_H)                               \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   100          || defined(_REGTC1767_H) || defined(_REGTC1768_H) || defined(_REGTC1797_H)      \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   101          || defined(_REGTC1782_H) || defined(_REGTC1783_H) || defined(_REGTC1746_H)      \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   102          || defined(_REGTC1337_H) || defined(_REGTC1367_H) || defined(_REGTC1387_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   103  #  if !defined(__CORE_TC131__)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   104  #    error Internal inconsistency.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   105  #  endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   106  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   107  #  define _DCACHE_LINES         256
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   108  #  define _DCACHE_WAYS          2
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   109  #  define _DCACHE_LINE_INDEX    4
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   110  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   111  #  define _DCACHE_OFFSET        0x80000000U
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   112  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   113  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   114  #elif defined(_REGTC1736_H) || defined(_REGTC21X_H) || defined(_REGTC22X_H) || defined(_REGTC23X_H) || defined(_REGTC23X_ADAS_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   115  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   116  /* Device has no data cache, but does have a Data Line or Read Buffer (DLB or DRB). We need
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   117   * to execute CACHEI.WI at least once. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   118  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   119  #  if !defined(__CORE_TC131__) && !defined(__CORE_TC16X__) && !defined(__CORE_TC162__)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   120  #    error Internal inconsistency.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   121  #  endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   122  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   123  #  define _DCACHE_LINES         1
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   124  #  define _DCACHE_WAYS          1
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   125  #  ifdef _REGTC1736_H
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   126  #   define _DCACHE_LINE_INDEX   4
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   127  #  else
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   128  #   define _DCACHE_LINE_INDEX   5
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   129  #  endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   130  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   131  #  define _DCACHE_OFFSET        0x80000000U
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   132  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   133  #elif defined(_REGTC1798_H) || defined(_REGTC1748_H) || defined(_REGTC1791_H) || defined(_REGTC1793_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   134  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   135  #  ifndef __CORE_TC16__
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   136  #    error Internal inconsistency.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   137  #  endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   138  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   139  #  define _DCACHE_LINES         128
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   140  #  define _DCACHE_WAYS          4
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   141  #  define _DCACHE_LINE_INDEX    5
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   142  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   143  #  define _DCACHE_OFFSET        0x80000000U
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   144  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   145  #elif      defined(_REGTC27X_H) || defined(_REGTC27XB_H) || defined(_REGTC27XC_H) || defined(_REGTC27XD_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   146  #  if !defined(__CORE_TC16X__) && !defined(__CORE_TC162__)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   147  #    error Internal inconsistency.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   148  #  endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   149  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   150  /* Cache way number occupies bits 0 and 1, index number occupies bits 5...10. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   151  #  define _DCACHE_LINES         64
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   152  #  define _DCACHE_WAYS          4
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   153  #  define _DCACHE_LINE_INDEX    5
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   154  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   155  #  define _DCACHE_OFFSET        0x80000000U
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   156  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   157  #elif      defined(_REGTC26X_H) || defined(_REGTC26XB_H) || defined(_REGTC29X_H)        \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   158          || defined(_REGTC35X_H) || defined(_REGTC37X_H)                                 \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   159          || defined(_REGTC36X_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   160          || defined(_REGTC29XB_H) || defined(_REGTC38X_H) || defined(_REGTC39X_H) || defined(_REGTC39XB_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   161  #  if !defined(__CORE_TC16X__) && !defined(__CORE_TC162__)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   162  #    error Internal inconsistency.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   163  #  endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   164  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   165  /* Cache way number occupies bit 0, index number occupies bits 5...11. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   166  #  define _DCACHE_LINES         128
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   167  #  define _DCACHE_WAYS          2
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   168  #  define _DCACHE_LINE_INDEX    5
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   169  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   170  #  define _DCACHE_OFFSET        0x80000000U
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   171  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   172  #else
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   173  #  error Unknown device. For user-defined devices, this code may have to be adapted.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   174  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   175  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   176  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   177  #ifdef _DCACHE_LINES
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   178          unsigned char *         line_addr;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   179          unsigned int            line_index;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   180          unsigned int            way_index;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   181  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   182  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   183  #ifdef _EBU
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   184          EBU_ADDRSEL0_type *     ebu_addrselx;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   185          ptrdiff_t               ebu_addrsel_delta;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   186          int                     region_index;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   187          unsigned int            region_addr_u;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   188  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   189  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   190  #if defined(_EBU) || defined(_DCACHE_0_ADDRESS)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   191          unsigned char *         line_addr;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   192          unsigned int            line_count;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   193          unsigned int            line_index;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   194  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   195  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   196  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   197          /* Determine number of EBU regions. (Note that at the time of this writing at
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   198           * least it was not actually possible for there to be 5 or 6, only 4 or 7.) */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   199  #ifndef _EBU
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   200     /* (Nothing.) */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   201  #elif defined(EBU_ADDRSEL7) || !defined(EBU_ADDRSEL3)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   202  #  error Unexpected number of EBU_ADDRSELx registers.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   203  #elif defined(EBU_ADDRSEL6)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   204  #  define _EBU_REGION_COUNT 7
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   205  #elif defined(EBU_ADDRSEL5)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   206  #  define _EBU_REGION_COUNT 6
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   207  #elif defined(EBU_ADDRSEL4)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   208  #  define _EBU_REGION_COUNT 5
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   209  #else
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   210  #  define _EBU_REGION_COUNT 4
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   211  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   212  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   213          /* ***************************************************************************************
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   214           * Save PSW and (most of) the address and data registers. (Not all of these will actually
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   215           * be used, but that is up to the compiler and cannot be predicted reliably.)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   216           *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   217           * Note that PSW must be saved because of the switch to supervisor mode below, but also
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   218           * because the remainder of the code may change the flags.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   219           *
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   220           * The st*cx instructions do not affect the CSA list and do not require it to be properly
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   221           * initialized (which it might not be at this point). */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   222          __asm("stlcx _sync_on_halt_lcx");
	stlcx _sync_on_halt_lcx
.L51:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   223          __asm("stucx _sync_on_halt_ucx");
	stucx _sync_on_halt_ucx
.L52:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   224  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   225          /* Set PSW.IO to 2 (supervisor mode). This is needed for certain operations
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   226           * performed below. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   227          __mtcr(PSW, (int) (((unsigned int) __mfcr(PSW) & 0xfffff3ffU) | 0x800U));
	mfcr	d15,#65028
.L53:
	insert	d15,d15,#2,#10,#2
.L54:
	mtcr	#65028,d15
	isync
.L55:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   228  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   229          /* ***************************************************************
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   230           * Initiate flushing of instruction cache. (Waiting for it to
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   231           * complete is done later, i.e. in parallel with the data
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   232           * cache flushing.)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   233           */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   234  #if        defined(_REGTC1130_H)        \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   235          || defined(_REGTC1762_H) || defined(_REGTC1764_H)                               \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   236          || defined(_REGTC1766_H) || defined(_REGTC1766B_H)                              \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   237          || defined(_REGTC1164_H) || defined(_REGTC1166_H)                               \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   238          || defined(_REGTC1792_H) || defined(_REGTC1796_H) || defined(_REGTC1796B_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   239  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   240  /* Instruction cache flushing not supported for these devices. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   241  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   242  #elif      defined(_REGTC1167_H) || defined(_REGTC1197_H)                               \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   243          || defined(_REGTC1724_H) || defined(_REGTC1728_H) || defined(_REGTC1736_H)      \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   244          || defined(_REGTC1184_H) || defined(_REGTC1784_H)                               \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   245          || defined(_REGTC1767_H) || defined(_REGTC1768_H) || defined(_REGTC1797_H)      \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   246          || defined(_REGTC1782_H) || defined(_REGTC1783_H) || defined(_REGTC1746_H)      \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   247          || defined(_REGTC1337_H) || defined(_REGTC1367_H) || defined(_REGTC1387_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   248  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   249  #  define _ICACHE_BIT0  PMI_CON1.B.PCINV
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   250  #  define _ICACHE_BIT1  PMI_CON1.B.PBINV
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   251  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   252  #elif      defined(_REGTC1798_H) || defined(_REGTC1748_H) || defined(_REGTC1791_H) || defined(_REGTC1793_H)     \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   253          || defined(_REGTC21X_H)  || defined(_REGTC22X_H)  || defined(_REGTC23X_H)  || defined(_REGTC23X_ADAS_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   254          || defined(_REGTC27X_H)  || defined(_REGTC27XB_H) || defined(_REGTC27XC_H) || defined(_REGTC27XD_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   255          || defined(_REGTC26X_H)  || defined(_REGTC26XB_H) || defined(_REGTC29X_H)  || defined(_REGTC29XB_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   256          || defined(_REGTC35X_H) || defined(_REGTC37X_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   257          || defined(_REGTC36X_H) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   258          || defined(_REGTC38X_H)   || defined(_REGTC39X_H) || defined(_REGTC39XB_H)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   259  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   260  #  define _ICACHE_BIT0_W(bit_val) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   261          __mtcr(PCON1, (int) (((unsigned int) __mfcr(PCON1) & 0xfffffffeU) | (bit_val ? 1 : 0)))
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   262  #  define _ICACHE_BIT1_W(bit_val) \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   263          __mtcr(PCON1, (int) (((unsigned int) __mfcr(PCON1) & 0xfffffffdU) | (bit_val ? 2 : 0)))
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   264  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   265  #  define _ICACHE_BIT0_R \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   266          (((unsigned int) __mfcr(PCON1) & 0x1U)!=0U)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   267  #  define _ICACHE_BIT1_R \ 
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   268          (((unsigned int) __mfcr(PCON1) & 0x2U)!=0U)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   269  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   270  #else
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   271  #  error Unknown device.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   272  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   273  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   274  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   275  #ifdef _ICACHE_BIT0
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   276          _ICACHE_BIT0 = 1;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   277          _ICACHE_BIT1 = 1;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   278  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   279  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   280  #ifdef _ICACHE_BIT0_W
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   281          _ICACHE_BIT0_W(1);
	mfcr	d15,#37380
	or	d15,#1
	mtcr	#37380,d15
	isync
.L56:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   282          _ICACHE_BIT1_W(1);
	mfcr	d15,#37380
	or	d15,#2
	mtcr	#37380,d15
	isync
.L57:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   283  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   284  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   285          /* **********************************************************
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   286           * Flush data cache. This will also flush the data line
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   287           * buffer, if there is one. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   288  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   289  #ifdef _EBU
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   290          ebu_addrselx = &EBU_ADDRSEL0;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   291  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   292          ebu_addrsel_delta = ((EBU_ADDRSEL0_type *) &EBU_ADDRSEL1) - &EBU_ADDRSEL0;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   293  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   294          for (   region_index = 0; region_index < _EBU_REGION_COUNT;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   295                  region_index++, ebu_addrselx += ebu_addrsel_delta       )
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   296          {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   297                  if (!ebu_addrselx->B.REGENAB)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   298                  {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   299                          continue;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   300                  }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   301  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   302                  if (       (((ebu_addrselx->B.BASE >> 16) & 0xfU) == _EBU)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   303                          || (ebu_addrselx->B.ALTENAB && (ebu_addrselx->B.ALTSEG == _EBU))
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   304                     )
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   305                  {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   306                          /* EBU region is accessible via segment specified by _EBU. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   307  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   308                          /* Calculate start address of region. First, bits 28-31. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   309                          region_addr_u = ((unsigned int) _EBU << 28);
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   310  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   311                          /* Add bits 12-27. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   312                          region_addr_u +=        ((unsigned int) (ebu_addrselx->B.BASE & 0xffff) << 12)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   313                                                  & (0xffffffffU << (27 - ebu_addrselx->B.MASK));
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   314  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   315                          /* Size measured in 16-byte (128-bit) cache lines.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   316                           * For example, when MASK equals 15, the size is
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   317                           * 4 kBytes, i.e. 256 lines. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   318                          line_count = 1 << (23 - ebu_addrselx->B.MASK);
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   319  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   320                          line_addr = (unsigned char *) region_addr_u;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   321  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   322                          for (line_index = 0; line_index < line_count; line_index++)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   323                          {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   324                                  __cacheawi(line_addr);
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   325  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   326                                  line_addr += 16;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   327                          }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   328                  }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   329          }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   330  #endif /* #ifdef _EBU */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   331  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   332  #ifdef _DCACHE_0_ADDRESS
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   333          line_count = (_DCACHE_0_SIZE * 1024) / 16;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   334          line_addr = (unsigned char *) _DCACHE_0_ADDRESS;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   335  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   336          for (line_index = 0; line_index < line_count; line_index++)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   337          {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   338                  __cacheawi(line_addr);
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   339  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   340                  line_addr += 16;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   341          }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   342  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   343  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   344  #ifdef _DCACHE_1_ADDRESS
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   345          line_count = (_DCACHE_1_SIZE * 1024) / 16;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   346          line_addr = (unsigned char *) _DCACHE_1_ADDRESS;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   347  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   348          for (line_index = 0; line_index < line_count; line_index++)
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   349          {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   350                  __cacheawi(line_addr);
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   351  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   352                  line_addr += 16;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   353          }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   354  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   355  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   356  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   357  #ifdef _DCACHE_LINES
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   358          /* In the case of a TC1.6E core, there is only a Data Read Buffer (DRB),
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   359           * not a real cache, and as a result a single __cacheiwi(...) would
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   360           * actually suffice. However, the loop also works. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   361          line_addr = (unsigned char *) _DCACHE_OFFSET;
	movh.a	a15,#32768
.L36:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   362  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   363          for (line_index = 0; line_index < _DCACHE_LINES; line_index++)
	lea	a2,127
.L2:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   364          {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   365                  for (way_index = 0; way_index < _DCACHE_WAYS; way_index++)
	mov.aa	a4,a15
.L58:
	mov.a	a5,#1
.L3:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   366                  {
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   367                          __cacheiwi( line_addr+way_index );
	cachei.wi	[a4+]1
.L59:
	loop	a5,.L3
.L60:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   368                  }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   369  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   370                  line_addr += (1 << _DCACHE_LINE_INDEX);
	lea	a15,[a15]32
	loop	a2,.L2

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   371          }
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   372  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   373  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   374          /* **********************************************************
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   375           * Wait for code cache flushing to complete.
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   376           */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   377  #ifdef _ICACHE_BIT0
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   378          while (_ICACHE_BIT0 || _ICACHE_BIT1);
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   379  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   380  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   381  #ifdef _ICACHE_BIT0_R
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   382          while (_ICACHE_BIT0_R || _ICACHE_BIT1_R);
.L4:
.L5:
	mfcr	d15,#37380
	jnz.t	d15:0,.L5
.L61:
	mfcr	d15,#37380
	jnz.t	d15:1,.L4
.L62:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   383  #endif
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   384  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   385          /* ***************************************************************************************
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   386           * Restore registers. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   387  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   388          /* If we switched to supervisor mode above, this restores the prior mode
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   389           * as well. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   390          __mtcr(PSW, _sync_on_halt_ucx[1]);
	ld.w	d15,_sync_on_halt_ucx+4
.L63:
	mtcr	#65028,d15
	isync
.L64:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   391          __asm("lducx _sync_on_halt_ucx");
	lducx _sync_on_halt_ucx
.L65:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   392          __asm("ldlcx _sync_on_halt_lcx");
	ldlcx _sync_on_halt_lcx
.L66:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   393  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   394          /* ***************************************************************************************
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   395           * Flush pipeline. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   396  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   397          __dsync();              /* Synchronize data. */
	dsync
.L67:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   398          __isync();              /* Synchronize instructions. */
	isync
.L68:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   399          __nop();                /*  */
	nop
.L69:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   400          __nop();                /* TC113_CPU9. */
	nop
.L70:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   401  
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   402          /* No function call should be used here, because the CSA may not have
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   403           * been initialized yet. */
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   404          __asm("j _sync_on_halt_end");
	j _sync_on_halt_end
.L71:

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   405          return;
; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   406  }
	ret
.L29:
	
___sync_on_halt_function_end:
	.size	_sync_on_halt,___sync_on_halt_function_end-_sync_on_halt
.L23:
	; End of function
	
	.sdecl	'.zbss.clone.sync_on_halt._sync_on_halt_lcx',data,cluster('_sync_on_halt_lcx') at 0xd0003f80
	.sect	'.zbss.clone.sync_on_halt._sync_on_halt_lcx'
	.global	_sync_on_halt_lcx
	.align	64
_sync_on_halt_lcx:	.type	object
	.size	_sync_on_halt_lcx,64
	.space	64
	.sdecl	'.zbss.clone.sync_on_halt._sync_on_halt_ucx',data,cluster('_sync_on_halt_ucx') at 0xd0003fc0
	.sect	'.zbss.clone.sync_on_halt._sync_on_halt_ucx'
	.global	_sync_on_halt_ucx
	.align	64
_sync_on_halt_ucx:	.type	object
	.size	_sync_on_halt_ucx,64
	.space	64
	.calls	'_sync_on_halt_end','',0
	.calls	'_sync_on_halt','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L11:
	.word	540
	.half	3
	.word	.L12
	.byte	4
.L10:
	.byte	1
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L13
	.byte	2
	.byte	'int',0,4,5,3
	.word	168
	.byte	4
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,5
	.word	175
	.byte	0
.L32:
	.byte	2
	.byte	'unsigned int',0,4,7,6
	.word	217
	.byte	7
	.word	217
	.byte	8
	.byte	'__cmpswapw',0
	.word	233
	.byte	1,1,1,1,9
	.byte	'p',0
	.word	238
	.byte	9
	.byte	'value',0
	.word	217
	.byte	9
	.byte	'compare',0
	.word	217
	.byte	0,2
	.byte	'unsigned char',0,1,8
.L30:
	.byte	7
	.word	295
	.byte	4
	.byte	'__cacheiwi',0,1,1,1,1,9
	.byte	'p',0
	.word	312
	.byte	0,4
	.byte	'__mtcr',0,1,1,1,1,5
	.word	168
	.byte	5
	.word	168
	.byte	0,6
	.word	168
	.byte	8
	.byte	'__mfcr',0
	.word	364
	.byte	1,1,1,1,5
	.word	168
	.byte	0,10
	.byte	'__debug',0,1,1,1,1,10
	.byte	'__nop',0,1,1,1,1,10
	.byte	'__isync',0,1,1,1,1,10
	.byte	'__dsync',0,1,1,1,1,2
	.byte	'short int',0,2,5,11
	.byte	'__wchar_t',0,1,1,1
	.word	441
	.byte	11
	.byte	'__size_t',0,1,1,1
	.word	217
	.byte	11
	.byte	'__ptrdiff_t',0,1,1,1
	.word	168
	.byte	12,1,7
	.word	509
	.byte	11
	.byte	'__codeptr',0,1,1,1
	.word	511
.L35:
	.byte	13,64
	.word	217
	.byte	14,15,0,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L12:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,38,0,73,19,0,0,4,46,1,3,8,54
	.byte	15,39,12,63,12,60,12,0,0,5,5,0,73,19,0,0,6,53,0,73,19,0,0,7,15,0,73,19,0,0,8,46,1,3,8,73,19,54,15,39,12
	.byte	63,12,60,12,0,0,9,5,0,3,8,73,19,0,0,10,46,0,3,8,54,15,39,12,63,12,60,12,0,0,11,22,0,3,8,58,15,59,15,57
	.byte	15,73,19,0,0,12,21,0,54,15,0,0,13,1,1,11,15,73,19,0,0,14,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L13:
	.word	.L38-.L37
.L37:
	.half	3
	.word	.L40-.L39
.L39:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0,0,0,0,0
.L40:
.L38:
	.sdecl	'.debug_info',debug,cluster('_sync_on_halt_end')
	.sect	'.debug_info'
.L14:
	.word	221
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L17,.L16
	.byte	2
	.word	.L10
	.byte	3
	.byte	'_sync_on_halt_end',0,1,74,13,1,1,1
	.word	.L7,.L28,.L6
	.byte	4
	.word	.L7,.L28
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('_sync_on_halt_end')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('_sync_on_halt_end')
	.sect	'.debug_line'
.L16:
	.word	.L42-.L41
.L41:
	.half	3
	.word	.L44-.L43
.L43:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0,0,0,0,0
.L44:
	.byte	5,14,7,0,5,2
	.word	.L7
	.byte	3,203,0,1,5,16,9
	.half	.L45-.L7
	.byte	3,1,1,5,1,9
	.half	.L46-.L45
	.byte	3,1,1,7,9
	.half	.L18-.L46
	.byte	0,1,1
.L42:
	.sdecl	'.debug_ranges',debug,cluster('_sync_on_halt_end')
	.sect	'.debug_ranges'
.L17:
	.word	-1,.L7,0,.L18-.L7,0,0
	.sdecl	'.debug_info',debug,cluster('_sync_on_halt')
	.sect	'.debug_info'
.L19:
	.word	288
	.half	3
	.word	.L20
	.byte	4,1
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L22,.L21
	.byte	2
	.word	.L10
	.byte	3
	.byte	'_sync_on_halt',0,1,83,25,1,1,1
	.word	.L9,.L29,.L8
	.byte	4
	.word	.L9,.L29
	.byte	5
	.byte	'line_addr',0,1,178,1,33
	.word	.L30,.L31
	.byte	5
	.byte	'line_index',0,1,179,1,33
	.word	.L32,.L33
	.byte	5
	.byte	'way_index',0,1,180,1,33
	.word	.L32,.L34
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_sync_on_halt')
	.sect	'.debug_abbrev'
.L20:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_sync_on_halt')
	.sect	'.debug_line'
.L21:
	.word	.L48-.L47
.L47:
	.half	3
	.word	.L50-.L49
.L49:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0,0,0,0,0
.L50:
	.byte	5,9,7,0,5,2
	.word	.L9
	.byte	3,221,1,1,9
	.half	.L51-.L9
	.byte	3,1,1,5,50,9
	.half	.L52-.L51
	.byte	3,4,1,5,71,9
	.half	.L53-.L52
	.byte	1,5,15,9
	.half	.L54-.L53
	.byte	1,5,9,9
	.half	.L55-.L54
	.byte	3,54,1,9
	.half	.L56-.L55
	.byte	3,1,1,5,21,9
	.half	.L57-.L56
	.byte	3,207,0,1,5,56,9
	.half	.L36-.L57
	.byte	3,2,1,5,74,9
	.half	.L2-.L36
	.byte	3,2,1,5,61,9
	.half	.L58-.L2
	.byte	1,5,35,9
	.half	.L3-.L58
	.byte	3,2,1,5,61,9
	.half	.L59-.L3
	.byte	3,126,1,5,27,7,9
	.half	.L60-.L59
	.byte	3,5,1,5,56,3,121,1,5,16,7,9
	.half	.L5-.L60
	.byte	3,19,1,5,34,9
	.half	.L61-.L5
	.byte	1,5,38,9
	.half	.L62-.L61
	.byte	3,8,1,5,15,9
	.half	.L63-.L62
	.byte	1,5,9,9
	.half	.L64-.L63
	.byte	3,1,1,9
	.half	.L65-.L64
	.byte	3,1,1,5,16,9
	.half	.L66-.L65
	.byte	3,5,1,9
	.half	.L67-.L66
	.byte	3,1,1,5,14,9
	.half	.L68-.L67
	.byte	3,1,1,9
	.half	.L69-.L68
	.byte	3,1,1,5,9,9
	.half	.L70-.L69
	.byte	3,4,1,5,1,9
	.half	.L71-.L70
	.byte	3,2,1,7,9
	.half	.L23-.L71
	.byte	0,1,1
.L48:
	.sdecl	'.debug_ranges',debug,cluster('_sync_on_halt')
	.sect	'.debug_ranges'
.L22:
	.word	-1,.L9,0,.L23-.L9,0,0
	.sdecl	'.debug_info',debug,cluster('_sync_on_halt_lcx')
	.sect	'.debug_info'
.L24:
	.word	199
	.half	3
	.word	.L25
	.byte	4,1
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1,2
	.word	.L10
	.byte	3
	.byte	'_sync_on_halt_lcx',0,1,70,41
	.word	.L35
	.byte	1,5,3
	.word	_sync_on_halt_lcx
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('_sync_on_halt_lcx')
	.sect	'.debug_abbrev'
.L25:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('_sync_on_halt_ucx')
	.sect	'.debug_info'
.L26:
	.word	199
	.half	3
	.word	.L27
	.byte	4,1
	.byte	'..\\0_Src\\0_AppSw\\Config\\Common\\sync_on_halt.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1,2
	.word	.L10
	.byte	3
	.byte	'_sync_on_halt_ucx',0,1,71,41
	.word	.L35
	.byte	1,5,3
	.word	_sync_on_halt_ucx
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('_sync_on_halt_ucx')
	.sect	'.debug_abbrev'
.L27:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('_sync_on_halt')
	.sect	'.debug_loc'
.L8:
	.word	-1,.L9,0,.L29-.L9
	.half	2
	.byte	138,0
	.word	0,0
.L31:
	.word	-1,.L9,.L36-.L9,.L29-.L9
	.half	1
	.byte	111
	.word	0,0
.L33:
	.word	0,0
.L34:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_sync_on_halt_end')
	.sect	'.debug_loc'
.L6:
	.word	-1,.L7,0,.L28-.L7
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L72:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('_sync_on_halt_end')
	.sect	'.debug_frame'
	.word	24
	.word	.L72,.L7,.L28-.L7
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('_sync_on_halt')
	.sect	'.debug_frame'
	.word	20
	.word	.L72,.L9,.L29-.L9
	.byte	8,19,8,22,8,23,0,0

; ..\0_Src\0_AppSw\Config\Common\sync_on_halt.c	   407  #endif

	; Module end
