{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708459448103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708459448104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:04:07 2024 " "Processing started: Tue Feb 20 12:04:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708459448104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459448104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counters -c counters " "Command: quartus_map --read_settings_files=on --write_settings_files=off counters -c counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459448104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708459448441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708459448442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counters-a " "Found design unit 1: counters-a" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708459454811 ""} { "Info" "ISGN_ENTITY_NAME" "1 counters " "Found entity 1: counters" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708459454811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counters " "Elaborating entity \"counters\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708459454849 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_50 counters.vhd(110) " "VHDL Process Statement warning at counters.vhd(110): signal \"CLK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454860 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(150) " "VHDL Process Statement warning at counters.vhd(150): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(150) " "VHDL Process Statement warning at counters.vhd(150): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG_alarm counters.vhd(152) " "VHDL Process Statement warning at counters.vhd(152): signal \"AMPM_FLAG_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG_alarm counters.vhd(155) " "VHDL Process Statement warning at counters.vhd(155): signal \"AMPM_FLAG_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 counters.vhd(161) " "VHDL Process Statement warning at counters.vhd(161): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(162) " "VHDL Process Statement warning at counters.vhd(162): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(163) " "VHDL Process Statement warning at counters.vhd(163): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY2 counters.vhd(164) " "VHDL Process Statement warning at counters.vhd(164): signal \"KEY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(165) " "VHDL Process Statement warning at counters.vhd(165): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(166) " "VHDL Process Statement warning at counters.vhd(166): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY3 counters.vhd(167) " "VHDL Process Statement warning at counters.vhd(167): signal \"KEY3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(168) " "VHDL Process Statement warning at counters.vhd(168): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(169) " "VHDL Process Statement warning at counters.vhd(169): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(170) " "VHDL Process Statement warning at counters.vhd(170): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(173) " "VHDL Process Statement warning at counters.vhd(173): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(178) " "VHDL Process Statement warning at counters.vhd(178): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG counters.vhd(180) " "VHDL Process Statement warning at counters.vhd(180): signal \"AMPM_FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 counters.vhd(187) " "VHDL Process Statement warning at counters.vhd(187): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(188) " "VHDL Process Statement warning at counters.vhd(188): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(189) " "VHDL Process Statement warning at counters.vhd(189): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY2 counters.vhd(190) " "VHDL Process Statement warning at counters.vhd(190): signal \"KEY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(191) " "VHDL Process Statement warning at counters.vhd(191): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(192) " "VHDL Process Statement warning at counters.vhd(192): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY3 counters.vhd(193) " "VHDL Process Statement warning at counters.vhd(193): signal \"KEY3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(194) " "VHDL Process Statement warning at counters.vhd(194): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(195) " "VHDL Process Statement warning at counters.vhd(195): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454861 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(196) " "VHDL Process Statement warning at counters.vhd(196): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(199) " "VHDL Process Statement warning at counters.vhd(199): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(258) " "VHDL Process Statement warning at counters.vhd(258): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(258) " "VHDL Process Statement warning at counters.vhd(258): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_min counters.vhd(259) " "VHDL Process Statement warning at counters.vhd(259): signal \"LowDigit_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_min counters.vhd(260) " "VHDL Process Statement warning at counters.vhd(260): signal \"HighDigit_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_hour counters.vhd(260) " "VHDL Process Statement warning at counters.vhd(260): signal \"LowDigit_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_hour counters.vhd(260) " "VHDL Process Statement warning at counters.vhd(260): signal \"HighDigit_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_min_alarm counters.vhd(261) " "VHDL Process Statement warning at counters.vhd(261): signal \"LowDigit_min_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_min_alarm counters.vhd(262) " "VHDL Process Statement warning at counters.vhd(262): signal \"HighDigit_min_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_hour_alarm counters.vhd(262) " "VHDL Process Statement warning at counters.vhd(262): signal \"LowDigit_hour_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_hour_alarm counters.vhd(262) " "VHDL Process Statement warning at counters.vhd(262): signal \"HighDigit_hour_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG counters.vhd(263) " "VHDL Process Statement warning at counters.vhd(263): signal \"AMPM_FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG_alarm counters.vhd(263) " "VHDL Process Statement warning at counters.vhd(263): signal \"AMPM_FLAG_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_reached counters.vhd(264) " "VHDL Process Statement warning at counters.vhd(264): signal \"alarm_reached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(269) " "VHDL Process Statement warning at counters.vhd(269): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(269) " "VHDL Process Statement warning at counters.vhd(269): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LowDigit_sec_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"LowDigit_sec_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HighDigit_sec_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"HighDigit_sec_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LowDigit_min_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"LowDigit_min_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HighDigit_min_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"HighDigit_min_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LowDigit_hour_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"LowDigit_hour_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HighDigit_hour_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"HighDigit_hour_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AMPM_FLAG_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"AMPM_FLAG_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARM_ACTIVATED counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"ALARM_ACTIVATED\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm_reached counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"alarm_reached\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(288) " "VHDL Process Statement warning at counters.vhd(288): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708459454862 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_reached counters.vhd(105) " "Inferred latch for \"alarm_reached\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARM_ACTIVATED counters.vhd(105) " "Inferred latch for \"ALARM_ACTIVATED\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMPM_FLAG_alarm counters.vhd(105) " "Inferred latch for \"AMPM_FLAG_alarm\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[0\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[1\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[2\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[3\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[0\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[1\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[2\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[3\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[0\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[1\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[2\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[3\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[0\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[1\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[2\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[3\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[0\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[1\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[2\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[3\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[0\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[1\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[2\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[3\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459454863 "|counters"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALARM_ACTIVATED\$latch " "Latch ALARM_ACTIVATED\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_time " "Ports D and ENA on the latch are fed by the same signal set_time" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708459455315 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708459455315 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[0\] HighDigit_sec\[0\]~_emulated HighDigit_sec\[0\]~1 " "Register \"HighDigit_sec\[0\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[0\]~_emulated\" and latch \"HighDigit_sec\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[1\] HighDigit_sec\[1\]~_emulated HighDigit_sec\[1\]~5 " "Register \"HighDigit_sec\[1\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[1\]~_emulated\" and latch \"HighDigit_sec\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[2\] HighDigit_sec\[2\]~_emulated HighDigit_sec\[2\]~9 " "Register \"HighDigit_sec\[2\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[2\]~_emulated\" and latch \"HighDigit_sec\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[3\] HighDigit_sec\[3\]~_emulated HighDigit_sec\[3\]~13 " "Register \"HighDigit_sec\[3\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[3\]~_emulated\" and latch \"HighDigit_sec\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[0\] LowDigit_sec\[0\]~_emulated LowDigit_sec\[0\]~1 " "Register \"LowDigit_sec\[0\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[0\]~_emulated\" and latch \"LowDigit_sec\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[1\] LowDigit_sec\[1\]~_emulated LowDigit_sec\[1\]~5 " "Register \"LowDigit_sec\[1\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[1\]~_emulated\" and latch \"LowDigit_sec\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[2\] LowDigit_sec\[2\]~_emulated LowDigit_sec\[2\]~9 " "Register \"LowDigit_sec\[2\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[2\]~_emulated\" and latch \"LowDigit_sec\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[3\] LowDigit_sec\[3\]~_emulated LowDigit_sec\[3\]~13 " "Register \"LowDigit_sec\[3\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[3\]~_emulated\" and latch \"LowDigit_sec\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[0\] HighDigit_min\[0\]~_emulated HighDigit_min\[0\]~1 " "Register \"HighDigit_min\[0\]\" is converted into an equivalent circuit using register \"HighDigit_min\[0\]~_emulated\" and latch \"HighDigit_min\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[1\] HighDigit_min\[1\]~_emulated HighDigit_min\[1\]~5 " "Register \"HighDigit_min\[1\]\" is converted into an equivalent circuit using register \"HighDigit_min\[1\]~_emulated\" and latch \"HighDigit_min\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[2\] HighDigit_min\[2\]~_emulated HighDigit_min\[2\]~9 " "Register \"HighDigit_min\[2\]\" is converted into an equivalent circuit using register \"HighDigit_min\[2\]~_emulated\" and latch \"HighDigit_min\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[3\] HighDigit_min\[3\]~_emulated HighDigit_min\[3\]~13 " "Register \"HighDigit_min\[3\]\" is converted into an equivalent circuit using register \"HighDigit_min\[3\]~_emulated\" and latch \"HighDigit_min\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[0\] LowDigit_min\[0\]~_emulated LowDigit_min\[0\]~1 " "Register \"LowDigit_min\[0\]\" is converted into an equivalent circuit using register \"LowDigit_min\[0\]~_emulated\" and latch \"LowDigit_min\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[1\] LowDigit_min\[1\]~_emulated LowDigit_min\[1\]~5 " "Register \"LowDigit_min\[1\]\" is converted into an equivalent circuit using register \"LowDigit_min\[1\]~_emulated\" and latch \"LowDigit_min\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[2\] LowDigit_min\[2\]~_emulated LowDigit_min\[2\]~9 " "Register \"LowDigit_min\[2\]\" is converted into an equivalent circuit using register \"LowDigit_min\[2\]~_emulated\" and latch \"LowDigit_min\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[3\] LowDigit_min\[3\]~_emulated LowDigit_min\[3\]~13 " "Register \"LowDigit_min\[3\]\" is converted into an equivalent circuit using register \"LowDigit_min\[3\]~_emulated\" and latch \"LowDigit_min\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[0\] HighDigit_hour\[0\]~_emulated HighDigit_hour\[0\]~1 " "Register \"HighDigit_hour\[0\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[0\]~_emulated\" and latch \"HighDigit_hour\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[1\] HighDigit_hour\[1\]~_emulated HighDigit_hour\[1\]~5 " "Register \"HighDigit_hour\[1\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[1\]~_emulated\" and latch \"HighDigit_hour\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[2\] HighDigit_hour\[2\]~_emulated HighDigit_hour\[2\]~9 " "Register \"HighDigit_hour\[2\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[2\]~_emulated\" and latch \"HighDigit_hour\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[3\] HighDigit_hour\[3\]~_emulated HighDigit_hour\[3\]~13 " "Register \"HighDigit_hour\[3\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[3\]~_emulated\" and latch \"HighDigit_hour\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|HighDigit_hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[0\] LowDigit_hour\[0\]~_emulated LowDigit_hour\[0\]~1 " "Register \"LowDigit_hour\[0\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[0\]~_emulated\" and latch \"LowDigit_hour\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[1\] LowDigit_hour\[1\]~_emulated LowDigit_hour\[1\]~5 " "Register \"LowDigit_hour\[1\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[1\]~_emulated\" and latch \"LowDigit_hour\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[2\] LowDigit_hour\[2\]~_emulated LowDigit_hour\[2\]~9 " "Register \"LowDigit_hour\[2\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[2\]~_emulated\" and latch \"LowDigit_hour\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[3\] LowDigit_hour\[3\]~_emulated LowDigit_hour\[3\]~13 " "Register \"LowDigit_hour\[3\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[3\]~_emulated\" and latch \"LowDigit_hour\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|LowDigit_hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AMPM~reg0 AMPM~reg0_emulated AMPM~1 " "Register \"AMPM~reg0\" is converted into an equivalent circuit using register \"AMPM~reg0_emulated\" and latch \"AMPM~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|AMPM~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AMPM_FLAG AMPM_FLAG~_emulated AMPM_FLAG~1 " "Register \"AMPM_FLAG\" is converted into an equivalent circuit using register \"AMPM_FLAG~_emulated\" and latch \"AMPM_FLAG~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708459455316 "|counters|AMPM_FLAG"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1708459455316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708459455416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708459455794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708459455794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708459455867 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708459455867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708459455867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708459455867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708459455895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:04:15 2024 " "Processing ended: Tue Feb 20 12:04:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708459455895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708459455895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708459455895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708459455895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708459457152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708459457153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:04:16 2024 " "Processing started: Tue Feb 20 12:04:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708459457153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708459457153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counters -c counters " "Command: quartus_fit --read_settings_files=off --write_settings_files=off counters -c counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708459457153 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708459458434 ""}
{ "Info" "0" "" "Project  = counters" {  } {  } 0 0 "Project  = counters" 0 0 "Fitter" 0 0 1708459458434 ""}
{ "Info" "0" "" "Revision = counters" {  } {  } 0 0 "Revision = counters" 0 0 "Fitter" 0 0 1708459458434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708459458527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708459458527 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "counters 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"counters\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708459458533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708459458559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708459458559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708459458734 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708459458780 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708459459300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1708459462152 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 61 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 61 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1708459462234 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1708459462234 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708459462234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708459462248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708459462249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708459462249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708459462250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708459462250 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708459462251 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1708459463020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "counters.sdc " "Synopsys Design Constraints File file not found: 'counters.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708459463021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708459463021 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~27\|combout " "Node \"LowDigit_hour~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[3\]~14\|datad " "Node \"LowDigit_hour\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[3\]~14\|combout " "Node \"LowDigit_hour\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~27\|datae " "Node \"LowDigit_hour~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~26\|combout " "Node \"LowDigit_hour~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[2\]~10\|datad " "Node \"LowDigit_hour\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[2\]~10\|combout " "Node \"LowDigit_hour\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~26\|datae " "Node \"LowDigit_hour~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~25\|combout " "Node \"LowDigit_hour~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[1\]~6\|datad " "Node \"LowDigit_hour\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[1\]~6\|combout " "Node \"LowDigit_hour\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~25\|datae " "Node \"LowDigit_hour~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~24\|combout " "Node \"LowDigit_hour~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[0\]~2\|datad " "Node \"LowDigit_hour\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[0\]~2\|combout " "Node \"LowDigit_hour\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~24\|datae " "Node \"LowDigit_hour~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~29\|combout " "Node \"HighDigit_hour~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[3\]~14\|datad " "Node \"HighDigit_hour\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[3\]~14\|combout " "Node \"HighDigit_hour\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~29\|datae " "Node \"HighDigit_hour~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~28\|combout " "Node \"HighDigit_hour~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[2\]~10\|datad " "Node \"HighDigit_hour\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[2\]~10\|combout " "Node \"HighDigit_hour\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~28\|datae " "Node \"HighDigit_hour~28\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~27\|combout " "Node \"HighDigit_hour~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[1\]~6\|datad " "Node \"HighDigit_hour\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[1\]~6\|combout " "Node \"HighDigit_hour\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~27\|datae " "Node \"HighDigit_hour~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463024 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AMPM_FLAG~2\|combout " "Node \"AMPM_FLAG~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~10\|datad " "Node \"AMPM~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~10\|combout " "Node \"AMPM~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "AMPM_FLAG~2\|datad " "Node \"AMPM_FLAG~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 69 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~26\|combout " "Node \"HighDigit_hour~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[0\]~2\|datad " "Node \"HighDigit_hour\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[0\]~2\|combout " "Node \"HighDigit_hour\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~26\|datad " "Node \"HighDigit_hour~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~30\|combout " "Node \"LowDigit_min~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[3\]~14\|datad " "Node \"LowDigit_min\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[3\]~14\|combout " "Node \"LowDigit_min\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~30\|datad " "Node \"LowDigit_min~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~29\|combout " "Node \"LowDigit_min~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[2\]~10\|datad " "Node \"LowDigit_min\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[2\]~10\|combout " "Node \"LowDigit_min\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~29\|datad " "Node \"LowDigit_min~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~28\|combout " "Node \"LowDigit_min~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[1\]~6\|datad " "Node \"LowDigit_min\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[1\]~6\|combout " "Node \"LowDigit_min\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~28\|datad " "Node \"LowDigit_min~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~27\|combout " "Node \"LowDigit_min~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[0\]~2\|datad " "Node \"LowDigit_min\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[0\]~2\|combout " "Node \"LowDigit_min\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~27\|datad " "Node \"LowDigit_min~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~27\|combout " "Node \"HighDigit_min~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[3\]~14\|datad " "Node \"HighDigit_min\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[3\]~14\|combout " "Node \"HighDigit_min\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~27\|datad " "Node \"HighDigit_min~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~26\|combout " "Node \"HighDigit_min~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[2\]~10\|datad " "Node \"HighDigit_min\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[2\]~10\|combout " "Node \"HighDigit_min\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~26\|datad " "Node \"HighDigit_min~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~25\|combout " "Node \"HighDigit_min~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[1\]~6\|datad " "Node \"HighDigit_min\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[1\]~6\|combout " "Node \"HighDigit_min\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~25\|datad " "Node \"HighDigit_min~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~24\|combout " "Node \"HighDigit_min~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[0\]~2\|datad " "Node \"HighDigit_min\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[0\]~2\|combout " "Node \"HighDigit_min\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~24\|datac " "Node \"HighDigit_min~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[3\]~14\|combout " "Node \"LowDigit_sec\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~28\|datab " "Node \"LowDigit_sec~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~28\|combout " "Node \"LowDigit_sec~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[3\]~14\|datad " "Node \"LowDigit_sec\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[2\]~10\|combout " "Node \"LowDigit_sec\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~27\|datab " "Node \"LowDigit_sec~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~27\|combout " "Node \"LowDigit_sec~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[2\]~10\|datad " "Node \"LowDigit_sec\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~26\|combout " "Node \"LowDigit_sec~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[1\]~6\|datad " "Node \"LowDigit_sec\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[1\]~6\|combout " "Node \"LowDigit_sec\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~26\|datab " "Node \"LowDigit_sec~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463025 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~25\|combout " "Node \"LowDigit_sec~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[0\]~2\|datad " "Node \"LowDigit_sec\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[0\]~2\|combout " "Node \"LowDigit_sec\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~25\|datab " "Node \"LowDigit_sec~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463026 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[0\]~2\|combout " "Node \"HighDigit_sec\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~26\|datab " "Node \"HighDigit_sec~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~26\|combout " "Node \"HighDigit_sec~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[0\]~2\|datad " "Node \"HighDigit_sec\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463026 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[1\]~6\|combout " "Node \"HighDigit_sec\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~27\|datab " "Node \"HighDigit_sec~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~27\|combout " "Node \"HighDigit_sec~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[1\]~6\|datad " "Node \"HighDigit_sec\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463026 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[2\]~10\|combout " "Node \"HighDigit_sec\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~28\|datab " "Node \"HighDigit_sec~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~28\|combout " "Node \"HighDigit_sec~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[2\]~10\|datad " "Node \"HighDigit_sec\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463026 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[3\]~14\|combout " "Node \"HighDigit_sec\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~29\|datab " "Node \"HighDigit_sec~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~29\|combout " "Node \"HighDigit_sec~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[3\]~14\|datad " "Node \"HighDigit_sec\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459463026 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708459463026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708459463029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1708459463030 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708459463031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708459463036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708459463036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708459463036 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708459463105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708459465002 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1708459465218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708459496347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708459528030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708459529855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708459529855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708459530839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708459533340 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708459533340 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1708459539275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708459541556 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708459541556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708459541559 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.64 " "Total time spent on timing analysis during the Fitter is 2.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708459545570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708459545588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708459545964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708459545964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708459546338 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708459549359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/output_files/counters.fit.smsg " "Generated suppressed messages file C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/output_files/counters.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708459549659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 130 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6812 " "Peak virtual memory: 6812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708459550215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:05:50 2024 " "Processing ended: Tue Feb 20 12:05:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708459550215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708459550215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708459550215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708459550215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708459551231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708459551232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:05:51 2024 " "Processing started: Tue Feb 20 12:05:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708459551232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708459551232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counters -c counters " "Command: quartus_asm --read_settings_files=off --write_settings_files=off counters -c counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708459551232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708459551742 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708459554991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708459555610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:05:55 2024 " "Processing ended: Tue Feb 20 12:05:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708459555610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708459555610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708459555610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708459555610 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708459556365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708459556908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708459556908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:05:56 2024 " "Processing started: Tue Feb 20 12:05:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708459556908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708459556908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta counters -c counters " "Command: quartus_sta counters -c counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708459556908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708459557012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708459557395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708459557395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557425 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1708459557665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "counters.sdc " "Synopsys Design Constraints File file not found: 'counters.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708459557695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557695 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708459557697 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALARM_SETTER ALARM_SETTER " "create_clock -period 1.000 -name ALARM_SETTER ALARM_SETTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708459557697 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkFlag ClkFlag " "create_clock -period 1.000 -name ClkFlag ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708459557697 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_time set_time " "create_clock -period 1.000 -name set_time set_time" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708459557697 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708459557697 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~27\|combout " "Node \"LowDigit_hour~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[3\]~14\|datad " "Node \"LowDigit_hour\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[3\]~14\|combout " "Node \"LowDigit_hour\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~27\|dataf " "Node \"LowDigit_hour~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557698 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~26\|combout " "Node \"LowDigit_hour~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[2\]~10\|datad " "Node \"LowDigit_hour\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[2\]~10\|combout " "Node \"LowDigit_hour\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~26\|datab " "Node \"LowDigit_hour~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557698 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~25\|combout " "Node \"LowDigit_hour~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[1\]~6\|datad " "Node \"LowDigit_hour\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[1\]~6\|combout " "Node \"LowDigit_hour\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~25\|datae " "Node \"LowDigit_hour~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557698 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~24\|combout " "Node \"LowDigit_hour~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[0\]~2\|datad " "Node \"LowDigit_hour\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour\[0\]~2\|combout " "Node \"LowDigit_hour\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_hour~24\|datad " "Node \"LowDigit_hour~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557698 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557698 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~29\|combout " "Node \"HighDigit_hour~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[3\]~14\|datad " "Node \"HighDigit_hour\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[3\]~14\|combout " "Node \"HighDigit_hour\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~29\|datab " "Node \"HighDigit_hour~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557699 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~28\|combout " "Node \"HighDigit_hour~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[2\]~10\|datad " "Node \"HighDigit_hour\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[2\]~10\|combout " "Node \"HighDigit_hour\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~28\|dataa " "Node \"HighDigit_hour~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557699 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~27\|combout " "Node \"HighDigit_hour~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[1\]~6\|datac " "Node \"HighDigit_hour\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[1\]~6\|combout " "Node \"HighDigit_hour\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~27\|dataf " "Node \"HighDigit_hour~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557699 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AMPM_FLAG~2\|combout " "Node \"AMPM_FLAG~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~10\|dataf " "Node \"AMPM~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~10\|combout " "Node \"AMPM~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "AMPM_FLAG~2\|datad " "Node \"AMPM_FLAG~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 69 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557699 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~26\|combout " "Node \"HighDigit_hour~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[0\]~2\|datad " "Node \"HighDigit_hour\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour\[0\]~2\|combout " "Node \"HighDigit_hour\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_hour~26\|dataf " "Node \"HighDigit_hour~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557699 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~30\|combout " "Node \"LowDigit_min~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[3\]~14\|datad " "Node \"LowDigit_min\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[3\]~14\|combout " "Node \"LowDigit_min\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~30\|datad " "Node \"LowDigit_min~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557699 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~29\|combout " "Node \"LowDigit_min~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[2\]~10\|datad " "Node \"LowDigit_min\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[2\]~10\|combout " "Node \"LowDigit_min\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~29\|datab " "Node \"LowDigit_min~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557699 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557699 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~28\|combout " "Node \"LowDigit_min~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[1\]~6\|datac " "Node \"LowDigit_min\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[1\]~6\|combout " "Node \"LowDigit_min\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~28\|datad " "Node \"LowDigit_min~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_min~27\|combout " "Node \"LowDigit_min~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[0\]~2\|datad " "Node \"LowDigit_min\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min\[0\]~2\|combout " "Node \"LowDigit_min\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_min~27\|dataf " "Node \"LowDigit_min~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~27\|combout " "Node \"HighDigit_min~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[3\]~14\|dataf " "Node \"HighDigit_min\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[3\]~14\|combout " "Node \"HighDigit_min\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~27\|dataa " "Node \"HighDigit_min~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~26\|combout " "Node \"HighDigit_min~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[2\]~10\|datad " "Node \"HighDigit_min\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[2\]~10\|combout " "Node \"HighDigit_min\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~26\|dataf " "Node \"HighDigit_min~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~25\|combout " "Node \"HighDigit_min~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[1\]~6\|datad " "Node \"HighDigit_min\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[1\]~6\|combout " "Node \"HighDigit_min\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~25\|datae " "Node \"HighDigit_min~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_min~24\|combout " "Node \"HighDigit_min~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[0\]~2\|datad " "Node \"HighDigit_min\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min\[0\]~2\|combout " "Node \"HighDigit_min\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_min~24\|dataa " "Node \"HighDigit_min~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[1\]~6\|combout " "Node \"LowDigit_sec\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~26\|dataf " "Node \"LowDigit_sec~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~26\|combout " "Node \"LowDigit_sec~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[1\]~6\|datad " "Node \"LowDigit_sec\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[0\]~2\|combout " "Node \"LowDigit_sec\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~25\|datac " "Node \"LowDigit_sec~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~25\|combout " "Node \"LowDigit_sec~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[0\]~2\|dataa " "Node \"LowDigit_sec\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557700 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557700 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[2\]~10\|combout " "Node \"LowDigit_sec\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~27\|dataf " "Node \"LowDigit_sec~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~27\|combout " "Node \"LowDigit_sec~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[2\]~10\|datad " "Node \"LowDigit_sec\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[3\]~14\|combout " "Node \"LowDigit_sec\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~28\|datad " "Node \"LowDigit_sec~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec~28\|combout " "Node \"LowDigit_sec~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_sec\[3\]~14\|datac " "Node \"LowDigit_sec\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[0\]~2\|combout " "Node \"HighDigit_sec\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~26\|dataa " "Node \"HighDigit_sec~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~26\|combout " "Node \"HighDigit_sec~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[0\]~2\|dataf " "Node \"HighDigit_sec\[0\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[2\]~10\|combout " "Node \"HighDigit_sec\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~28\|dataf " "Node \"HighDigit_sec~28\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~28\|combout " "Node \"HighDigit_sec~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[2\]~10\|datac " "Node \"HighDigit_sec\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[3\]~14\|combout " "Node \"HighDigit_sec\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~29\|dataf " "Node \"HighDigit_sec~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~29\|combout " "Node \"HighDigit_sec~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[3\]~14\|datad " "Node \"HighDigit_sec\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557701 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[1\]~6\|combout " "Node \"HighDigit_sec\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557702 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~27\|dataf " "Node \"HighDigit_sec~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557702 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec~27\|combout " "Node \"HighDigit_sec~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557702 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_sec\[1\]~6\|datad " "Node \"HighDigit_sec\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708459557702 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } } { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1708459557702 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708459557707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708459557711 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708459557714 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708459557735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708459557781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708459557781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.880 " "Worst-case setup slack is -10.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.880            -260.996 ClkFlag  " "  -10.880            -260.996 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.881            -223.102 set_time  " "   -9.881            -223.102 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.231            -195.657 ALARM_SETTER  " "   -9.231            -195.657 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.624            -248.487 CLK_50  " "   -5.624            -248.487 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.257 " "Worst-case hold slack is -2.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257             -15.713 ALARM_SETTER  " "   -2.257             -15.713 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525              -5.655 set_time  " "   -1.525              -5.655 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 CLK_50  " "    0.424               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 ClkFlag  " "    0.605               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.747 " "Worst-case recovery slack is -6.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.747            -177.094 ClkFlag  " "   -6.747            -177.094 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.950            -269.696 set_time  " "   -5.950            -269.696 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.846            -246.566 ALARM_SETTER  " "   -5.846            -246.566 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.462 " "Worst-case removal slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 ALARM_SETTER  " "    0.462               0.000 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.194               0.000 set_time  " "    1.194               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.800               0.000 ClkFlag  " "    1.800               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -57.416 CLK_50  " "   -0.538             -57.416 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -23.558 ClkFlag  " "   -0.538             -23.558 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.249 ALARM_SETTER  " "   -0.136              -0.249 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.071 set_time  " "   -0.057              -0.071 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459557801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459557801 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708459557826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708459557858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708459558677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708459558736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708459558749 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708459558749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.878 " "Worst-case setup slack is -10.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.878            -261.645 ClkFlag  " "  -10.878            -261.645 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.886            -225.342 set_time  " "   -9.886            -225.342 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.221            -197.312 ALARM_SETTER  " "   -9.221            -197.312 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.711            -244.634 CLK_50  " "   -5.711            -244.634 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459558751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.333 " "Worst-case hold slack is -2.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -17.818 ALARM_SETTER  " "   -2.333             -17.818 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.569              -7.122 set_time  " "   -1.569              -7.122 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 CLK_50  " "    0.436               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 ClkFlag  " "    0.564               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459558759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.777 " "Worst-case recovery slack is -6.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.777            -178.344 ClkFlag  " "   -6.777            -178.344 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172            -279.483 set_time  " "   -6.172            -279.483 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.992            -256.029 ALARM_SETTER  " "   -5.992            -256.029 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459558763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.536 " "Worst-case removal slack is 0.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 ALARM_SETTER  " "    0.536               0.000 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 set_time  " "    1.300               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.835               0.000 ClkFlag  " "    1.835               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459558767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -58.179 CLK_50  " "   -0.538             -58.179 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -23.274 ClkFlag  " "   -0.538             -23.274 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.107 ALARM_SETTER  " "   -0.069              -0.107 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.053 set_time  " "   -0.053              -0.053 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459558769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459558769 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708459558782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708459558929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708459559723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708459559795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708459559803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708459559803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.575 " "Worst-case setup slack is -5.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.575            -129.358 ClkFlag  " "   -5.575            -129.358 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.767            -101.096 set_time  " "   -4.767            -101.096 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.624             -91.710 ALARM_SETTER  " "   -4.624             -91.710 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.989             -89.095 CLK_50  " "   -2.989             -89.095 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459559806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.258 " "Worst-case hold slack is -1.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258              -9.284 ALARM_SETTER  " "   -1.258              -9.284 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100              -7.072 set_time  " "   -1.100              -7.072 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 CLK_50  " "    0.196               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 ClkFlag  " "    0.223               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459559815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.143 " "Worst-case recovery slack is -3.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.143             -81.454 ClkFlag  " "   -3.143             -81.454 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.539            -104.147 ALARM_SETTER  " "   -2.539            -104.147 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495            -109.561 set_time  " "   -2.495            -109.561 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459559821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.294 " "Worst-case removal slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 ALARM_SETTER  " "    0.294               0.000 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 set_time  " "    0.452               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 ClkFlag  " "    0.665               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459559825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.276 " "Worst-case minimum pulse width slack is -0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -7.329 CLK_50  " "   -0.276              -7.329 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -4.624 ALARM_SETTER  " "   -0.234              -4.624 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232             -10.550 set_time  " "   -0.232             -10.550 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.562 ClkFlag  " "   -0.060              -0.562 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459559828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459559828 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708459559844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708459559992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708459559997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708459559997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.101 " "Worst-case setup slack is -5.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.101            -118.707 ClkFlag  " "   -5.101            -118.707 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.272             -90.908 set_time  " "   -4.272             -90.908 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.130             -82.106 ALARM_SETTER  " "   -4.130             -82.106 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.701             -76.405 CLK_50  " "   -2.701             -76.405 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459560000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.273 " "Worst-case hold slack is -1.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273             -10.594 ALARM_SETTER  " "   -1.273             -10.594 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108              -8.357 set_time  " "   -1.108              -8.357 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLK_50  " "    0.187               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 ClkFlag  " "    0.191               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459560008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.938 " "Worst-case recovery slack is -2.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938             -76.232 ClkFlag  " "   -2.938             -76.232 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278             -94.235 ALARM_SETTER  " "   -2.278             -94.235 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265             -99.504 set_time  " "   -2.265             -99.504 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459560012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.276 " "Worst-case removal slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 ALARM_SETTER  " "    0.276               0.000 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 set_time  " "    0.441               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 ClkFlag  " "    0.684               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459560016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.284 " "Worst-case minimum pulse width slack is -0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -7.343 CLK_50  " "   -0.284              -7.343 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -7.373 set_time  " "   -0.187              -7.373 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -3.346 ALARM_SETTER  " "   -0.181              -3.346 ALARM_SETTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.053 ClkFlag  " "   -0.015              -0.053 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708459560018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708459560018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708459561398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708459561404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 132 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5165 " "Peak virtual memory: 5165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708459561464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:06:01 2024 " "Processing ended: Tue Feb 20 12:06:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708459561464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708459561464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708459561464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708459561464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708459562407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708459562407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:06:02 2024 " "Processing started: Tue Feb 20 12:06:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708459562407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708459562407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off counters -c counters " "Command: quartus_eda --read_settings_files=off --write_settings_files=off counters -c counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708459562407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708459563019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counters.vo C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/simulation/questa/ simulation " "Generated file counters.vo in folder \"C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708459563090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708459563113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:06:03 2024 " "Processing ended: Tue Feb 20 12:06:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708459563113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708459563113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708459563113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708459563113 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 348 s " "Quartus Prime Full Compilation was successful. 0 errors, 348 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708459563756 ""}
