{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665768437441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665768437442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 20:57:15 2022 " "Processing started: Fri Oct 14 20:57:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665768437442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768437442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768437442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665768437843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665768437843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extension " "Found entity 1: Sign_Extension" {  } { { "Sign_Extension.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Sign_Extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768451349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file register_d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_D_Flip_Flop " "Found entity 1: Register_D_Flip_Flop" {  } { { "Register_D_Flip_Flop.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Register_D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768451351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_line_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_line_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_Line_Multiplier " "Found entity 1: Pipe_Line_Multiplier" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768451353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_register_d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_register_d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Register_D_Flip_Flop " "Found entity 1: Output_Register_D_Flip_Flop" {  } { { "Output_Register_D_Flip_Flop.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Output_Register_D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768451354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_Filter " "Found entity 1: FIR_Filter" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768451356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_DataPath " "Found entity 1: FIR_DataPath" {  } { { "FIR_DataPath.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768451358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_FIR_output Reset_FIR_output FIR_CU.v(3) " "Verilog HDL Declaration information at FIR_CU.v(3): object \"reset_FIR_output\" differs only in case from object \"Reset_FIR_output\" in the same scope" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665768451360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_CU " "Found entity 1: FIR_CU" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768451360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_Filter " "Elaborating entity \"FIR_Filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665768451385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_DataPath FIR_DataPath:Data_Path " "Elaborating entity \"FIR_DataPath\" for hierarchy \"FIR_DataPath:Data_Path\"" {  } { { "FIR_Filter.v" "Data_Path" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768451386 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coefficeints 0 FIR_DataPath.v(7) " "Net \"coefficeints\" at FIR_DataPath.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "FIR_DataPath.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665768451389 "|FIR_Filter|FIR_DataPath:Data_Path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_D_Flip_Flop FIR_DataPath:Data_Path\|Register_D_Flip_Flop:generate_shift_register\[50\].register " "Elaborating entity \"Register_D_Flip_Flop\" for hierarchy \"FIR_DataPath:Data_Path\|Register_D_Flip_Flop:generate_shift_register\[50\].register\"" {  } { { "FIR_DataPath.v" "generate_shift_register\[50\].register" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768451390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_Line_Multiplier FIR_DataPath:Data_Path\|Pipe_Line_Multiplier:Mult " "Elaborating entity \"Pipe_Line_Multiplier\" for hierarchy \"FIR_DataPath:Data_Path\|Pipe_Line_Multiplier:Mult\"" {  } { { "FIR_DataPath.v" "Mult" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768451403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Pipe_Line_Multiplier.v(9) " "Verilog HDL assignment warning at Pipe_Line_Multiplier.v(9): truncated value with size 32 to match size of target (8)" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768451404 "|FIR_Filter|FIR_DataPath:Data_Path|Pipe_Line_Multiplier:Mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Pipe_Line_Multiplier.v(10) " "Verilog HDL assignment warning at Pipe_Line_Multiplier.v(10): truncated value with size 32 to match size of target (8)" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768451404 "|FIR_Filter|FIR_DataPath:Data_Path|Pipe_Line_Multiplier:Mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Pipe_Line_Multiplier.v(24) " "Verilog HDL assignment warning at Pipe_Line_Multiplier.v(24): truncated value with size 32 to match size of target (16)" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768451404 "|FIR_Filter|FIR_DataPath:Data_Path|Pipe_Line_Multiplier:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extension FIR_DataPath:Data_Path\|Sign_Extension:sign_extension " "Elaborating entity \"Sign_Extension\" for hierarchy \"FIR_DataPath:Data_Path\|Sign_Extension:sign_extension\"" {  } { { "FIR_DataPath.v" "sign_extension" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768451405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Register_D_Flip_Flop FIR_DataPath:Data_Path\|Output_Register_D_Flip_Flop:temp_result " "Elaborating entity \"Output_Register_D_Flip_Flop\" for hierarchy \"FIR_DataPath:Data_Path\|Output_Register_D_Flip_Flop:temp_result\"" {  } { { "FIR_DataPath.v" "temp_result" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768451406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_CU FIR_CU:CU " "Elaborating entity \"FIR_CU\" for hierarchy \"FIR_CU:CU\"" {  } { { "FIR_Filter.v" "CU" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768451408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIR_CU.v(13) " "Verilog HDL assignment warning at FIR_CU.v(13): truncated value with size 32 to match size of target (1)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Filter_coefficeint_select FIR_CU.v(21) " "Verilog HDL Always Construct warning at FIR_CU.v(21): inferring latch(es) for variable \"Filter_coefficeint_select\", which holds its previous value in one or more paths through the always construct" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIR_CU.v(34) " "Verilog HDL assignment warning at FIR_CU.v(34): truncated value with size 32 to match size of target (1)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[0\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[0\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[1\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[1\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[2\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[2\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[3\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[3\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[4\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[4\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[5\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[5\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[6\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[6\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[7\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[7\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[8\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[8\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451409 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[9\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[9\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[10\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[10\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[11\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[11\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[12\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[12\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[13\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[13\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[14\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[14\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[15\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[15\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[16\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[16\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[17\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[17\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[18\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[18\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[19\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[19\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[20\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[20\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[21\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[21\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[22\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[22\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[23\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[23\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[24\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[24\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[25\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[25\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[26\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[26\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[27\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[27\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[28\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[28\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[29\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[29\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[30\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[30\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451410 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[31\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[31\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[32\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[32\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[33\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[33\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[34\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[34\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[35\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[35\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[36\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[36\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[37\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[37\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[38\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[38\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[39\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[39\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[40\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[40\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[41\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[41\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[42\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[42\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[43\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[43\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[44\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[44\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[45\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[45\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[46\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[46\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[47\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[47\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[48\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[48\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[49\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[49\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768451411 "|FIR_Filter|FIR_CU:CU"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665768451999 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[0\] GND " "Pin \"FIR_output\[0\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[1\] GND " "Pin \"FIR_output\[1\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[2\] GND " "Pin \"FIR_output\[2\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[3\] GND " "Pin \"FIR_output\[3\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[4\] GND " "Pin \"FIR_output\[4\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[5\] GND " "Pin \"FIR_output\[5\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[6\] GND " "Pin \"FIR_output\[6\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[7\] GND " "Pin \"FIR_output\[7\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[8\] GND " "Pin \"FIR_output\[8\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[9\] GND " "Pin \"FIR_output\[9\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[10\] GND " "Pin \"FIR_output\[10\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[11\] GND " "Pin \"FIR_output\[11\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[12\] GND " "Pin \"FIR_output\[12\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[13\] GND " "Pin \"FIR_output\[13\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[14\] GND " "Pin \"FIR_output\[14\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[15\] GND " "Pin \"FIR_output\[15\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[16\] GND " "Pin \"FIR_output\[16\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[17\] GND " "Pin \"FIR_output\[17\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[18\] GND " "Pin \"FIR_output\[18\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[19\] GND " "Pin \"FIR_output\[19\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[20\] GND " "Pin \"FIR_output\[20\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[21\] GND " "Pin \"FIR_output\[21\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768452030 "|FIR_Filter|FIR_output[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665768452030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665768452128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665768452559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/modelsim_ase/Projects/FIR_Filter_Len_50/output_files/FIR_Filter_Len_50.map.smsg " "Generated suppressed messages file D:/modelsim_ase/Projects/FIR_Filter_Len_50/output_files/FIR_Filter_Len_50.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768452588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665768452696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768452696 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[0\] " "No output dependent on input pin \"FIR_input\[0\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[1\] " "No output dependent on input pin \"FIR_input\[1\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[2\] " "No output dependent on input pin \"FIR_input\[2\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[3\] " "No output dependent on input pin \"FIR_input\[3\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[4\] " "No output dependent on input pin \"FIR_input\[4\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[5\] " "No output dependent on input pin \"FIR_input\[5\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[6\] " "No output dependent on input pin \"FIR_input\[6\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[7\] " "No output dependent on input pin \"FIR_input\[7\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768452742 "|FIR_Filter|FIR_input[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665768452742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665768452743 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665768452743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665768452743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665768452743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665768452760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 20:57:32 2022 " "Processing ended: Fri Oct 14 20:57:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665768452760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665768452760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665768452760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768452760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665768455716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665768455717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 20:57:33 2022 " "Processing started: Fri Oct 14 20:57:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665768455717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665768455717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665768455717 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665768455872 ""}
{ "Info" "0" "" "Project  = FIR_Filter_Len_50" {  } {  } 0 0 "Project  = FIR_Filter_Len_50" 0 0 "Fitter" 0 0 1665768455873 ""}
{ "Info" "0" "" "Revision = FIR_Filter_Len_50" {  } {  } 0 0 "Revision = FIR_Filter_Len_50" 0 0 "Fitter" 0 0 1665768455874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665768455963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665768455964 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIR_Filter_Len_50 EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"FIR_Filter_Len_50\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665768455970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665768456053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665768456053 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665768456260 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665768456266 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665768456424 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665768456424 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665768456426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665768456426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665768456426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665768456426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665768456426 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665768456426 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665768456428 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665768456771 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665768457021 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIR_Filter_Len_50.sdc " "Synopsys Design Constraints File file not found: 'FIR_Filter_Len_50.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665768457021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665768457022 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665768457024 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1665768457024 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665768457025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665768457061 ""}  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665768457061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665768457061 ""}  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665768457061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665768457297 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665768457298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665768457298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665768457299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665768457299 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665768457299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665768457300 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665768457300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665768457311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665768457312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665768457312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 9 23 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 9 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665768457314 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665768457314 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665768457314 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665768457315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665768457315 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665768457315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665768457353 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665768457357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665768457946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665768458001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665768458014 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665768459353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665768459354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665768459749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/modelsim_ase/Projects/FIR_Filter_Len_50/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665768460482 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665768460482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665768461282 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665768461282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665768461284 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665768461415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665768461421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665768461584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665768461584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665768461969 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665768462380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/modelsim_ase/Projects/FIR_Filter_Len_50/output_files/FIR_Filter_Len_50.fit.smsg " "Generated suppressed messages file D:/modelsim_ase/Projects/FIR_Filter_Len_50/output_files/FIR_Filter_Len_50.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665768463032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665768463423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 20:57:43 2022 " "Processing ended: Fri Oct 14 20:57:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665768463423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665768463423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665768463423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665768463423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665768466398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665768466398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 20:57:44 2022 " "Processing started: Fri Oct 14 20:57:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665768466398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665768466398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665768466399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665768466742 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665768467153 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665768467179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665768468069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 20:57:48 2022 " "Processing ended: Fri Oct 14 20:57:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665768468069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665768468069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665768468069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665768468069 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665768468728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665768470958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665768470959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 20:57:49 2022 " "Processing started: Fri Oct 14 20:57:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665768470959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665768470959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIR_Filter_Len_50 -c FIR_Filter_Len_50 " "Command: quartus_sta FIR_Filter_Len_50 -c FIR_Filter_Len_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665768470959 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665768471091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665768471277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665768471277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471345 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665768471536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIR_Filter_Len_50.sdc " "Synopsys Design Constraints File file not found: 'FIR_Filter_Len_50.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665768471548 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665768471549 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665768471549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665768471551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665768471551 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665768471552 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1665768471570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665768471595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665768471595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.169 " "Worst-case setup slack is -6.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.169            -245.706 clk  " "   -6.169            -245.706 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 clk  " "    0.427               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665768471604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665768471606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 clk  " "   -3.000              -8.948 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471608 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1665768471645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665768471675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665768471921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665768471978 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665768471985 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665768471985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.975 " "Worst-case setup slack is -4.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.975            -198.002 clk  " "   -4.975            -198.002 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768471994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768471994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665768471997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665768472000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 clk  " "   -3.000              -8.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768472004 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1665768472047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665768472174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665768472175 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665768472175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.275 " "Worst-case setup slack is -2.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275             -84.821 clk  " "   -2.275             -84.821 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768472179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768472184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665768472189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665768472193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.238 clk  " "   -3.000              -7.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665768472197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665768472197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665768472763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665768472763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665768472815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 20:57:52 2022 " "Processing ended: Fri Oct 14 20:57:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665768472815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665768472815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665768472815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665768472815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1665768475480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665768475481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 20:57:53 2022 " "Processing started: Fri Oct 14 20:57:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665768475481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665768475481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665768475481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1665768475956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_Filter_Len_50.vo D:/modelsim_ase/Projects/FIR_Filter_Len_50/simulation/modelsim/ simulation " "Generated file FIR_Filter_Len_50.vo in folder \"D:/modelsim_ase/Projects/FIR_Filter_Len_50/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665768476040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665768476065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 20:57:56 2022 " "Processing ended: Fri Oct 14 20:57:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665768476065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665768476065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665768476065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665768476065 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665768476701 ""}
