// Seed: 3017941386
module module_0 ();
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1,
    input  wor  id_2
);
  module_0 modCall_1 ();
  initial begin : LABEL_0
    $clog2(50);
    ;
  end
  buf primCall (id_0, id_2);
  assign id_1 = 1;
  wire id_4;
endmodule
module module_2 #(
    parameter id_2 = 32'd47
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire [1 : 1  <->  -1  -  id_2] id_3;
  assign id_3 = id_3;
  wire [id_2 : -1] id_4;
endmodule
