# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/SyncMux.sv ../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv ../primary-sources/verification/layers-SyncMux-Verification.sv ../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv ../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      5249  2132979  1747872616   405142670  1747872616   405142670 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources/../generated-sources/testbench.sv"
S      3611  2132967  1747872616   403142651  1747872616   400142623 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources/../primary-sources/SyncMux.sv"
S       256  2132972  1747872616   404142661  1747872616   400142623 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources/../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv"
S       256  2132973  1747872616   404142661  1747872616   400142623 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources/../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv"
S       253  2132969  1747872616   404142661  1747872616   400142623 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources/../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv"
S       178  2132968  1747872616   404142661  1747872616   400142623 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources/../primary-sources/verification/layers-SyncMux-Verification.sv"
S       178  2132968  1747872616   404142661  1747872616   400142623 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-9/primary-sources/verification/layers-SyncMux-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2132990  1747872616   512143684  1747872616   512143684 "verilated-sources/VsvsimTestbench.cpp"
T      4404  2132989  1747872616   512143684  1747872616   512143684 "verilated-sources/VsvsimTestbench.h"
T      2236  2133000  1747872616   514143703  1747872616   514143703 "verilated-sources/VsvsimTestbench.mk"
T      7761  2132988  1747872616   512143684  1747872616   512143684 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5774  2132987  1747872616   512143684  1747872616   512143684 "verilated-sources/VsvsimTestbench__Dpi.h"
T     15142  2132991  1747872616   513143693  1747872616   513143693 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      7509  2132985  1747872616   512143684  1747872616   512143684 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3680  2132986  1747872616   512143684  1747872616   512143684 "verilated-sources/VsvsimTestbench__Syms.h"
T      1857  2132993  1747872616   513143693  1747872616   513143693 "verilated-sources/VsvsimTestbench___024root.h"
T      8345  2132998  1747872616   514143703  1747872616   514143703 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T     10185  2132997  1747872616   513143693  1747872616   513143693 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     12847  2132995  1747872616   513143693  1747872616   513143693 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      3280  2132996  1747872616   513143693  1747872616   513143693 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2132994  1747872616   513143693  1747872616   513143693 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2132992  1747872616   513143693  1747872616   513143693 "verilated-sources/VsvsimTestbench__pch.h"
T      2052  2133001  1747872616   514143703  1747872616   514143703 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1747872616   514143703  1747872616   514143703 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2132999  1747872616   514143703  1747872616   514143703 "verilated-sources/VsvsimTestbench_classes.mk"
