srcscan starts
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module ALUControlUnit (VERI-9002)
INFO: analyzing module programCounter (VERI-9002)
INFO: analyzing module adder (VERI-9002)
INFO: analyzing module controlUnit (VERI-9002)
INFO: analyzing module dataMemory (VERI-9002)
INFO: analyzing module instructionMemory (VERI-9002)
INFO: analyzing module multiplexer (VERI-9002)
INFO: analyzing module pcAdder (VERI-9002)
INFO: analyzing module signExtension (VERI-9002)
INFO: analyzing module sll (VERI-9002)
INFO: analyzing module registerFile (VERI-9002)
INFO: analyzing module signExtension12Bit (VERI-9002)
C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(21): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ProgramCounter.v" included at line 21. (VERI-9003)
INFO: analyzing module programCounter (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/projecC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(21): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ProgramCounter.v" included at line 21. (VERI-9003)
INFO: analyzing module programCounter (VERI-9002)
C:/UsC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(22): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/instructionMemory.v" included at line 22. (VERI-9003)
INFO: analyzing module instructionMemory (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(22): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/instructionMemory.v" included at line 22. (VERI-9003)
INFO: analyzing module instructionMemory (VERI-9002)
C:/Users/kaC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(23): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/controlUnit.v" included at line 23. (VERI-9003)
INFO: analyzing module controlUnit (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_upC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(23): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/controlUnit.v" included at line 23. (VERI-9003)
INFO: analyzing module controlUnit (VERI-9002)C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(24): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/registerFile.v" included at line 24. (VERI-9003)
INFO: analyzing module registerFile (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(24): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/registerFile.v" included at line 24. (VERI-9003)
INFO: analyzing module registerFile (VERI-9002)
CC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(25): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtension.v" included at line 25. (VERI-9003)
INFO: analyzing module signExtension (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(25): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtension.v" included at line 25. (VERI-9003)
INFO: analyzing module signExtension (VERI-9002)
C:/C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(26): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtender12Bit.v" included at line 26. (VERI-9003)
INFO: analyzing module signExtension12Bit (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer ArchitectureC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(26): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtender12Bit.v" included at line 26. (VERI-9003)
INFO: analyzing module signExtension12Bit (VERI-9002)
C:/Users/karC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(27): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/sll.v" included at line 27. (VERI-9003)
INFO: analyzing module sll (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(27): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/sll.v" included at line 27. (VERI-9003)
INFO: analyzing module C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(28): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALU.v" included at line 28. (VERI-9003)
INFO: analyzing module ALU (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(28): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALU.v" included at line 28. (VERI-9003)
INFO: analyzing module C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(29): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/pcAdder.v" included at line 29. (VERI-9003)
INFO: analyzing module pcAdder (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(29): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/pcAdder.v" included at line 29. (VERI-9003)
INFO: analyzing module pcAdder (VERC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(30): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/add.v" included at line 30. (VERI-9003)
INFO: analyzing module adder (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/projecC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(30): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/add.v" included at line 30. (VERI-9003)
INFO: analyzing module addeC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(31): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v" included at line 31. (VERI-9003)
INFO: analyzing module dataMemory (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updC:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(31): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v" included at line 31. (VERI-9003)
INFO: analyzing module dataMemory (VERI-9002)C:C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v(23): WARNING: overwriting previous definition of module 'dataMemory' (VERI-1206)
C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(31): INFO: back to file 'C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp' (VERI-2320)
C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(32): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/multiplexer.v" included at line 32. (VERI-9003)
INFO: analyzing module multiplexer (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/multiplexer.v(23): WARNING: overwriting previous definition of module 'multiplexer' (VERI-1206)
C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(32): INFO: back to file 'C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp' (VERI-2320)
C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(33): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALUControlUnit.v" included at line 33. (VERI-9003)
INFO: analyzing module ALUControlUnit (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1srcscan exits with return value 0
/sources_1/new/ALUControlUnit.v(23): WARNING: overwriting previous definition of module 'ALUControlUnit' (VERI-1206)
C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp(33): INFO: back to file 'C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist4107038876811403960.tmp' (VERI-2320)
INFO: analyzing module processor (VERI-9002)
INFO: analyzing module subtractor (VERI-9002)
srcscan exits with return value 0
