[
  {
    "index": 0,
    "papers": [
      {
        "key": "basalama2023flexcnn",
        "author": "Basalama, Suhail and Sohrabizadeh, Atefeh and Wang, Jie and Guo, Licheng and Cong, Jason",
        "title": "FlexCNN: An end-to-end framework for composing CNN accelerators on FPGA"
      }
    ]
  },
  {
    "index": 1,
    "papers": [
      {
        "key": "bai2023fet",
        "author": "Bai, Yueyin and Zhou, Hao and Zhao, Keqing and Wang, Hongji and Chen, Jianli and Yu, Jun and Wang, Kun",
        "title": "FET-OPU: A Flexible and Efficient FPGA-Based Overlay Processor for Transformer Networks"
      }
    ]
  },
  {
    "index": 2,
    "papers": [
      {
        "key": "hong2022dfx",
        "author": "Hong, Seongmin and Moon, Seungjae and Kim, Junsoo and Lee, Sungjae and Kim, Minsub and Lee, Dongsoo and Kim, Joo-Young",
        "title": "Dfx: A low-latency multi-fpga appliance for accelerating transformer-based text generation"
      }
    ]
  },
  {
    "index": 3,
    "papers": [
      {
        "key": "zeng2024flightllm",
        "author": "Zeng, Shulin and Liu, Jun and Dai, Guohao and Yang, Xinhao and Fu, Tianyu and Wang, Hongyi and Ma, Wenheng and Sun, Hanbo and Li, Shiyao and Huang, Zixiao and others",
        "title": "Flightllm: Efficient large language model inference with a complete mapping flow on fpgas"
      }
    ]
  },
  {
    "index": 4,
    "papers": [
      {
        "key": "zhang2020dnnexplorer",
        "author": "Zhang, Xiaofan and Ye, Hanchen and Wang, Junsong and Lin, Yonghua and Xiong, Jinjun and Hwu, Wen-mei and Chen, Deming",
        "title": "DNNExplorer: a framework for modeling and exploring a novel paradigm of FPGA-based DNN accelerator"
      }
    ]
  },
  {
    "index": 5,
    "papers": [
      {
        "key": "zhuang2023charm",
        "author": "Zhuang, Jinming and Lau, Jason and Ye, Hanchen and Yang, Zhuoping and Du, Yubo and Lo, Jack and Denolf, Kristof and Neuendorffer, Stephen and Jones, Alex and Hu, Jingtong and others",
        "title": "CHARM: C omposing H eterogeneous A ccele R ators for M atrix Multiply on Versal ACAP Architecture"
      }
    ]
  },
  {
    "index": 6,
    "papers": [
      {
        "key": "cong2014fully",
        "author": "Cong, Jason and Huang, Hui and Ma, Chiyuan and Xiao, Bingjun and Zhou, Peipei",
        "title": "A fully pipelined and dynamically composable architecture of CGRA"
      }
    ]
  },
  {
    "index": 7,
    "papers": [
      {
        "key": "liu2022overgen",
        "author": "Liu, Sihao and Weng, Jian and Kupsh, Dylan and Sohrabizadeh, Atefeh and Wang, Zhengrong and Guo, Licheng and Liu, Jiuyang and Zhulin, Maxim and Mani, Rishabh and Zhang, Lucheng and others",
        "title": "OverGen: Improving FPGA usability through domain-specific overlay generation"
      }
    ]
  },
  {
    "index": 8,
    "papers": [
      {
        "key": "zhao2023token",
        "author": "Zhao, Tiandong and Miao, Siyuan and Lu, Shaoqiang and Cao, Jialin and Qiu, Jun and Shi, Xiao and Wang, Kun and He, Lei",
        "title": "Token Packing for Transformers with Variable-Length Inputs"
      }
    ]
  },
  {
    "index": 9,
    "papers": [
      {
        "key": "cai2023inter",
        "author": "Cai, Jingwei and Wei, Yuchen and Wu, Zuotong and Peng, Sen and Ma, Kaisheng",
        "title": "Inter-layer scheduling space definition and exploration for tiled accelerators"
      }
    ]
  },
  {
    "index": 10,
    "papers": [
      {
        "key": "tong2024FEATHER",
        "author": "Tong, Jianming and Itagi, Anirudh and Chatarasi, Parsanth and Krishna, Tushar",
        "title": "FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching"
      }
    ]
  }
]