{
  "design": {
    "design_info": {
      "boundary_crc": "0x70B46785F9C3B299",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/VitisRegion",
      "name": "VitisRegion",
      "pfm_name": "conatsera:kr260:kr260_eth_dual_core_platform:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2",
      "validated": "true"
    },
    "design_tree": {
      "proc_sys_reset_ext": "",
      "smartconnect_fpd0_pl_mem": "",
      "proc_sys_reset_300M": "",
      "clk_wiz_4": "",
      "clk_wiz_5": "",
      "proc_sys_reset_640M": "",
      "proc_sys_reset_320M": "",
      "smartconnect_gmem": "",
      "ilconcat_0": "",
      "c_counter_binary_1": "",
      "fit_timer_1": "",
      "util_reduced_logic_1": "",
      "ilconcat_1": "",
      "proc_sys_reset_0": "",
      "debug_bridge_0": "",
      "axi_vip_1": "",
      "smartconnect_gmem1": "",
      "smartconnect_gmem2": "",
      "axi_vip_gmem0": "",
      "axi_vip_gmem1": "",
      "axi_vip_gmem2": ""
    },
    "interface_ports": {
      "M_AXI_GMEM": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "36"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "VitisRegion_ref_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M_AXI_GMEM",
        "hdl_attributes": {
          "LOCKED": {
            "value": "TRUE"
          }
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "M_AXI_GMEM_awaddr",
            "direction": "O",
            "left": "35",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M_AXI_GMEM_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M_AXI_GMEM_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M_AXI_GMEM_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M_AXI_GMEM_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "M_AXI_GMEM_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "M_AXI_GMEM_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M_AXI_GMEM_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "M_AXI_GMEM_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M_AXI_GMEM_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXI_GMEM_bvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_GMEM_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M_AXI_GMEM_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_GMEM_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M_AXI_GMEM_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M_AXI_GMEM_wvalid",
            "direction": "O"
          },
          "AWLOCK": {
            "physical_name": "M_AXI_GMEM_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "M_AXI_GMEM_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "M_AXI_GMEM_araddr",
            "direction": "O",
            "left": "35",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M_AXI_GMEM_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M_AXI_GMEM_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M_AXI_GMEM_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M_AXI_GMEM_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M_AXI_GMEM_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "M_AXI_GMEM_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "M_AXI_GMEM_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "M_AXI_GMEM_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M_AXI_GMEM_arvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "M_AXI_GMEM_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M_AXI_GMEM_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_GMEM_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M_AXI_GMEM_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M_AXI_GMEM_rvalid",
            "direction": "I"
          }
        }
      },
      "S_AXI_CTRL": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "VitisRegion_ref_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_CTRL",
        "base_address": {
          "minimum": "0xB0000000",
          "maximum": "0xB7FFFFFF",
          "width": "32"
        },
        "bd_attributes": {
          "TYPE": {
            "value": "END_POINT",
            "value_src": "auto"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "TRUE"
          }
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "S_AXI_CTRL_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S_AXI_CTRL_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_CTRL_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "S_AXI_CTRL_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_CTRL_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S_AXI_CTRL_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_CTRL_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_CTRL_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "S_AXI_CTRL_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_CTRL_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "S_AXI_CTRL_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "S_AXI_CTRL_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S_AXI_CTRL_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_CTRL_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "S_AXI_CTRL_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_CTRL_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S_AXI_CTRL_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_CTRL_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_CTRL_rready",
            "direction": "I"
          }
        }
      },
      "M_AXI_GMEM1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "36"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "VitisRegion_ref_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M_AXI_GMEM1",
        "hdl_attributes": {
          "LOCKED": {
            "value": "TRUE"
          }
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "M_AXI_GMEM1_awaddr",
            "direction": "O"
          },
          "AWBURST": {
            "physical_name": "M_AXI_GMEM1_awburst",
            "direction": "O"
          },
          "AWCACHE": {
            "physical_name": "M_AXI_GMEM1_awcache",
            "direction": "O"
          },
          "AWLEN": {
            "physical_name": "M_AXI_GMEM1_awlen",
            "direction": "O"
          },
          "AWPROT": {
            "physical_name": "M_AXI_GMEM1_awprot",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M_AXI_GMEM1_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "M_AXI_GMEM1_awsize",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "M_AXI_GMEM1_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "M_AXI_GMEM1_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M_AXI_GMEM1_bresp",
            "direction": "I"
          },
          "BVALID": {
            "physical_name": "M_AXI_GMEM1_bvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_GMEM1_wdata",
            "direction": "O"
          },
          "WLAST": {
            "physical_name": "M_AXI_GMEM1_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_GMEM1_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M_AXI_GMEM1_wstrb",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "M_AXI_GMEM1_wvalid",
            "direction": "O"
          },
          "AWLOCK": {
            "physical_name": "M_AXI_GMEM1_awlock",
            "direction": "O"
          },
          "AWQOS": {
            "physical_name": "M_AXI_GMEM1_awqos",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M_AXI_GMEM1_araddr",
            "direction": "O"
          },
          "ARBURST": {
            "physical_name": "M_AXI_GMEM1_arburst",
            "direction": "O"
          },
          "ARCACHE": {
            "physical_name": "M_AXI_GMEM1_arcache",
            "direction": "O"
          },
          "ARLEN": {
            "physical_name": "M_AXI_GMEM1_arlen",
            "direction": "O"
          },
          "ARLOCK": {
            "physical_name": "M_AXI_GMEM1_arlock",
            "direction": "O"
          },
          "ARPROT": {
            "physical_name": "M_AXI_GMEM1_arprot",
            "direction": "O"
          },
          "ARQOS": {
            "physical_name": "M_AXI_GMEM1_arqos",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M_AXI_GMEM1_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "M_AXI_GMEM1_arsize",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "M_AXI_GMEM1_arvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "M_AXI_GMEM1_rdata",
            "direction": "I"
          },
          "RLAST": {
            "physical_name": "M_AXI_GMEM1_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_GMEM1_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M_AXI_GMEM1_rresp",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "M_AXI_GMEM1_rvalid",
            "direction": "I"
          }
        }
      },
      "M_AXI_GMEM2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "36"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "VitisRegion_ref_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M_AXI_GMEM2",
        "hdl_attributes": {
          "LOCKED": {
            "value": "TRUE"
          }
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "M_AXI_GMEM2_awaddr",
            "direction": "O"
          },
          "AWBURST": {
            "physical_name": "M_AXI_GMEM2_awburst",
            "direction": "O"
          },
          "AWCACHE": {
            "physical_name": "M_AXI_GMEM2_awcache",
            "direction": "O"
          },
          "AWLEN": {
            "physical_name": "M_AXI_GMEM2_awlen",
            "direction": "O"
          },
          "AWPROT": {
            "physical_name": "M_AXI_GMEM2_awprot",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M_AXI_GMEM2_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "M_AXI_GMEM2_awsize",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "M_AXI_GMEM2_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "M_AXI_GMEM2_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M_AXI_GMEM2_bresp",
            "direction": "I"
          },
          "BVALID": {
            "physical_name": "M_AXI_GMEM2_bvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_GMEM2_wdata",
            "direction": "O"
          },
          "WLAST": {
            "physical_name": "M_AXI_GMEM2_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_GMEM2_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M_AXI_GMEM2_wstrb",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "M_AXI_GMEM2_wvalid",
            "direction": "O"
          },
          "AWLOCK": {
            "physical_name": "M_AXI_GMEM2_awlock",
            "direction": "O"
          },
          "AWQOS": {
            "physical_name": "M_AXI_GMEM2_awqos",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M_AXI_GMEM2_araddr",
            "direction": "O"
          },
          "ARBURST": {
            "physical_name": "M_AXI_GMEM2_arburst",
            "direction": "O"
          },
          "ARCACHE": {
            "physical_name": "M_AXI_GMEM2_arcache",
            "direction": "O"
          },
          "ARLEN": {
            "physical_name": "M_AXI_GMEM2_arlen",
            "direction": "O"
          },
          "ARLOCK": {
            "physical_name": "M_AXI_GMEM2_arlock",
            "direction": "O"
          },
          "ARPROT": {
            "physical_name": "M_AXI_GMEM2_arprot",
            "direction": "O"
          },
          "ARQOS": {
            "physical_name": "M_AXI_GMEM2_arqos",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M_AXI_GMEM2_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "M_AXI_GMEM2_arsize",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "M_AXI_GMEM2_arvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "M_AXI_GMEM2_rdata",
            "direction": "I"
          },
          "RLAST": {
            "physical_name": "M_AXI_GMEM2_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_GMEM2_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M_AXI_GMEM2_rresp",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "M_AXI_GMEM2_rvalid",
            "direction": "I"
          }
        }
      },
      "S_BSCAN_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
        "vlnv": "xilinx.com:interface:bscan_rtl:1.0",
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "BSCANID_EN": {
            "physical_name": "S_BSCAN_0_bscanid_en",
            "direction": "I"
          },
          "CAPTURE": {
            "physical_name": "S_BSCAN_0_capture",
            "direction": "I"
          },
          "DRCK": {
            "physical_name": "S_BSCAN_0_drck",
            "direction": "I"
          },
          "RESET": {
            "physical_name": "S_BSCAN_0_reset",
            "direction": "I"
          },
          "RUNTEST": {
            "physical_name": "S_BSCAN_0_runtest",
            "direction": "I"
          },
          "SEL": {
            "physical_name": "S_BSCAN_0_sel",
            "direction": "I"
          },
          "SHIFT": {
            "physical_name": "S_BSCAN_0_shift",
            "direction": "I"
          },
          "TCK": {
            "physical_name": "S_BSCAN_0_tck",
            "direction": "I"
          },
          "TDI": {
            "physical_name": "S_BSCAN_0_tdi",
            "direction": "I"
          },
          "TDO": {
            "physical_name": "S_BSCAN_0_tdo",
            "direction": "O"
          },
          "TMS": {
            "physical_name": "S_BSCAN_0_tms",
            "direction": "I"
          },
          "UPDATE": {
            "physical_name": "S_BSCAN_0_update",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "M_AXI_GMEM_awaddr": {
        "direction": "O",
        "left": "35",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awsize": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_bready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_bvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_wdata": {
        "direction": "O",
        "left": "31",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_wlast": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_wready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_wstrb": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_wvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awlock": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_awqos": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_araddr": {
        "direction": "O",
        "left": "35",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arlock": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arqos": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arsize": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_arvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_rdata": {
        "direction": "I",
        "left": "31",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_rlast": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_rready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM_rvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_awaddr": {
        "direction": "I",
        "left": "31",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_awvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_awready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_wvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_wready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_bvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_bready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_araddr": {
        "direction": "I",
        "left": "31",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_arvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_arready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_rvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "S_AXI_CTRL_rready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awaddr": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awburst": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awcache": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awlen": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awprot": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awsize": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_bready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_bresp": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_bvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_wdata": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_wlast": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_wready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_wstrb": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_wvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awlock": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_awqos": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_araddr": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arburst": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arcache": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arlen": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arlock": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arprot": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arqos": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arsize": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_arvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_rdata": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_rlast": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_rready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_rresp": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM1_rvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awaddr": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awburst": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awcache": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awlen": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awprot": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awsize": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_bready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_bresp": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_bvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_wdata": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_wlast": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_wready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_wstrb": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_wvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awlock": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_awqos": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_araddr": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arburst": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arcache": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arlen": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arlock": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arprot": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arqos": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arready": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arsize": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_arvalid": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_rdata": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_rlast": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_rready": {
        "direction": "O",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_rresp": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "M_AXI_GMEM2_rvalid": {
        "direction": "I",
        "bd_attributes": {
          "IGNORE_IN_HDLGEN": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      },
      "ext_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ref_clk_300M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXI_GMEM:S_AXI_CTRL:M_AXI_GMEM1:M_AXI_GMEM2"
          },
          "ASSOCIATED_RESET": {
            "value": "ext_reset"
          },
          "CLK_DOMAIN": {
            "value": "VitisRegion_ref_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sfp_led": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "user_led": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ref_clk_80M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ext_resetn_80M"
          },
          "CLK_DOMAIN": {
            "value": "VitisRegion_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "80000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ext_resetn_80M": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interrupt": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "intr",
            "value_src": "ip_prop"
          },
          "PortWidth": {
            "value": "8",
            "value_src": "ip_prop"
          },
          "SENSITIVITY": {
            "value": "NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "proc_sys_reset_ext": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "VitisRegion_proc_sys_reset_0_0",
        "xci_path": "ip/VitisRegion_proc_sys_reset_0_0/VitisRegion_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_ext",
        "has_run_ip_tcl": "true"
      },
      "smartconnect_fpd0_pl_mem": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "VitisRegion_smartconnect_0_0",
        "xci_path": "ip/VitisRegion_smartconnect_0_0/VitisRegion_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_fpd0_pl_mem",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"true\"}"
        }
      },
      "proc_sys_reset_300M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "VitisRegion_proc_sys_reset_0_1",
        "xci_path": "ip/VitisRegion_proc_sys_reset_0_1/VitisRegion_proc_sys_reset_0_1.xci",
        "inst_hier_path": "proc_sys_reset_300M",
        "has_run_ip_tcl": "true"
      },
      "clk_wiz_4": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "17",
        "xci_name": "VitisRegion_clk_wiz_4_0",
        "xci_path": "ip/VitisRegion_clk_wiz_4_0/VitisRegion_clk_wiz_4_0.xci",
        "inst_hier_path": "clk_wiz_4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "125.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "82.169"
          },
          "CLKOUT1_MATCHED_ROUTING": {
            "value": "false"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "94.353"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "640"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "92.433"
          },
          "CLKOUT2_MATCHED_ROUTING": {
            "value": "true"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "94.353"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "320"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out640M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out320M"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_ONCHIP"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "16"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "12.500"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PLL_CLKIN_PERIOD": {
            "value": "12.500"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "80.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out640M {id \"3\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_640M\" status \"fixed\" freq_hz \"640000000\"} clk_out320M {id \"2\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_320M\" status \"fixed\" freq_hz \"320000000\"}"
        }
      },
      "clk_wiz_5": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "17",
        "xci_name": "VitisRegion_clk_wiz_4_1",
        "xci_path": "ip/VitisRegion_clk_wiz_4_1/VitisRegion_clk_wiz_4_1.xci",
        "inst_hier_path": "clk_wiz_5",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "116.415"
          },
          "CLKOUT1_MATCHED_ROUTING": {
            "value": "false"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "81.814"
          },
          "CLKOUT2_MATCHED_ROUTING": {
            "value": "false"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "300.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out50M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out300M"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_ONCHIP"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "24.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PLL_CLKIN_PERIOD": {
            "value": "3.333"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "300.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out300M {id \"1\" is_default \"true\" proc_sys_reset \"/proc_sys_reset_300M\" status \"fixed\" freq_hz \"300000000\"}"
        }
      },
      "proc_sys_reset_640M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "VitisRegion_proc_sys_reset_300M_0",
        "xci_path": "ip/VitisRegion_proc_sys_reset_300M_0/VitisRegion_proc_sys_reset_300M_0.xci",
        "inst_hier_path": "proc_sys_reset_640M",
        "has_run_ip_tcl": "true"
      },
      "proc_sys_reset_320M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "VitisRegion_proc_sys_reset_640M_0",
        "xci_path": "ip/VitisRegion_proc_sys_reset_640M_0/VitisRegion_proc_sys_reset_640M_0.xci",
        "inst_hier_path": "proc_sys_reset_320M",
        "has_run_ip_tcl": "true"
      },
      "smartconnect_gmem": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "VitisRegion_smartconnect_0_2",
        "xci_path": "ip/VitisRegion_smartconnect_0_2/VitisRegion_smartconnect_0_2.xci",
        "inst_hier_path": "smartconnect_gmem",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S00_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"M_AXI_GMEM Reg\" is_range \"true\"} S01_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"M_AXI_GMEM Reg\" is_range \"true\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"M_AXI_GMEM Reg\" is_range \"true\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"M_AXI_GMEM Reg\" is_range \"true\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"M_AXI_GMEM Reg\" is_range \"true\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"M_AXI_GMEM Reg\" is_range \"true\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"M_AXI_GMEM Reg\" is_range \"true\"}"
        }
      },
      "ilconcat_0": {
        "vlnv": "xilinx.com:inline_hdl:ilconcat:1.0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN10_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN11_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN12_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN13_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN14_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN15_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN1_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN2_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN3_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN4_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN5_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN6_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN7_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN8_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN9_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "NUM_PORTS": {
            "value": "8"
          }
        },
        "pfm_attributes": {
          "IRQ": "In0 {id 0 is_range \"false\"} In1 {id 1 is_range \"false\"} In2 {id 2 is_range \"false\"} In3 {id 3 is_range \"false\"} In4 {id 4 is_range \"false\"} In5 {id 5 is_range \"false\"} In6 {id 6 is_range \"false\"} In7 {id 7 is_range \"false\"}"
        }
      },
      "c_counter_binary_1": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "ip_revision": "22",
        "xci_name": "VitisRegion_c_counter_binary_1_0",
        "xci_path": "ip/VitisRegion_c_counter_binary_1_0/VitisRegion_c_counter_binary_1_0.xci",
        "inst_hier_path": "c_counter_binary_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Count_Mode": {
            "value": "DOWN"
          },
          "Fb_Latency_Configuration": {
            "value": "Automatic"
          },
          "Increment_Value": {
            "value": "1"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "23"
          },
          "Restrict_Count": {
            "value": "false"
          },
          "SCLR": {
            "value": "false"
          },
          "SINIT": {
            "value": "true"
          },
          "SINIT_Value": {
            "value": "4c4b40"
          },
          "SSET": {
            "value": "false"
          },
          "Sync_Threshold_Output": {
            "value": "false"
          }
        }
      },
      "fit_timer_1": {
        "vlnv": "xilinx.com:ip:fit_timer:2.0",
        "ip_revision": "13",
        "xci_name": "VitisRegion_fit_timer_1_0",
        "xci_path": "ip/VitisRegion_fit_timer_1_0/VitisRegion_fit_timer_1_0.xci",
        "inst_hier_path": "fit_timer_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_INACCURACY": {
            "value": "200"
          },
          "C_NO_CLOCKS": {
            "value": "50000000"
          }
        }
      },
      "util_reduced_logic_1": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "7",
        "xci_name": "VitisRegion_util_reduced_logic_1_0",
        "xci_path": "ip/VitisRegion_util_reduced_logic_1_0/VitisRegion_util_reduced_logic_1_0.xci",
        "inst_hier_path": "util_reduced_logic_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "23"
          }
        }
      },
      "ilconcat_1": {
        "vlnv": "xilinx.com:inline_hdl:ilconcat:1.0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN1_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "VitisRegion_proc_sys_reset_0_2",
        "xci_path": "ip/VitisRegion_proc_sys_reset_0_2/VitisRegion_proc_sys_reset_0_2.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "debug_bridge_0": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "ip_revision": "15",
        "xci_name": "VitisRegion_debug_bridge_0_0",
        "xci_path": "ip/VitisRegion_debug_bridge_0_0/VitisRegion_debug_bridge_0_0.xci",
        "inst_hier_path": "debug_bridge_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "1"
          },
          "C_DESIGN_TYPE": {
            "value": "1"
          },
          "C_NUM_BS_MASTER": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_BSCAN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "axi_vip_1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "22",
        "xci_name": "VitisRegion_axi_vip_0_1",
        "xci_path": "ip/VitisRegion_axi_vip_0_1/VitisRegion_axi_vip_0_1.xci",
        "inst_hier_path": "axi_vip_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "default"
              }
            }
          }
        }
      },
      "smartconnect_gmem1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "VitisRegion_smartconnect_gmem_0",
        "xci_path": "ip/VitisRegion_smartconnect_gmem_0/VitisRegion_smartconnect_gmem_0.xci",
        "inst_hier_path": "smartconnect_gmem1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S00_AXI {memport \"S_AXI_HP\" sptag \"HPC0\" memory \"M_AXI_GMEM1 Reg\" is_range \"true\"} S01_AXI {memport \"S_AXI_HP\" sptag \"HPC0\" memory \"M_AXI_GMEM1 Reg\" is_range \"true\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HPC0\" memory \"M_AXI_GMEM1 Reg\" is_range \"true\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HPC0\" memory \"M_AXI_GMEM1 Reg\" is_range \"true\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HPC0\" memory \"M_AXI_GMEM1 Reg\" is_range \"true\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HPC0\" memory \"M_AXI_GMEM1 Reg\" is_range \"true\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HPC0\" memory \"M_AXI_GMEM1 Reg\" is_range \"true\"}"
        }
      },
      "smartconnect_gmem2": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "VitisRegion_smartconnect_gmem_1",
        "xci_path": "ip/VitisRegion_smartconnect_gmem_1/VitisRegion_smartconnect_gmem_1.xci",
        "inst_hier_path": "smartconnect_gmem2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S00_AXI {memport \"S_AXI_HP\" sptag \"HPC1\" memory \"M_AXI_GMEM2 Reg\" is_range \"true\"} S01_AXI {memport \"S_AXI_HP\" sptag \"HPC1\" memory \"M_AXI_GMEM2 Reg\" is_range \"true\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HPC1\" memory \"M_AXI_GMEM2 Reg\" is_range \"true\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HPC1\" memory \"M_AXI_GMEM2 Reg\" is_range \"true\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HPC1\" memory \"M_AXI_GMEM2 Reg\" is_range \"true\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HPC1\" memory \"M_AXI_GMEM2 Reg\" is_range \"true\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HPC1\" memory \"M_AXI_GMEM2 Reg\" is_range \"true\"}"
        }
      },
      "axi_vip_gmem0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "22",
        "xci_name": "VitisRegion_axi_vip_0_2",
        "xci_path": "ip/VitisRegion_axi_vip_0_2/VitisRegion_axi_vip_0_2.xci",
        "inst_hier_path": "axi_vip_gmem0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_vip_gmem1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "22",
        "xci_name": "VitisRegion_axi_vip_gmem0_0",
        "xci_path": "ip/VitisRegion_axi_vip_gmem0_0/VitisRegion_axi_vip_gmem0_0.xci",
        "inst_hier_path": "axi_vip_gmem1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_vip_gmem2": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "22",
        "xci_name": "VitisRegion_axi_vip_gmem0_1",
        "xci_path": "ip/VitisRegion_axi_vip_gmem0_1/VitisRegion_axi_vip_gmem0_1.xci",
        "inst_hier_path": "axi_vip_gmem2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_CTRL_1": {
        "interface_ports": [
          "S_AXI_CTRL",
          "smartconnect_fpd0_pl_mem/S00_AXI"
        ]
      },
      "S_BSCAN_0_1": {
        "interface_ports": [
          "S_BSCAN_0",
          "debug_bridge_0/S_BSCAN"
        ]
      },
      "axi_vip_gmem0_M_AXI": {
        "interface_ports": [
          "axi_vip_gmem0/M_AXI",
          "smartconnect_gmem/S07_AXI"
        ]
      },
      "axi_vip_gmem1_M_AXI": {
        "interface_ports": [
          "axi_vip_gmem1/M_AXI",
          "smartconnect_gmem2/S07_AXI"
        ]
      },
      "axi_vip_gmem2_M_AXI": {
        "interface_ports": [
          "axi_vip_gmem2/M_AXI",
          "smartconnect_gmem1/S07_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "M_AXI_GMEM",
          "smartconnect_gmem/M00_AXI"
        ]
      },
      "smartconnect_fpd0_pl_mem_M00_AXI": {
        "interface_ports": [
          "axi_vip_1/S_AXI",
          "smartconnect_fpd0_pl_mem/M00_AXI"
        ]
      },
      "smartconnect_gmem1_M00_AXI": {
        "interface_ports": [
          "M_AXI_GMEM1",
          "smartconnect_gmem1/M00_AXI"
        ]
      },
      "smartconnect_gmem2_M00_AXI": {
        "interface_ports": [
          "M_AXI_GMEM2",
          "smartconnect_gmem2/M00_AXI"
        ]
      }
    },
    "nets": {
      "c_counter_binary_1_Q": {
        "ports": [
          "c_counter_binary_1/Q",
          "util_reduced_logic_1/Op1"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "ref_clk_80M",
          "clk_wiz_4/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out300M": {
        "ports": [
          "clk_wiz_5/clk_out300M",
          "smartconnect_fpd0_pl_mem/aclk",
          "proc_sys_reset_300M/slowest_sync_clk",
          "smartconnect_gmem/aclk1",
          "axi_vip_1/aclk",
          "smartconnect_gmem2/aclk1",
          "smartconnect_gmem1/aclk1",
          "axi_vip_gmem1/aclk",
          "axi_vip_gmem2/aclk",
          "axi_vip_gmem0/aclk"
        ]
      },
      "clk_wiz_4_clk_out320M": {
        "ports": [
          "clk_wiz_4/clk_out320M",
          "proc_sys_reset_320M/slowest_sync_clk"
        ]
      },
      "clk_wiz_4_clk_out640M": {
        "ports": [
          "clk_wiz_4/clk_out640M",
          "proc_sys_reset_640M/slowest_sync_clk"
        ]
      },
      "clk_wiz_4_locked": {
        "ports": [
          "clk_wiz_4/locked",
          "proc_sys_reset_640M/dcm_locked",
          "proc_sys_reset_320M/dcm_locked"
        ]
      },
      "clk_wiz_5_clk_out600M": {
        "ports": [
          "clk_wiz_5/clk_out50M",
          "c_counter_binary_1/CLK",
          "fit_timer_1/Clk",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "clk_wiz_5_locked": {
        "ports": [
          "clk_wiz_5/locked",
          "proc_sys_reset_300M/dcm_locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "ext_reset",
          "proc_sys_reset_ext/ext_reset_in",
          "proc_sys_reset_300M/ext_reset_in",
          "clk_wiz_5/resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "fit_timer_1_Interrupt": {
        "ports": [
          "fit_timer_1/Interrupt",
          "c_counter_binary_1/SINIT"
        ]
      },
      "ilconcat_0_dout": {
        "ports": [
          "ilconcat_0/dout",
          "interrupt"
        ]
      },
      "ilconcat_1_dout": {
        "ports": [
          "ilconcat_1/dout",
          "user_led"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "fit_timer_1/Rst"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_300M/interconnect_aresetn",
          "smartconnect_fpd0_pl_mem/aresetn"
        ]
      },
      "proc_sys_reset_300M_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_300M/peripheral_aresetn",
          "axi_vip_1/aresetn",
          "axi_vip_gmem1/aresetn",
          "axi_vip_gmem2/aresetn",
          "axi_vip_gmem0/aresetn"
        ]
      },
      "proc_sys_reset_ext_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_ext/interconnect_aresetn",
          "smartconnect_gmem/aresetn",
          "smartconnect_gmem2/aresetn",
          "smartconnect_gmem1/aresetn"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "ext_resetn_80M",
          "clk_wiz_4/resetn",
          "proc_sys_reset_640M/ext_reset_in",
          "proc_sys_reset_320M/ext_reset_in"
        ]
      },
      "slowest_sync_clk_0_1": {
        "ports": [
          "ref_clk_300M",
          "proc_sys_reset_ext/slowest_sync_clk",
          "smartconnect_fpd0_pl_mem/aclk1",
          "clk_wiz_5/clk_in1",
          "smartconnect_gmem/aclk",
          "debug_bridge_0/clk",
          "smartconnect_gmem2/aclk",
          "smartconnect_gmem1/aclk"
        ]
      },
      "util_reduced_logic_1_Res": {
        "ports": [
          "util_reduced_logic_1/Res",
          "ilconcat_1/In0",
          "c_counter_binary_1/CE"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_CTRL": {
            "range": "4G",
            "width": "32",
            "local_memory_map": {
              "name": "S_AXI_CTRL",
              "description": "Address Space Segments",
              "address_blocks": {
                "S_AXI_CTRL:APERTURE_0": {
                  "name": "S_AXI_CTRL:APERTURE_0",
                  "display_name": "APERTURE_0",
                  "base_address": "0xB0000000",
                  "range": "128M",
                  "width": "32",
                  "usage": "all"
                }
              }
            },
            "segments": {
              "SEG_axi_vip_1_Reg": {
                "address_block": "/axi_vip_1/S_AXI/Reg",
                "offset": "0xB7FF0000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_GMEM": {
            "address_blocks": {
              "Reg": {
                "base_address": "0x20000000",
                "range": "512M",
                "width": "30",
                "usage": "register"
              }
            }
          },
          "M_AXI_GMEM1": {
            "address_blocks": {
              "Reg": {
                "base_address": "0x20000000",
                "range": "512M",
                "width": "30",
                "usage": "register"
              }
            }
          },
          "M_AXI_GMEM2": {
            "address_blocks": {
              "Reg": {
                "base_address": "0x20000000",
                "range": "512M",
                "width": "30",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_vip_gmem0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_M_AXI_GMEM_Reg": {
                "address_block": "/M_AXI_GMEM/Reg",
                "offset": "0x3FFF0000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/axi_vip_gmem1": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_M_AXI_GMEM2_Reg": {
                "address_block": "/M_AXI_GMEM2/Reg",
                "offset": "0x3FFE0000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/axi_vip_gmem2": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_M_AXI_GMEM1_Reg": {
                "address_block": "/M_AXI_GMEM1/Reg",
                "offset": "0x3FFD0000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}