// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="v4l2_detect_cvt,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.853250,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=12,HLS_SYN_FF=410,HLS_SYN_LUT=1281,HLS_VERSION=2019_1}" *)

module v4l2_detect_cvt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        frame_height,
        hfreq,
        vsync,
        active_width,
        polarities,
        interlaced,
        fmt_bt_width,
        fmt_bt_width_ap_vld,
        fmt_bt_height,
        fmt_bt_height_ap_vld,
        fmt_bt_hfrontporch,
        fmt_bt_hfrontporch_ap_vld,
        fmt_bt_vfrontporch,
        fmt_bt_vfrontporch_ap_vld,
        fmt_bt_hsync,
        fmt_bt_hsync_ap_vld,
        fmt_bt_vsync,
        fmt_bt_vsync_ap_vld,
        fmt_bt_hbackporch,
        fmt_bt_hbackporch_ap_vld,
        fmt_bt_vbackporch,
        fmt_bt_vbackporch_ap_vld,
        fmt_bt_il_vbackporch,
        fmt_bt_il_vbackporch_ap_vld,
        fmt_bt_il_vfrontporch,
        fmt_bt_il_vfrontporch_ap_vld,
        fmt_bt_il_vsync,
        fmt_bt_il_vsync_ap_vld,
        fmt_bt_pixelclock,
        fmt_bt_flags,
        fmt_bt_standards,
        fmt_bt_standards_ap_vld,
        fmt_bt_interlaced,
        fmt_bt_interlaced_ap_vld,
        fmt_bt_polarities,
        fmt_bt_polarities_ap_vld,
        fmt_type,
        fmt_type_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] frame_height;
input  [31:0] hfreq;
input  [31:0] vsync;
input  [31:0] active_width;
input  [31:0] polarities;
input  [31:0] interlaced;
output  [31:0] fmt_bt_width;
output   fmt_bt_width_ap_vld;
output  [31:0] fmt_bt_height;
output   fmt_bt_height_ap_vld;
output  [31:0] fmt_bt_hfrontporch;
output   fmt_bt_hfrontporch_ap_vld;
output  [31:0] fmt_bt_vfrontporch;
output   fmt_bt_vfrontporch_ap_vld;
output  [31:0] fmt_bt_hsync;
output   fmt_bt_hsync_ap_vld;
output  [31:0] fmt_bt_vsync;
output   fmt_bt_vsync_ap_vld;
output  [31:0] fmt_bt_hbackporch;
output   fmt_bt_hbackporch_ap_vld;
output  [31:0] fmt_bt_vbackporch;
output   fmt_bt_vbackporch_ap_vld;
output  [31:0] fmt_bt_il_vbackporch;
output   fmt_bt_il_vbackporch_ap_vld;
output  [31:0] fmt_bt_il_vfrontporch;
output   fmt_bt_il_vfrontporch_ap_vld;
output  [31:0] fmt_bt_il_vsync;
output   fmt_bt_il_vsync_ap_vld;
input  [31:0] fmt_bt_pixelclock;
input  [31:0] fmt_bt_flags;
output  [31:0] fmt_bt_standards;
output   fmt_bt_standards_ap_vld;
output  [31:0] fmt_bt_interlaced;
output   fmt_bt_interlaced_ap_vld;
output  [31:0] fmt_bt_polarities;
output   fmt_bt_polarities_ap_vld;
output  [31:0] fmt_type;
output   fmt_type_ap_vld;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fmt_bt_width_ap_vld;
reg fmt_bt_height_ap_vld;
reg fmt_bt_hfrontporch_ap_vld;
reg fmt_bt_vfrontporch_ap_vld;
reg fmt_bt_hsync_ap_vld;
reg fmt_bt_vsync_ap_vld;
reg fmt_bt_hbackporch_ap_vld;
reg[31:0] fmt_bt_vbackporch;
reg fmt_bt_vbackporch_ap_vld;
reg fmt_bt_il_vbackporch_ap_vld;
reg fmt_bt_il_vfrontporch_ap_vld;
reg fmt_bt_il_vsync_ap_vld;
reg fmt_bt_standards_ap_vld;
reg fmt_bt_interlaced_ap_vld;
reg fmt_bt_polarities_ap_vld;
reg fmt_type_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] vsync_read_read_fu_158_p2;
wire   [0:0] and_ln61_fu_372_p2;
reg   [0:0] and_ln61_reg_869;
wire   [0:0] or_ln77_fu_400_p2;
reg   [0:0] or_ln77_reg_873;
wire   [0:0] icmp_ln105_fu_440_p2;
reg   [0:0] icmp_ln105_reg_877;
wire   [31:0] sub_ln106_fu_492_p2;
reg   [31:0] sub_ln106_reg_881;
wire   [30:0] select_ln105_fu_524_p3;
reg   [30:0] select_ln105_reg_886;
wire   [31:0] image_height_fu_532_p3;
reg   [31:0] image_height_reg_895;
wire   [0:0] tmp_9_fu_540_p3;
reg   [0:0] tmp_9_reg_904;
wire   [0:0] empty_7_fu_558_p2;
reg   [0:0] empty_7_reg_908;
wire    ap_CS_fsm_state2;
wire   [64:0] mul_ln122_fu_579_p2;
reg   [64:0] mul_ln122_reg_912;
wire    ap_CS_fsm_state3;
reg   [0:0] tmp_19_reg_917;
reg   [28:0] tmp_21_reg_923;
wire   [64:0] mul_ln119_fu_610_p2;
reg   [64:0] mul_ln119_reg_928;
reg   [0:0] tmp_16_reg_933;
reg   [28:0] tmp_18_reg_939;
wire   [64:0] mul_ln116_fu_641_p2;
reg   [64:0] mul_ln116_reg_944;
reg   [0:0] tmp_13_reg_949;
reg   [30:0] tmp_15_reg_955;
wire   [31:0] image_width_3_fu_699_p3;
reg   [31:0] ap_phi_mux_image_width_1_phi_fu_294_p10;
reg   [31:0] image_width_1_reg_290;
wire    ap_CS_fsm_state4;
wire   [31:0] image_width_2_fu_742_p3;
wire   [31:0] image_width_fu_785_p3;
reg   [0:0] ap_phi_mux_p_0_phi_fu_311_p12;
reg   [0:0] p_0_reg_307;
wire   [31:0] zext_ln196_fu_826_p1;
wire   [31:0] sub_ln193_1_fu_842_p2;
wire   [29:0] tmp_fu_338_p4;
wire   [0:0] icmp_ln58_fu_348_p2;
wire   [0:0] icmp_ln61_fu_360_p2;
wire   [0:0] and_ln61_1_fu_366_p2;
wire   [0:0] icmp_ln58_1_fu_354_p2;
wire   [28:0] tmp_3_fu_378_p4;
wire   [0:0] icmp_ln74_fu_388_p2;
wire   [0:0] icmp_ln77_fu_394_p2;
wire   [31:0] v_bp_fu_406_p2;
wire   [0:0] tmp_6_fu_416_p3;
wire   [0:0] trunc_ln99_fu_412_p1;
wire   [0:0] xor_ln101_fu_424_p2;
wire   [0:0] and_ln101_fu_430_p2;
wire   [31:0] add_ln108_fu_446_p2;
wire   [31:0] sub_ln108_fu_452_p2;
wire   [31:0] zext_ln101_fu_436_p1;
wire   [2:0] trunc_ln106_fu_464_p1;
wire   [3:0] shl_ln_fu_468_p3;
wire   [1:0] shl_ln106_1_fu_480_p3;
wire   [31:0] zext_ln106_fu_476_p1;
wire   [31:0] zext_ln106_1_fu_488_p1;
wire   [31:0] sub_ln108_1_fu_458_p2;
wire   [31:0] sub_ln106_1_fu_498_p2;
wire   [30:0] tmp_1_fu_504_p4;
wire   [30:0] tmp_2_fu_514_p4;
wire   [0:0] empty_6_fu_553_p2;
wire   [0:0] empty_fu_548_p2;
wire   [26:0] trunc_ln122_fu_564_p1;
wire   [31:0] shl_ln3_fu_567_p3;
wire  signed [31:0] mul_ln122_fu_579_p0;
wire   [26:0] trunc_ln119_fu_595_p1;
wire   [31:0] shl_ln2_fu_598_p3;
wire  signed [31:0] mul_ln119_fu_610_p0;
wire   [28:0] trunc_ln116_fu_626_p1;
wire   [31:0] shl_ln1_fu_629_p3;
wire  signed [31:0] mul_ln116_fu_641_p0;
wire   [64:0] sub_ln122_fu_664_p2;
wire   [28:0] tmp_20_fu_669_p4;
wire  signed [31:0] sext_ln122_1_fu_679_p1;
wire  signed [31:0] sext_ln122_2_fu_683_p1;
wire   [31:0] select_ln122_fu_686_p3;
wire   [31:0] sub_ln122_1_fu_693_p2;
wire   [64:0] sub_ln119_fu_707_p2;
wire   [28:0] tmp_17_fu_712_p4;
wire  signed [31:0] sext_ln119_1_fu_722_p1;
wire  signed [31:0] sext_ln119_2_fu_726_p1;
wire   [31:0] select_ln119_fu_729_p3;
wire   [31:0] sub_ln119_1_fu_736_p2;
wire   [64:0] sub_ln116_fu_750_p2;
wire   [30:0] tmp_14_fu_755_p4;
wire  signed [31:0] sext_ln116_1_fu_765_p1;
wire  signed [31:0] sext_ln116_2_fu_769_p1;
wire   [31:0] select_ln116_fu_772_p3;
wire   [31:0] sub_ln116_1_fu_779_p2;
wire   [28:0] tmp_s_fu_793_p4;
wire   [31:0] sub_ln196_fu_812_p2;
wire   [30:0] lshr_ln_fu_816_p4;
wire   [31:0] sub_ln193_fu_838_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_condition_582;
reg    ap_condition_212;
reg    ap_condition_224;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_7_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        image_width_1_reg_290 <= 32'd1280;
    end else if (((ap_start == 1'b1) & (tmp_9_fu_540_p3 == 1'd0) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (vsync_read_read_fu_158_p2 == 32'd8) & (1'b1 == ap_CS_fsm_state1))) begin
        image_width_1_reg_290 <= active_width;
    end else if (((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4) & (1'b1 == ap_CS_fsm_state4))) begin
        image_width_1_reg_290 <= image_width_fu_785_p3;
    end else if (((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5) & (1'b1 == ap_CS_fsm_state4))) begin
        image_width_1_reg_290 <= image_width_2_fu_742_p3;
    end else if (((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6) & (1'b1 == ap_CS_fsm_state4))) begin
        image_width_1_reg_290 <= image_width_3_fu_699_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        p_0_reg_307 <= 1'd1;
    end else if ((((empty_7_fu_558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (tmp_9_fu_540_p3 == 1'd1) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (1'b1 == ap_CS_fsm_state1)) | (~(vsync_read_read_fu_158_p2 == 32'd7) & ~(vsync_read_read_fu_158_p2 == 32'd8) & ~(vsync_read_read_fu_158_p2 == 32'd4) & ~(vsync_read_read_fu_158_p2 == 32'd5) & ~(vsync_read_read_fu_158_p2 == 32'd6) & (ap_start == 1'b1) & (tmp_9_fu_540_p3 == 1'd0) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (or_ln77_fu_400_p2 == 1'd1) & (1'd1 == and_ln61_fu_372_p2) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'd0 == and_ln61_fu_372_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0_reg_307 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln61_reg_869 <= and_ln61_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_7_reg_908 <= empty_7_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln105_reg_877 <= icmp_ln105_fu_440_p2;
        image_height_reg_895[31 : 1] <= image_height_fu_532_p3[31 : 1];
        select_ln105_reg_886 <= select_ln105_fu_524_p3;
        sub_ln106_reg_881 <= sub_ln106_fu_492_p2;
        tmp_9_reg_904 <= select_ln105_fu_524_p3[32'd30];
    end
end

always @ (posedge ap_clk) begin
    if (((vsync_read_read_fu_158_p2 == 32'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        mul_ln116_reg_944[64 : 3] <= mul_ln116_fu_641_p2[64 : 3];
        tmp_13_reg_949 <= select_ln105_reg_886[32'd28];
        tmp_15_reg_955 <= {{mul_ln116_fu_641_p2[64:34]}};
    end
end

always @ (posedge ap_clk) begin
    if (((vsync_read_read_fu_158_p2 == 32'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        mul_ln119_reg_928[64 : 5] <= mul_ln119_fu_610_p2[64 : 5];
        tmp_16_reg_933 <= select_ln105_reg_886[32'd26];
        tmp_18_reg_939 <= {{mul_ln119_fu_610_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((vsync_read_read_fu_158_p2 == 32'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        mul_ln122_reg_912[64 : 5] <= mul_ln122_fu_579_p2[64 : 5];
        tmp_19_reg_917 <= select_ln105_reg_886[32'd26];
        tmp_21_reg_923 <= {{mul_ln122_fu_579_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'd1 == and_ln61_fu_372_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        or_ln77_reg_873 <= or_ln77_fu_400_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_582)) begin
        if ((vsync_read_read_fu_158_p2 == 32'd4)) begin
            ap_phi_mux_image_width_1_phi_fu_294_p10 = image_width_fu_785_p3;
        end else if ((vsync_read_read_fu_158_p2 == 32'd5)) begin
            ap_phi_mux_image_width_1_phi_fu_294_p10 = image_width_2_fu_742_p3;
        end else if ((vsync_read_read_fu_158_p2 == 32'd6)) begin
            ap_phi_mux_image_width_1_phi_fu_294_p10 = image_width_3_fu_699_p3;
        end else begin
            ap_phi_mux_image_width_1_phi_fu_294_p10 = image_width_1_reg_290;
        end
    end else begin
        ap_phi_mux_image_width_1_phi_fu_294_p10 = image_width_1_reg_290;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        ap_phi_mux_p_0_phi_fu_311_p12 = 1'd1;
    end else begin
        ap_phi_mux_p_0_phi_fu_311_p12 = p_0_reg_307;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_hbackporch_ap_vld = 1'b1;
    end else begin
        fmt_bt_hbackporch_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_height_ap_vld = 1'b1;
    end else begin
        fmt_bt_height_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_hfrontporch_ap_vld = 1'b1;
    end else begin
        fmt_bt_hfrontporch_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_hsync_ap_vld = 1'b1;
    end else begin
        fmt_bt_hsync_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_il_vbackporch_ap_vld = 1'b1;
    end else begin
        fmt_bt_il_vbackporch_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_il_vfrontporch_ap_vld = 1'b1;
    end else begin
        fmt_bt_il_vfrontporch_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_il_vsync_ap_vld = 1'b1;
    end else begin
        fmt_bt_il_vsync_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_interlaced_ap_vld = 1'b1;
    end else begin
        fmt_bt_interlaced_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_polarities_ap_vld = 1'b1;
    end else begin
        fmt_bt_polarities_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_standards_ap_vld = 1'b1;
    end else begin
        fmt_bt_standards_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_224)) begin
            fmt_bt_vbackporch = sub_ln193_1_fu_842_p2;
        end else if ((1'b1 == ap_condition_212)) begin
            fmt_bt_vbackporch = zext_ln196_fu_826_p1;
        end else begin
            fmt_bt_vbackporch = 'bx;
        end
    end else begin
        fmt_bt_vbackporch = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4)))) | ((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4)))))) begin
        fmt_bt_vbackporch_ap_vld = 1'b1;
    end else begin
        fmt_bt_vbackporch_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_vfrontporch_ap_vld = 1'b1;
    end else begin
        fmt_bt_vfrontporch_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_vsync_ap_vld = 1'b1;
    end else begin
        fmt_bt_vsync_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_bt_width_ap_vld = 1'b1;
    end else begin
        fmt_bt_width_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
        fmt_type_ap_vld = 1'b1;
    end else begin
        fmt_type_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((((tmp_9_fu_540_p3 == 1'd0) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (vsync_read_read_fu_158_p2 == 32'd5)) | ((tmp_9_fu_540_p3 == 1'd0) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_fu_540_p3 == 1'd0) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (vsync_read_read_fu_158_p2 == 32'd4))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (tmp_9_fu_540_p3 == 1'd0) & (or_ln77_fu_400_p2 == 1'd0) & (1'd1 == and_ln61_fu_372_p2) & (vsync_read_read_fu_158_p2 == 32'd7) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((1'd0 == and_ln61_fu_372_p2) | ((or_ln77_fu_400_p2 == 1'd1) | ((tmp_9_fu_540_p3 == 1'd1) | (~(vsync_read_read_fu_158_p2 == 32'd7) & ~(vsync_read_read_fu_158_p2 == 32'd4) & ~(vsync_read_read_fu_158_p2 == 32'd5) & ~(vsync_read_read_fu_158_p2 == 32'd6))))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_fu_446_p2 = (32'd1 + frame_height);

assign and_ln101_fu_430_p2 = (xor_ln101_fu_424_p2 & trunc_ln99_fu_412_p1);

assign and_ln61_1_fu_366_p2 = (icmp_ln61_fu_360_p2 & icmp_ln58_fu_348_p2);

assign and_ln61_fu_372_p2 = (icmp_ln58_1_fu_354_p2 & and_ln61_1_fu_366_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_condition_212 = ((((((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (empty_7_reg_908 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4)));
end

always @ (*) begin
    ap_condition_224 = ((((((tmp_9_reg_904 == 1'd0) & (empty_7_reg_908 == 1'd1) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd7)) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd8))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd6))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd5))) | ((tmp_9_reg_904 == 1'd0) & (icmp_ln105_reg_877 == 1'd1) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (vsync_read_read_fu_158_p2 == 32'd4)));
end

always @ (*) begin
    ap_condition_582 = ((tmp_9_reg_904 == 1'd0) & (or_ln77_reg_873 == 1'd0) & (1'd1 == and_ln61_reg_869) & (1'b1 == ap_CS_fsm_state4));
end

assign ap_return = ap_phi_mux_p_0_phi_fu_311_p12;

assign empty_6_fu_553_p2 = ((image_height_reg_895 == 32'd768) ? 1'b1 : 1'b0);

assign empty_7_fu_558_p2 = (empty_fu_548_p2 | empty_6_fu_553_p2);

assign empty_fu_548_p2 = ((image_height_reg_895 == 32'd1024) ? 1'b1 : 1'b0);

assign fmt_bt_hbackporch = 32'd0;

assign fmt_bt_height = image_height_reg_895;

assign fmt_bt_hfrontporch = 32'd0;

assign fmt_bt_hsync = 32'd0;

assign fmt_bt_il_vbackporch = (sub_ln196_fu_812_p2 - zext_ln196_fu_826_p1);

assign fmt_bt_il_vfrontporch = 32'd0;

assign fmt_bt_il_vsync = vsync;

assign fmt_bt_interlaced = 32'd0;

assign fmt_bt_polarities = 32'd0;

assign fmt_bt_standards = 32'd0;

assign fmt_bt_vfrontporch = 32'd0;

assign fmt_bt_vsync = vsync;

assign fmt_bt_width = {{tmp_s_fu_793_p4}, {3'd0}};

assign fmt_type = 32'd0;

assign icmp_ln105_fu_440_p2 = ((interlaced == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_354_p2 = ((vsync < 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_348_p2 = ((tmp_fu_338_p4 != 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_360_p2 = ((polarities == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_388_p2 = ((tmp_3_fu_378_p4 != 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_394_p2 = ((hfreq == 32'd0) ? 1'b1 : 1'b0);

assign image_height_fu_532_p3 = {{select_ln105_fu_524_p3}, {1'd0}};

assign image_width_2_fu_742_p3 = ((tmp_16_reg_933[0:0] === 1'b1) ? sub_ln119_1_fu_736_p2 : sext_ln119_2_fu_726_p1);

assign image_width_3_fu_699_p3 = ((tmp_19_reg_917[0:0] === 1'b1) ? sub_ln122_1_fu_693_p2 : sext_ln122_2_fu_683_p1);

assign image_width_fu_785_p3 = ((tmp_13_reg_949[0:0] === 1'b1) ? sub_ln116_1_fu_779_p2 : sext_ln116_2_fu_769_p1);

assign lshr_ln_fu_816_p4 = {{sub_ln196_fu_812_p2[31:1]}};

assign mul_ln116_fu_641_p0 = shl_ln1_fu_629_p3;

assign mul_ln116_fu_641_p2 = ($signed(mul_ln116_fu_641_p0) * $signed(65'h155555556));

assign mul_ln119_fu_610_p0 = shl_ln2_fu_598_p3;

assign mul_ln119_fu_610_p2 = ($signed(mul_ln119_fu_610_p0) * $signed(65'h1C71C71C8));

assign mul_ln122_fu_579_p0 = shl_ln3_fu_567_p3;

assign mul_ln122_fu_579_p2 = ($signed(mul_ln122_fu_579_p0) * $signed(65'h19999999A));

assign or_ln77_fu_400_p2 = (icmp_ln77_fu_394_p2 | icmp_ln74_fu_388_p2);

assign select_ln105_fu_524_p3 = ((icmp_ln105_fu_440_p2[0:0] === 1'b1) ? tmp_1_fu_504_p4 : tmp_2_fu_514_p4);

assign select_ln116_fu_772_p3 = ((tmp_13_reg_949[0:0] === 1'b1) ? sext_ln116_1_fu_765_p1 : sext_ln116_2_fu_769_p1);

assign select_ln119_fu_729_p3 = ((tmp_16_reg_933[0:0] === 1'b1) ? sext_ln119_1_fu_722_p1 : sext_ln119_2_fu_726_p1);

assign select_ln122_fu_686_p3 = ((tmp_19_reg_917[0:0] === 1'b1) ? sext_ln122_1_fu_679_p1 : sext_ln122_2_fu_683_p1);

assign sext_ln116_1_fu_765_p1 = $signed(tmp_14_fu_755_p4);

assign sext_ln116_2_fu_769_p1 = $signed(tmp_15_reg_955);

assign sext_ln119_1_fu_722_p1 = $signed(tmp_17_fu_712_p4);

assign sext_ln119_2_fu_726_p1 = $signed(tmp_18_reg_939);

assign sext_ln122_1_fu_679_p1 = $signed(tmp_20_fu_669_p4);

assign sext_ln122_2_fu_683_p1 = $signed(tmp_21_reg_923);

assign shl_ln106_1_fu_480_p3 = {{and_ln101_fu_430_p2}, {1'd0}};

assign shl_ln1_fu_629_p3 = {{trunc_ln116_fu_626_p1}, {3'd0}};

assign shl_ln2_fu_598_p3 = {{trunc_ln119_fu_595_p1}, {5'd0}};

assign shl_ln3_fu_567_p3 = {{trunc_ln122_fu_564_p1}, {5'd0}};

assign shl_ln_fu_468_p3 = {{trunc_ln106_fu_464_p1}, {1'd0}};

assign sub_ln106_1_fu_498_p2 = (sub_ln106_fu_492_p2 - zext_ln106_1_fu_488_p1);

assign sub_ln106_fu_492_p2 = (frame_height - zext_ln106_fu_476_p1);

assign sub_ln108_1_fu_458_p2 = (sub_ln108_fu_452_p2 - zext_ln101_fu_436_p1);

assign sub_ln108_fu_452_p2 = (add_ln108_fu_446_p2 - vsync);

assign sub_ln116_1_fu_779_p2 = (32'd0 - select_ln116_fu_772_p3);

assign sub_ln116_fu_750_p2 = (65'd0 - mul_ln116_reg_944);

assign sub_ln119_1_fu_736_p2 = (32'd0 - select_ln119_fu_729_p3);

assign sub_ln119_fu_707_p2 = (65'd0 - mul_ln119_reg_928);

assign sub_ln122_1_fu_693_p2 = (32'd0 - select_ln122_fu_686_p3);

assign sub_ln122_fu_664_p2 = (65'd0 - mul_ln122_reg_912);

assign sub_ln193_1_fu_842_p2 = (sub_ln193_fu_838_p2 - image_height_reg_895);

assign sub_ln193_fu_838_p2 = (frame_height - vsync);

assign sub_ln196_fu_812_p2 = (sub_ln106_reg_881 - image_height_reg_895);

assign tmp_14_fu_755_p4 = {{sub_ln116_fu_750_p2[64:34]}};

assign tmp_17_fu_712_p4 = {{sub_ln119_fu_707_p2[64:36]}};

assign tmp_1_fu_504_p4 = {{sub_ln108_1_fu_458_p2[31:1]}};

assign tmp_20_fu_669_p4 = {{sub_ln122_fu_664_p2[64:36]}};

assign tmp_2_fu_514_p4 = {{sub_ln106_1_fu_498_p2[31:1]}};

assign tmp_3_fu_378_p4 = {{vsync[31:3]}};

assign tmp_6_fu_416_p3 = v_bp_fu_406_p2[32'd3];

assign tmp_9_fu_540_p3 = select_ln105_fu_524_p3[32'd30];

assign tmp_fu_338_p4 = {{vsync[31:2]}};

assign tmp_s_fu_793_p4 = {{ap_phi_mux_image_width_1_phi_fu_294_p10[31:3]}};

assign trunc_ln106_fu_464_p1 = vsync[2:0];

assign trunc_ln116_fu_626_p1 = select_ln105_reg_886[28:0];

assign trunc_ln119_fu_595_p1 = select_ln105_reg_886[26:0];

assign trunc_ln122_fu_564_p1 = select_ln105_reg_886[26:0];

assign trunc_ln99_fu_412_p1 = v_bp_fu_406_p2[0:0];

assign v_bp_fu_406_p2 = (32'd1 - vsync);

assign vsync_read_read_fu_158_p2 = vsync;

assign xor_ln101_fu_424_p2 = (tmp_6_fu_416_p3 ^ 1'd1);

assign zext_ln101_fu_436_p1 = and_ln101_fu_430_p2;

assign zext_ln106_1_fu_488_p1 = shl_ln106_1_fu_480_p3;

assign zext_ln106_fu_476_p1 = shl_ln_fu_468_p3;

assign zext_ln196_fu_826_p1 = lshr_ln_fu_816_p4;

always @ (posedge ap_clk) begin
    image_height_reg_895[0] <= 1'b0;
    mul_ln122_reg_912[4:0] <= 5'b00000;
    mul_ln119_reg_928[4:0] <= 5'b00000;
    mul_ln116_reg_944[2:0] <= 3'b000;
end

endmodule //v4l2_detect_cvt
