library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- == Question 2 ==
-- Il faut 4 comparateurs et 8 multiplexeurs

-- == Question 3 ==
-- Ce système peut fonctionner à 197.98 MHz au maximum

entity tri3valV3 is
	generic (size: integer:=32);
	port(
		clock, reset: in std_logic;
		inA, inB, inC: in std_logic_vector(size-1 downto 0);
		Max, Min, Med: out std_logic_vector(size-1 downto 0)
	);
end tri3valV3;

architecture arch of tri3valV3 is
	component registre is
		generic (size: integer := 32);
		port(
			clk: in std_logic;
			reset: in std_logic;
			d: in std_logic_vector(size-1 downto 0);
			q: out std_logic_vector(size-1 downto 0)
		);
	end component;
	signal sigA, sigB, sigC : std_logic_vector(size-1 downto 0);
	signal sigMax, sigMed, sigMin, sigTmp : std_logic_vector(size-1 downto 0);

	begin	
		reg_A: registre port map(clock, reset, inA, sigA);
		reg_B: registre port map(clock, reset, inB, sigB);
		reg_C: registre port map(clock, reset, inC, sigC);
		reg_Max: registre port map(clock, reset, sigMax, Max);
		reg_Med: registre port map(clock, reset, sigMed, Med);
		reg_Min: registre port map(clock, reset, sigMin, Min);
	
		process(clock)
		begin
			if (clock'event and clock='1') then
			
				-- Sortie MAX(A,B) / MIN(A,B)
				if(sigA > sigB)then
					sigMax <= sigA;
					sigMin <= sigB;
				else
					sigMax <= sigB;
					sigMin <= sigA;
				end if;
				
				-- Sortie MED
				if(sigMin > sigC)then
					sigTmp <= sigMin;
					sigMin <= sigC;
					sigMed <= sigTmp;
				elsif (sigMax < sigC) then
					sigTmp <= sigMax;
					sigMax <= sigC;
					sigMed <= sigTmp;
				else
					sigMed <= sigC;
				end if;
				
			end if;
	end process;
end arch;