Analysis & Synthesis report for DSDProject
Fri Nov 17 15:59:11 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_controller:U2
 18. Parameter Settings for User Entity Instance: dsdproject:U3
 19. Parameter Settings for User Entity Instance: dsdproject:U3|ADXL345_controller:U0|gsensor:U0
 20. Parameter Settings for User Entity Instance: dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0
 21. Parameter Settings for User Entity Instance: dsdproject:U3|controller:MC
 22. Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:0:SC
 23. Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:1:SC
 24. Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:2:SC
 25. Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:3:SC
 26. Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:4:SC
 27. Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:5:SC
 28. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5
 29. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2
 34. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2
 35. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3
 36. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3
 37. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4
 38. Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Mod4
 39. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div1
 41. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div2
 42. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div3
 43. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult2
 44. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult1
 45. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_divide:Div1
 47. Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_divide:Div0
 48. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult35
 49. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult34
 50. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult33
 51. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult5
 52. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult4
 53. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult3
 54. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult8
 55. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult7
 56. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult6
 57. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult11
 58. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult10
 59. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult9
 60. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult14
 61. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult13
 62. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult12
 63. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult17
 64. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult16
 65. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult15
 66. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult20
 67. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult19
 68. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult18
 69. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult23
 70. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult22
 71. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult21
 72. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult26
 73. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult25
 74. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult24
 75. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult29
 76. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult28
 77. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult27
 78. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult32
 79. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult31
 80. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult30
 81. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod14
 82. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult47
 83. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult46
 84. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod13
 85. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult42
 86. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod9
 87. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult45
 88. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod12
 89. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult43
 90. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod10
 91. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult44
 92. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod11
 93. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod7
 94. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult40
 95. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult41
 96. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod8
 97. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod6
 98. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod4
 99. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod5
100. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod3
101. Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_mult:Mult0
102. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod1
103. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod0
104. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div4
105. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div5
106. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div6
107. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div7
108. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div8
109. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div9
110. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div10
111. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div11
112. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div12
113. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div13
114. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div14
115. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div15
116. Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_mult:Mult1
117. Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod2
118. Parameter Settings for Inferred Entity Instance: dsdproject:U3|buzzer:B0|lpm_mult:Mult0
119. altpll Parameter Settings by Entity Instance
120. lpm_mult Parameter Settings by Entity Instance
121. Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:5:SC"
122. Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:4:SC"
123. Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:3:SC"
124. Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:2:SC"
125. Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:1:SC"
126. Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:0:SC"
127. Port Connectivity Checks: "dsdproject:U3|buzzer:B0"
128. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR107:U10"
129. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR89:U9"
130. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR61:U8"
131. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR31:U7"
132. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR19:U6"
133. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR17:U5"
134. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR13:U4"
135. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR7:U3"
136. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR5:U2"
137. Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR3:U1"
138. Port Connectivity Checks: "dsdproject:U3|RNG10:U1"
139. Port Connectivity Checks: "dsdproject:U3|ADXL345_controller:U0"
140. Port Connectivity Checks: "vga_controller:U2"
141. Post-Synthesis Netlist Statistics for Top Partition
142. Elapsed Time Per Partition
143. Analysis & Synthesis Messages
144. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 17 15:59:10 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DSDProject                                  ;
; Top-level Entity Name              ; vga_top                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 39,151                                      ;
;     Total combinational functions  ; 38,624                                      ;
;     Dedicated logic registers      ; 2,722                                       ;
; Total registers                    ; 2722                                        ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 156                                         ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; vga_top            ; DSDProject         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 8                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.0%      ;
;     Processor 3            ;   0.8%      ;
;     Processor 4            ;   0.7%      ;
;     Processor 5            ;   0.7%      ;
;     Processor 6            ;   0.7%      ;
;     Processor 7            ;   0.6%      ;
;     Processor 8            ;   0.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; components/buzzer.vhdl               ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/components/buzzer.vhdl                       ;         ;
; components/scoreboard.vhdl           ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl                   ;         ;
; components/pause.vhdl                ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/components/pause.vhdl                        ;         ;
; components/player_movement.vhdl      ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/components/player_movement.vhdl              ;         ;
; components/structures.vhdl           ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/components/structures.vhdl                   ;         ;
; dsdproject.vhd                       ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/dsdproject.vhd                               ;         ;
; Accelerometer/spi.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv                         ;         ;
; Accelerometer/gsensor.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv                     ;         ;
; Accelerometer/ADXL345_controller.vhd ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd         ;         ;
; RNG10/RNG10.vhd                      ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd                              ;         ;
; RNG10/LFSRs.vhd                      ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd                              ;         ;
; vga_top_level.vhd                    ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/vga_top_level.vhd                            ;         ;
; vga_pll_25_175.vhd                   ; yes             ; User Wizard-Generated File   ; D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd                           ;         ;
; vga_controller.vhd                   ; yes             ; User VHDL File               ; D:/Documents/GitHub/DSDProject/vga_controller.vhd                           ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal201.inc                       ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/vga_pll_25_175_altpll.v           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v                   ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_4nl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_4nl.tdf                        ;         ;
; db/sign_div_unsign_3nh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_3nh.tdf                   ;         ;
; db/alt_u_div_gke.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf                         ;         ;
; db/add_sub_t3c.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/add_sub_t3c.tdf                           ;         ;
; db/add_sub_u3c.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/add_sub_u3c.tdf                           ;         ;
; db/lpm_divide_7vl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_7vl.tdf                        ;         ;
; db/sign_div_unsign_cnh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_cnh.tdf                   ;         ;
; db/alt_u_div_1le.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_1le.tdf                         ;         ;
; db/lpm_divide_4vl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_4vl.tdf                        ;         ;
; db/sign_div_unsign_6nh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_6nh.tdf                   ;         ;
; db/alt_u_div_nke.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_nke.tdf                         ;         ;
; db/lpm_divide_0vl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_0vl.tdf                        ;         ;
; db/sign_div_unsign_2nh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_2nh.tdf                   ;         ;
; db/alt_u_div_eke.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_eke.tdf                         ;         ;
; db/lpm_divide_mtl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_mtl.tdf                        ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_olh.tdf                   ;         ;
; db/alt_u_div_qhe.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_qhe.tdf                         ;         ;
; db/lpm_divide_jtl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_jtl.tdf                        ;         ;
; db/sign_div_unsign_llh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_llh.tdf                   ;         ;
; db/alt_u_div_khe.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_khe.tdf                         ;         ;
; db/lpm_divide_jbo.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_jbo.tdf                        ;         ;
; db/abs_divider_obg.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/abs_divider_obg.tdf                       ;         ;
; db/alt_u_div_4ie.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_4ie.tdf                         ;         ;
; db/lpm_abs_q99.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_abs_q99.tdf                           ;         ;
; db/lpm_abs_ab9.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_abs_ab9.tdf                           ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_oks.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/mult_oks.tdf                              ;         ;
; db/mult_qgs.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf                              ;         ;
; db/lpm_divide_bsl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_bsl.tdf                        ;         ;
; db/sign_div_unsign_dkh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_dkh.tdf                   ;         ;
; db/alt_u_div_4fe.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf                         ;         ;
; db/lpm_divide_6nl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_6nl.tdf                        ;         ;
; db/sign_div_unsign_5nh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_5nh.tdf                   ;         ;
; db/alt_u_div_kke.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_kke.tdf                         ;         ;
; multcore.tdf                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                          ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                          ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                       ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                     ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                   ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                          ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                      ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                          ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc              ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_brg.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/add_sub_brg.tdf                           ;         ;
; altshift.tdf                         ; yes             ; Megafunction                 ; d:/intelquartuslite/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_8nl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_8nl.tdf                        ;         ;
; db/sign_div_unsign_7nh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_7nh.tdf                   ;         ;
; db/alt_u_div_oke.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_oke.tdf                         ;         ;
; db/lpm_divide_anl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_anl.tdf                        ;         ;
; db/sign_div_unsign_9nh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_9nh.tdf                   ;         ;
; db/alt_u_div_tke.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_tke.tdf                         ;         ;
; db/add_sub_drg.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/add_sub_drg.tdf                           ;         ;
; db/lpm_divide_bnl.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_bnl.tdf                        ;         ;
; db/sign_div_unsign_anh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/sign_div_unsign_anh.tdf                   ;         ;
; db/alt_u_div_vke.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_vke.tdf                         ;         ;
; db/lpm_divide_mbo.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_divide_mbo.tdf                        ;         ;
; db/abs_divider_rbg.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/abs_divider_rbg.tdf                       ;         ;
; db/alt_u_div_aie.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/alt_u_div_aie.tdf                         ;         ;
; db/lpm_abs_db9.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/lpm_abs_db9.tdf                           ;         ;
; db/add_sub_erg.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/add_sub_erg.tdf                           ;         ;
; db/add_sub_crg.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documents/GitHub/DSDProject/db/add_sub_crg.tdf                           ;         ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 39,151                          ;
;                                             ;                                 ;
; Total combinational functions               ; 38624                           ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 11237                           ;
;     -- 3 input functions                    ; 15204                           ;
;     -- <=2 input functions                  ; 12183                           ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 23098                           ;
;     -- arithmetic mode                      ; 15526                           ;
;                                             ;                                 ;
; Total registers                             ; 2722                            ;
;     -- Dedicated logic registers            ; 2722                            ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 38                              ;
;                                             ;                                 ;
; Embedded Multiplier 9-bit elements          ; 156                             ;
;                                             ;                                 ;
; Total PLLs                                  ; 1                               ;
;     -- PLLs                                 ; 1                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; dsdproject:U3|pause:PC|pauseClk ;
; Maximum fan-out                             ; 1274                            ;
; Total fan-out                               ; 123140                          ;
; Average fan-out                             ; 2.96                            ;
+---------------------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                        ; Entity Name           ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |vga_top                                          ; 38624 (1)           ; 2722 (0)                  ; 0           ; 0          ; 156          ; 12      ; 72        ; 38   ; 0            ; 0          ; |vga_top                                                                                                                                   ; vga_top               ; work         ;
;    |dsdproject:U3|                                ; 38569 (23193)       ; 2680 (2222)               ; 0           ; 0          ; 156          ; 12      ; 72        ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3                                                                                                                     ; dsdproject            ; work         ;
;       |ADXL345_controller:U0|                     ; 143 (0)             ; 103 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|ADXL345_controller:U0                                                                                               ; ADXL345_controller    ; work         ;
;          |gsensor:U0|                             ; 143 (99)            ; 103 (65)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0                                                                                    ; gsensor               ; work         ;
;             |spi:u0|                              ; 44 (44)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0                                                                             ; spi                   ; work         ;
;       |RNG10:U1|                                  ; 99 (30)             ; 212 (10)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1                                                                                                            ; RNG10                 ; work         ;
;          |Clock_Divider:U11|                      ; 47 (47)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|Clock_Divider:U11                                                                                          ; Clock_Divider         ; work         ;
;          |LFSR107:U10|                            ; 2 (2)               ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR107:U10                                                                                                ; LFSR107               ; work         ;
;          |LFSR13:U4|                              ; 2 (2)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR13:U4                                                                                                  ; LFSR13                ; work         ;
;          |LFSR17:U5|                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR17:U5                                                                                                  ; LFSR17                ; work         ;
;          |LFSR19:U6|                              ; 2 (2)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR19:U6                                                                                                  ; LFSR19                ; work         ;
;          |LFSR31:U7|                              ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR31:U7                                                                                                  ; LFSR31                ; work         ;
;          |LFSR3:U1|                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR3:U1                                                                                                   ; LFSR3                 ; work         ;
;          |LFSR5:U2|                               ; 2 (2)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR5:U2                                                                                                   ; LFSR5                 ; work         ;
;          |LFSR61:U8|                              ; 2 (2)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR61:U8                                                                                                  ; LFSR61                ; work         ;
;          |LFSR7:U3|                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR7:U3                                                                                                   ; LFSR7                 ; work         ;
;          |LFSR89:U9|                              ; 2 (2)               ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|RNG10:U1|LFSR89:U9                                                                                                  ; LFSR89                ; work         ;
;       |buzzer:B0|                                 ; 140 (119)           ; 63 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|buzzer:B0                                                                                                           ; buzzer                ; work         ;
;          |lpm_mult:Mult0|                         ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|buzzer:B0|lpm_mult:Mult0                                                                                            ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 21 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|buzzer:B0|lpm_mult:Mult0|multcore:mult_core                                                                         ; multcore              ; work         ;
;                |mpar_add:padder|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|buzzer:B0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                         ; mpar_add              ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|buzzer:B0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                    ; lpm_add_sub           ; work         ;
;                      |add_sub_crg:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|buzzer:B0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_crg:auto_generated         ; add_sub_crg           ; work         ;
;       |controller:MC|                             ; 352 (226)           ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC                                                                                                       ; controller            ; work         ;
;          |lpm_divide:Div0|                        ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div0                                                                                       ; lpm_divide            ; work         ;
;             |lpm_divide_bsl:auto_generated|       ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div0|lpm_divide_bsl:auto_generated                                                         ; lpm_divide_bsl        ; work         ;
;                |sign_div_unsign_dkh:divider|      ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div0|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider                             ; sign_div_unsign_dkh   ; work         ;
;                   |alt_u_div_4fe:divider|         ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div0|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider       ; alt_u_div_4fe         ; work         ;
;          |lpm_divide:Div1|                        ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div1                                                                                       ; lpm_divide            ; work         ;
;             |lpm_divide_bsl:auto_generated|       ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div1|lpm_divide_bsl:auto_generated                                                         ; lpm_divide_bsl        ; work         ;
;                |sign_div_unsign_dkh:divider|      ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div1|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider                             ; sign_div_unsign_dkh   ; work         ;
;                   |alt_u_div_4fe:divider|         ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_divide:Div1|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider       ; alt_u_div_4fe         ; work         ;
;          |lpm_mult:Mult0|                         ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult0                                                                                        ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 29 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult0|multcore:mult_core                                                                     ; multcore              ; work         ;
;                |mpar_add:padder|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                     ; mpar_add              ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                ; lpm_add_sub           ; work         ;
;                      |add_sub_drg:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_drg:auto_generated     ; add_sub_drg           ; work         ;
;          |lpm_mult:Mult1|                         ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult1                                                                                        ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 29 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult1|multcore:mult_core                                                                     ; multcore              ; work         ;
;                |mpar_add:padder|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                     ; mpar_add              ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                ; lpm_add_sub           ; work         ;
;                      |add_sub_erg:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|controller:MC|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated     ; add_sub_erg           ; work         ;
;       |lpm_divide:Div0|                           ; 256 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div0                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_jbo:auto_generated|          ; 256 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div0|lpm_divide_jbo:auto_generated                                                                       ; lpm_divide_jbo        ; work         ;
;             |abs_divider_obg:divider|             ; 256 (22)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div0|lpm_divide_jbo:auto_generated|abs_divider_obg:divider                                               ; abs_divider_obg       ; work         ;
;                |alt_u_div_4ie:divider|            ; 219 (219)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div0|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|alt_u_div_4ie:divider                         ; alt_u_div_4ie         ; work         ;
;                |lpm_abs_ab9:my_abs_num|           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div0|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|lpm_abs_ab9:my_abs_num                        ; lpm_abs_ab9           ; work         ;
;       |lpm_divide:Div10|                          ; 338 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div10                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 338 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div10|lpm_divide_mbo:auto_generated                                                                      ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 338 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div10|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                              ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 285 (285)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div10|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                        ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div10|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                       ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div11|                          ; 339 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div11                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 339 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div11|lpm_divide_mbo:auto_generated                                                                      ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 339 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div11|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                              ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 285 (285)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div11|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                        ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div11|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                       ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div12|                          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div12                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div12|lpm_divide_mbo:auto_generated                                                                      ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 303 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div12|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                              ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 249 (249)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div12|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                        ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div12|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                       ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div13|                          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div13                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div13|lpm_divide_mbo:auto_generated                                                                      ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 303 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div13|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                              ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 249 (249)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div13|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                        ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div13|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                       ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div14|                          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div14                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div14|lpm_divide_mbo:auto_generated                                                                      ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 303 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div14|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                              ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 249 (249)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div14|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                        ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div14|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                       ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div15|                          ; 306 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div15                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 306 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div15|lpm_divide_mbo:auto_generated                                                                      ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 306 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div15|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                              ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 252 (252)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div15|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                        ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div15|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                       ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div1|                           ; 256 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div1                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_jbo:auto_generated|          ; 256 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div1|lpm_divide_jbo:auto_generated                                                                       ; lpm_divide_jbo        ; work         ;
;             |abs_divider_obg:divider|             ; 256 (22)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div1|lpm_divide_jbo:auto_generated|abs_divider_obg:divider                                               ; abs_divider_obg       ; work         ;
;                |alt_u_div_4ie:divider|            ; 219 (219)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div1|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|alt_u_div_4ie:divider                         ; alt_u_div_4ie         ; work         ;
;                |lpm_abs_ab9:my_abs_num|           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div1|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|lpm_abs_ab9:my_abs_num                        ; lpm_abs_ab9           ; work         ;
;       |lpm_divide:Div2|                           ; 256 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div2                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_jbo:auto_generated|          ; 256 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div2|lpm_divide_jbo:auto_generated                                                                       ; lpm_divide_jbo        ; work         ;
;             |abs_divider_obg:divider|             ; 256 (22)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div2|lpm_divide_jbo:auto_generated|abs_divider_obg:divider                                               ; abs_divider_obg       ; work         ;
;                |alt_u_div_4ie:divider|            ; 219 (219)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div2|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|alt_u_div_4ie:divider                         ; alt_u_div_4ie         ; work         ;
;                |lpm_abs_ab9:my_abs_num|           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div2|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|lpm_abs_ab9:my_abs_num                        ; lpm_abs_ab9           ; work         ;
;       |lpm_divide:Div3|                           ; 237 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div3                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_jbo:auto_generated|          ; 237 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div3|lpm_divide_jbo:auto_generated                                                                       ; lpm_divide_jbo        ; work         ;
;             |abs_divider_obg:divider|             ; 237 (22)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div3|lpm_divide_jbo:auto_generated|abs_divider_obg:divider                                               ; abs_divider_obg       ; work         ;
;                |alt_u_div_4ie:divider|            ; 192 (192)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div3|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|alt_u_div_4ie:divider                         ; alt_u_div_4ie         ; work         ;
;                |lpm_abs_ab9:my_abs_num|           ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div3|lpm_divide_jbo:auto_generated|abs_divider_obg:divider|lpm_abs_ab9:my_abs_num                        ; lpm_abs_ab9           ; work         ;
;       |lpm_divide:Div4|                           ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div4                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div4|lpm_divide_mbo:auto_generated                                                                       ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 303 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div4|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                               ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 249 (249)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div4|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                         ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div4|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                        ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div5|                           ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div5                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div5|lpm_divide_mbo:auto_generated                                                                       ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 303 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div5|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                               ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 249 (249)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div5|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                         ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div5|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                        ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div6|                           ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div6                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div6|lpm_divide_mbo:auto_generated                                                                       ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 303 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div6|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                               ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 249 (249)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div6|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                         ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div6|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                        ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div7|                           ; 313 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div7                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 313 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div7|lpm_divide_mbo:auto_generated                                                                       ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 313 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div7|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                               ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 258 (258)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div7|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                         ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div7|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                        ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div8|                           ; 316 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div8                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 316 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div8|lpm_divide_mbo:auto_generated                                                                       ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 316 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div8|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                               ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 261 (261)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div8|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                         ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div8|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                        ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Div9|                           ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div9                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_mbo:auto_generated|          ; 303 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div9|lpm_divide_mbo:auto_generated                                                                       ; lpm_divide_mbo        ; work         ;
;             |abs_divider_rbg:divider|             ; 303 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div9|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider                                               ; abs_divider_rbg       ; work         ;
;                |alt_u_div_aie:divider|            ; 249 (249)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div9|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|alt_u_div_aie:divider                         ; alt_u_div_aie         ; work         ;
;                |lpm_abs_db9:my_abs_num|           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Div9|lpm_divide_mbo:auto_generated|abs_divider_rbg:divider|lpm_abs_db9:my_abs_num                        ; lpm_abs_db9           ; work         ;
;       |lpm_divide:Mod0|                           ; 1562 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod0                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_bnl:auto_generated|          ; 1562 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod0|lpm_divide_bnl:auto_generated                                                                       ; lpm_divide_bnl        ; work         ;
;             |sign_div_unsign_anh:divider|         ; 1562 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod0|lpm_divide_bnl:auto_generated|sign_div_unsign_anh:divider                                           ; sign_div_unsign_anh   ; work         ;
;                |alt_u_div_vke:divider|            ; 1562 (1562)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod0|lpm_divide_bnl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_vke:divider                     ; alt_u_div_vke         ; work         ;
;       |lpm_divide:Mod10|                          ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod10                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_8nl:auto_generated|          ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod10|lpm_divide_8nl:auto_generated                                                                      ; lpm_divide_8nl        ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod10|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                          ; sign_div_unsign_7nh   ; work         ;
;                |alt_u_div_oke:divider|            ; 97 (97)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod10|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                    ; alt_u_div_oke         ; work         ;
;       |lpm_divide:Mod11|                          ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod11                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_6nl:auto_generated|          ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod11|lpm_divide_6nl:auto_generated                                                                      ; lpm_divide_6nl        ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod11|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                                          ; sign_div_unsign_5nh   ; work         ;
;                |alt_u_div_kke:divider|            ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod11|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                    ; alt_u_div_kke         ; work         ;
;       |lpm_divide:Mod12|                          ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod12                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_anl:auto_generated|          ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod12|lpm_divide_anl:auto_generated                                                                      ; lpm_divide_anl        ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod12|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                          ; sign_div_unsign_9nh   ; work         ;
;                |alt_u_div_tke:divider|            ; 130 (130)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod12|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_tke:divider                    ; alt_u_div_tke         ; work         ;
;       |lpm_divide:Mod13|                          ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod13                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_8nl:auto_generated|          ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod13|lpm_divide_8nl:auto_generated                                                                      ; lpm_divide_8nl        ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod13|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                          ; sign_div_unsign_7nh   ; work         ;
;                |alt_u_div_oke:divider|            ; 97 (97)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod13|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                    ; alt_u_div_oke         ; work         ;
;       |lpm_divide:Mod14|                          ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod14                                                                                                    ; lpm_divide            ; work         ;
;          |lpm_divide_6nl:auto_generated|          ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod14|lpm_divide_6nl:auto_generated                                                                      ; lpm_divide_6nl        ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod14|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                                          ; sign_div_unsign_5nh   ; work         ;
;                |alt_u_div_kke:divider|            ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod14|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                    ; alt_u_div_kke         ; work         ;
;       |lpm_divide:Mod1|                           ; 1583 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod1                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_bnl:auto_generated|          ; 1583 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod1|lpm_divide_bnl:auto_generated                                                                       ; lpm_divide_bnl        ; work         ;
;             |sign_div_unsign_anh:divider|         ; 1583 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod1|lpm_divide_bnl:auto_generated|sign_div_unsign_anh:divider                                           ; sign_div_unsign_anh   ; work         ;
;                |alt_u_div_vke:divider|            ; 1583 (1583)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod1|lpm_divide_bnl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_vke:divider                     ; alt_u_div_vke         ; work         ;
;       |lpm_divide:Mod2|                           ; 1486 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod2                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_bnl:auto_generated|          ; 1486 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod2|lpm_divide_bnl:auto_generated                                                                       ; lpm_divide_bnl        ; work         ;
;             |sign_div_unsign_anh:divider|         ; 1486 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod2|lpm_divide_bnl:auto_generated|sign_div_unsign_anh:divider                                           ; sign_div_unsign_anh   ; work         ;
;                |alt_u_div_vke:divider|            ; 1486 (1486)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod2|lpm_divide_bnl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_vke:divider                     ; alt_u_div_vke         ; work         ;
;       |lpm_divide:Mod3|                           ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod3                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_anl:auto_generated|          ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod3|lpm_divide_anl:auto_generated                                                                       ; lpm_divide_anl        ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod3|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                           ; sign_div_unsign_9nh   ; work         ;
;                |alt_u_div_tke:divider|            ; 130 (130)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod3|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_tke:divider                     ; alt_u_div_tke         ; work         ;
;       |lpm_divide:Mod4|                           ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod4                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_8nl:auto_generated|          ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod4|lpm_divide_8nl:auto_generated                                                                       ; lpm_divide_8nl        ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod4|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                           ; sign_div_unsign_7nh   ; work         ;
;                |alt_u_div_oke:divider|            ; 97 (97)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod4|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                     ; alt_u_div_oke         ; work         ;
;       |lpm_divide:Mod5|                           ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod5                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_6nl:auto_generated|          ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod5|lpm_divide_6nl:auto_generated                                                                       ; lpm_divide_6nl        ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod5|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                                           ; sign_div_unsign_5nh   ; work         ;
;                |alt_u_div_kke:divider|            ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod5|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                     ; alt_u_div_kke         ; work         ;
;       |lpm_divide:Mod6|                           ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod6                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_anl:auto_generated|          ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod6|lpm_divide_anl:auto_generated                                                                       ; lpm_divide_anl        ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod6|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                           ; sign_div_unsign_9nh   ; work         ;
;                |alt_u_div_tke:divider|            ; 130 (130)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod6|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_tke:divider                     ; alt_u_div_tke         ; work         ;
;       |lpm_divide:Mod7|                           ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod7                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_8nl:auto_generated|          ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod7|lpm_divide_8nl:auto_generated                                                                       ; lpm_divide_8nl        ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 97 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod7|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                           ; sign_div_unsign_7nh   ; work         ;
;                |alt_u_div_oke:divider|            ; 97 (97)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod7|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                     ; alt_u_div_oke         ; work         ;
;       |lpm_divide:Mod8|                           ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod8                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_6nl:auto_generated|          ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod8|lpm_divide_6nl:auto_generated                                                                       ; lpm_divide_6nl        ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod8|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                                           ; sign_div_unsign_5nh   ; work         ;
;                |alt_u_div_kke:divider|            ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod8|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                     ; alt_u_div_kke         ; work         ;
;       |lpm_divide:Mod9|                           ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod9                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_anl:auto_generated|          ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod9|lpm_divide_anl:auto_generated                                                                       ; lpm_divide_anl        ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod9|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                           ; sign_div_unsign_9nh   ; work         ;
;                |alt_u_div_tke:divider|            ; 130 (130)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_divide:Mod9|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_tke:divider                     ; alt_u_div_tke         ; work         ;
;       |lpm_mult:Mult0|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult0                                                                                                      ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult0|mult_qgs:auto_generated                                                                              ; mult_qgs              ; work         ;
;       |lpm_mult:Mult10|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult10                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult10|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult11|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult11                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult11|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult12|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult12                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult12|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult13|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult13                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult13|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult14|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult14                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult14|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult15|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult15                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult15|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult16|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult16                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult16|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult17|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult17                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult17|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult18|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult18                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult18|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult19|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult19                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult19|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult1|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult1                                                                                                      ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult1|mult_qgs:auto_generated                                                                              ; mult_qgs              ; work         ;
;       |lpm_mult:Mult20|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult20                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult20|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult21|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult21                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult21|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult22|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult22                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult22|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult23|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult23                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult23|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult24|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult24                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult24|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult25|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult25                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult25|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult26|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult26                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult26|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult27|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult27                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult27|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult28|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult28                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult28|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult29|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult29                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult29|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult2                                                                                                      ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult2|mult_oks:auto_generated                                                                              ; mult_oks              ; work         ;
;       |lpm_mult:Mult30|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult30                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult30|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult31|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult31                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult31|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult32|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult32                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult32|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult33|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult33                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult33|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult34|                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult34                                                                                                     ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult34|mult_qgs:auto_generated                                                                             ; mult_qgs              ; work         ;
;       |lpm_mult:Mult35|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult35                                                                                                     ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult35|mult_oks:auto_generated                                                                             ; mult_oks              ; work         ;
;       |lpm_mult:Mult3|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult3                                                                                                      ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult3|mult_qgs:auto_generated                                                                              ; mult_qgs              ; work         ;
;       |lpm_mult:Mult40|                           ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult40                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 22 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult40|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult41|                           ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult41                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 22 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult41|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult42|                           ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult42                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 25 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult42|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult43|                           ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult43                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 22 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult43|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult44|                           ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult44                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 26 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult44|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult45|                           ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult45                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 23 (9)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult45|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult46|                           ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult46                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 23 (9)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult46|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult46|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult47|                           ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult47                                                                                                     ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 23 (9)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult47|multcore:mult_core                                                                                  ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub           ; work         ;
;                   |add_sub_brg:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                  ; add_sub_brg           ; work         ;
;       |lpm_mult:Mult4|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult4                                                                                                      ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult4|mult_qgs:auto_generated                                                                              ; mult_qgs              ; work         ;
;       |lpm_mult:Mult5|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult5                                                                                                      ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult5|mult_oks:auto_generated                                                                              ; mult_oks              ; work         ;
;       |lpm_mult:Mult6|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult6                                                                                                      ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult6|mult_qgs:auto_generated                                                                              ; mult_qgs              ; work         ;
;       |lpm_mult:Mult7|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult7                                                                                                      ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult7|mult_qgs:auto_generated                                                                              ; mult_qgs              ; work         ;
;       |lpm_mult:Mult8|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult8                                                                                                      ; lpm_mult              ; work         ;
;          |mult_oks:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult8|mult_oks:auto_generated                                                                              ; mult_oks              ; work         ;
;       |lpm_mult:Mult9|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult9                                                                                                      ; lpm_mult              ; work         ;
;          |mult_qgs:auto_generated|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|lpm_mult:Mult9|mult_qgs:auto_generated                                                                              ; mult_qgs              ; work         ;
;       |pause:PC|                                  ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|pause:PC                                                                                                            ; pause                 ; work         ;
;       |scoreboard:\SC:0:SC|                       ; 168 (13)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC                                                                                                 ; scoreboard            ; work         ;
;          |lpm_divide:Div0|                        ; 142 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_7vl:auto_generated|       ; 142 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0|lpm_divide_7vl:auto_generated                                                   ; lpm_divide_7vl        ; work         ;
;                |sign_div_unsign_cnh:divider|      ; 142 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_cnh:divider                       ; sign_div_unsign_cnh   ; work         ;
;                   |alt_u_div_1le:divider|         ; 142 (142)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_1le:divider ; alt_u_div_1le         ; work         ;
;          |lpm_divide:Mod0|                        ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_4nl:auto_generated|       ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0|lpm_divide_4nl:auto_generated                                                   ; lpm_divide_4nl        ; work         ;
;                |sign_div_unsign_3nh:divider|      ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh   ; work         ;
;                   |alt_u_div_gke:divider|         ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider ; alt_u_div_gke         ; work         ;
;       |scoreboard:\SC:1:SC|                       ; 364 (2)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC                                                                                                 ; scoreboard            ; work         ;
;          |lpm_divide:Div1|                        ; 251 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_4vl:auto_generated|       ; 251 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1|lpm_divide_4vl:auto_generated                                                   ; lpm_divide_4vl        ; work         ;
;                |sign_div_unsign_6nh:divider|      ; 251 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider                       ; sign_div_unsign_6nh   ; work         ;
;                   |alt_u_div_nke:divider|         ; 251 (251)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_nke:divider ; alt_u_div_nke         ; work         ;
;          |lpm_divide:Mod1|                        ; 111 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_4nl:auto_generated|       ; 111 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1|lpm_divide_4nl:auto_generated                                                   ; lpm_divide_4nl        ; work         ;
;                |sign_div_unsign_3nh:divider|      ; 111 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh   ; work         ;
;                   |alt_u_div_gke:divider|         ; 111 (111)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider ; alt_u_div_gke         ; work         ;
;       |scoreboard:\SC:2:SC|                       ; 635 (2)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC                                                                                                 ; scoreboard            ; work         ;
;          |lpm_divide:Div2|                        ; 309 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_0vl:auto_generated|       ; 309 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2|lpm_divide_0vl:auto_generated                                                   ; lpm_divide_0vl        ; work         ;
;                |sign_div_unsign_2nh:divider|      ; 309 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2|lpm_divide_0vl:auto_generated|sign_div_unsign_2nh:divider                       ; sign_div_unsign_2nh   ; work         ;
;                   |alt_u_div_eke:divider|         ; 309 (309)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2|lpm_divide_0vl:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_eke:divider ; alt_u_div_eke         ; work         ;
;          |lpm_divide:Mod2|                        ; 324 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_4nl:auto_generated|       ; 324 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated                                                   ; lpm_divide_4nl        ; work         ;
;                |sign_div_unsign_3nh:divider|      ; 324 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh   ; work         ;
;                   |alt_u_div_gke:divider|         ; 324 (324)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider ; alt_u_div_gke         ; work         ;
;       |scoreboard:\SC:3:SC|                       ; 750 (2)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC                                                                                                 ; scoreboard            ; work         ;
;          |lpm_divide:Div3|                        ; 289 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_mtl:auto_generated|       ; 289 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3|lpm_divide_mtl:auto_generated                                                   ; lpm_divide_mtl        ; work         ;
;                |sign_div_unsign_olh:divider|      ; 289 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh   ; work         ;
;                   |alt_u_div_qhe:divider|         ; 289 (289)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe         ; work         ;
;          |lpm_divide:Mod3|                        ; 459 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_4nl:auto_generated|       ; 459 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated                                                   ; lpm_divide_4nl        ; work         ;
;                |sign_div_unsign_3nh:divider|      ; 459 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh   ; work         ;
;                   |alt_u_div_gke:divider|         ; 459 (459)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider ; alt_u_div_gke         ; work         ;
;       |scoreboard:\SC:4:SC|                       ; 741 (2)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC                                                                                                 ; scoreboard            ; work         ;
;          |lpm_divide:Div4|                        ; 212 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_jtl:auto_generated|       ; 212 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4|lpm_divide_jtl:auto_generated                                                   ; lpm_divide_jtl        ; work         ;
;                |sign_div_unsign_llh:divider|      ; 212 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh   ; work         ;
;                   |alt_u_div_khe:divider|         ; 212 (212)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe         ; work         ;
;          |lpm_divide:Mod4|                        ; 527 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Mod4                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_4nl:auto_generated|       ; 527 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Mod4|lpm_divide_4nl:auto_generated                                                   ; lpm_divide_4nl        ; work         ;
;                |sign_div_unsign_3nh:divider|      ; 527 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Mod4|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh   ; work         ;
;                   |alt_u_div_gke:divider|         ; 527 (527)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Mod4|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider ; alt_u_div_gke         ; work         ;
;       |scoreboard:\SC:5:SC|                       ; 575 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:5:SC                                                                                                 ; scoreboard            ; work         ;
;          |lpm_divide:Mod5|                        ; 575 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_4nl:auto_generated|       ; 575 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5|lpm_divide_4nl:auto_generated                                                   ; lpm_divide_4nl        ; work         ;
;                |sign_div_unsign_3nh:divider|      ; 575 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh   ; work         ;
;                   |alt_u_div_gke:divider|         ; 575 (575)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider ; alt_u_div_gke         ; work         ;
;    |vga_controller:U2|                            ; 54 (54)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_controller:U2                                                                                                                 ; vga_controller        ; work         ;
;    |vga_pll_25_175:U1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1                                                                                                                 ; vga_pll_25_175        ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1|altpll:altpll_component                                                                                         ; altpll                ; work         ;
;          |vga_pll_25_175_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                                                    ; vga_pll_25_175_altpll ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 12          ;
; Simple Multipliers (18-bit)           ; 72          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 156         ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 36          ;
; Mixed Sign Embedded Multipliers       ; 48          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|state ;
+-----------------+---------------+--------------+-----------------+-------------------+
; Name            ; state.TO_IDLE ; state.ACTIVE ; state.TO_ACTIVE ; state.IDLE        ;
+-----------------+---------------+--------------+-----------------+-------------------+
; state.IDLE      ; 0             ; 0            ; 0               ; 0                 ;
; state.TO_ACTIVE ; 0             ; 0            ; 1               ; 1                 ;
; state.ACTIVE    ; 0             ; 1            ; 0               ; 1                 ;
; state.TO_IDLE   ; 1             ; 0            ; 0               ; 1                 ;
+-----------------+---------------+--------------+-----------------+-------------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+-----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal        ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------+------------------------+
; dsdproject:U3|colorconcat[8]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[9]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[10]                       ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[11]                       ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[4]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[5]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[6]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[7]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[0]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[1]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[2]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|colorconcat[3]                        ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[31]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[30]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[29]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[28]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[27]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[26]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[25]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[24]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[23]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[22]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[21]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[20]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[19]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[18]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[17]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[16]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[15]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[14]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[13]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[12]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[11]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[10]                   ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[9]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[8]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[7]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[6]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[5]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[4]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[3]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[2]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|mountain_height[1]                    ; vga_controller:U2|disp_ena ; yes                    ;
; dsdproject:U3|projectile_clock                      ; dsdproject:U3|LessThan198  ; yes                    ;
; Number of user-specified and inferred latches = 44  ;                            ;                        ;
+-----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+---------------------------------------------------------------+-----------------------------------------------+
; Register name                                                 ; Reason for Removal                            ;
+---------------------------------------------------------------+-----------------------------------------------+
; dsdproject:U3|\hndl_Projectile:ei[4]                          ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[11].color[0,1,4..11]                     ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[10].color[0,1,4..11]                     ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[9].color[0,1,4..11]                      ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[8].color[0,1,4..11]                      ; Stuck at GND due to stuck port data_in        ;
; vga_controller:U2|column[10..30]                              ; Stuck at GND due to stuck port data_in        ;
; vga_controller:U2|row[10..30]                                 ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[7].color[0,1,3..5,8..11]                 ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[6].color[0,1,3..5,8..11]                 ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[5].color[0,1,3..5,8..11]                 ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[4].color[0,1,3..5,8..11]                 ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[3].color[0,1,4..9]                       ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[2].color[0,1,4..9]                       ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[1].color[0,1,4..9]                       ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[0].color[0,1,4..9]                       ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[3].min_p[2..4]                           ; Stuck at GND due to stuck port clock_enable   ;
; dsdproject:U3|aliens[3].min_p[1]                              ; Stuck at VCC due to stuck port clock_enable   ;
; dsdproject:U3|aliens[2].min_p[2..4]                           ; Stuck at VCC due to stuck port clock_enable   ;
; dsdproject:U3|aliens[2].min_p[1]                              ; Stuck at GND due to stuck port clock_enable   ;
; dsdproject:U3|aliens[1].min_p[4]                              ; Stuck at VCC due to stuck port clock_enable   ;
; dsdproject:U3|aliens[1].min_p[3]                              ; Stuck at GND due to stuck port clock_enable   ;
; dsdproject:U3|aliens[1].min_p[2]                              ; Stuck at VCC due to stuck port clock_enable   ;
; dsdproject:U3|aliens[1].min_p[1]                              ; Stuck at GND due to stuck port clock_enable   ;
; dsdproject:U3|aliens[0].min_p[4]                              ; Stuck at GND due to stuck port clock_enable   ;
; dsdproject:U3|aliens[0].min_p[3]                              ; Stuck at VCC due to stuck port clock_enable   ;
; dsdproject:U3|aliens[0].min_p[2]                              ; Stuck at GND due to stuck port clock_enable   ;
; dsdproject:U3|aliens[0].min_p[1]                              ; Stuck at VCC due to stuck port clock_enable   ;
; dsdproject:U3|aliens[11].color[3]                             ; Merged with dsdproject:U3|aliens[11].color[2] ;
; dsdproject:U3|aliens[10].color[3]                             ; Merged with dsdproject:U3|aliens[10].color[2] ;
; dsdproject:U3|aliens[9].color[3]                              ; Merged with dsdproject:U3|aliens[9].color[2]  ;
; dsdproject:U3|aliens[8].color[3]                              ; Merged with dsdproject:U3|aliens[8].color[2]  ;
; dsdproject:U3|aliens[7].color[7]                              ; Merged with dsdproject:U3|aliens[7].color[6]  ;
; dsdproject:U3|aliens[7].color[6]                              ; Merged with dsdproject:U3|aliens[7].color[2]  ;
; dsdproject:U3|aliens[6].color[7]                              ; Merged with dsdproject:U3|aliens[6].color[6]  ;
; dsdproject:U3|aliens[6].color[6]                              ; Merged with dsdproject:U3|aliens[6].color[2]  ;
; dsdproject:U3|aliens[5].color[2]                              ; Merged with dsdproject:U3|aliens[5].color[7]  ;
; dsdproject:U3|aliens[5].color[7]                              ; Merged with dsdproject:U3|aliens[5].color[6]  ;
; dsdproject:U3|aliens[4].color[7]                              ; Merged with dsdproject:U3|aliens[4].color[2]  ;
; dsdproject:U3|aliens[4].color[2]                              ; Merged with dsdproject:U3|aliens[4].color[6]  ;
; dsdproject:U3|aliens[3].color[10]                             ; Merged with dsdproject:U3|aliens[3].color[3]  ;
; dsdproject:U3|aliens[3].color[3]                              ; Merged with dsdproject:U3|aliens[3].color[2]  ;
; dsdproject:U3|aliens[3].color[2]                              ; Merged with dsdproject:U3|aliens[3].color[11] ;
; dsdproject:U3|aliens[2].color[11]                             ; Merged with dsdproject:U3|aliens[2].color[10] ;
; dsdproject:U3|aliens[2].color[10]                             ; Merged with dsdproject:U3|aliens[2].color[3]  ;
; dsdproject:U3|aliens[2].color[3]                              ; Merged with dsdproject:U3|aliens[2].color[2]  ;
; dsdproject:U3|aliens[1].color[11]                             ; Merged with dsdproject:U3|aliens[1].color[10] ;
; dsdproject:U3|aliens[1].color[10]                             ; Merged with dsdproject:U3|aliens[1].color[3]  ;
; dsdproject:U3|aliens[1].color[3]                              ; Merged with dsdproject:U3|aliens[1].color[2]  ;
; dsdproject:U3|aliens[0].color[11]                             ; Merged with dsdproject:U3|aliens[0].color[10] ;
; dsdproject:U3|aliens[0].color[10]                             ; Merged with dsdproject:U3|aliens[0].color[3]  ;
; dsdproject:U3|aliens[0].color[3]                              ; Merged with dsdproject:U3|aliens[0].color[2]  ;
; dsdproject:U3|aliens[0].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[1].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[2].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[3].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[4].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[5].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[6].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[7].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[8].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[9].die                                   ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|aliens[10].die                                  ; Merged with dsdproject:U3|aliens[11].die      ;
; dsdproject:U3|p_proj[0].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[0].y[10]     ;
; dsdproject:U3|p_proj[1].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[1].y[10]     ;
; dsdproject:U3|p_proj[2].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[2].y[10]     ;
; dsdproject:U3|p_proj[3].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[3].y[10]     ;
; dsdproject:U3|p_proj[4].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[4].y[10]     ;
; dsdproject:U3|p_proj[5].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[5].y[10]     ;
; dsdproject:U3|p_proj[6].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[6].y[10]     ;
; dsdproject:U3|p_proj[7].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[7].y[10]     ;
; dsdproject:U3|p_proj[8].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[8].y[10]     ;
; dsdproject:U3|p_proj[9].y[9,11..30]                           ; Merged with dsdproject:U3|p_proj[9].y[10]     ;
; dsdproject:U3|p_proj[10].y[9,11..30]                          ; Merged with dsdproject:U3|p_proj[10].y[10]    ;
; dsdproject:U3|p_proj[11].y[9,11..30]                          ; Merged with dsdproject:U3|p_proj[11].y[10]    ;
; dsdproject:U3|p_proj[12].y[9,11..30]                          ; Merged with dsdproject:U3|p_proj[12].y[10]    ;
; dsdproject:U3|p_proj[13].y[9,11..30]                          ; Merged with dsdproject:U3|p_proj[13].y[10]    ;
; dsdproject:U3|p_proj[14].y[9,11..30]                          ; Merged with dsdproject:U3|p_proj[14].y[10]    ;
; dsdproject:U3|p_proj[15].y[9,11..30]                          ; Merged with dsdproject:U3|p_proj[15].y[10]    ;
; dsdproject:U3|buzzer:B0|\buzzer1_clock:RNG_instance[0,1]      ; Stuck at GND due to stuck port data_in        ;
; vga_controller:U2|row[9]                                      ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|p_proj[0].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[1].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[2].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[3].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[4].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[5].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[6].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[7].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[8].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[9].e                                     ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[10].e                                    ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[11].e                                    ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[12].e                                    ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[13].e                                    ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[14].e                                    ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|p_proj[15].e                                    ; Stuck at VCC due to stuck port data_in        ;
; dsdproject:U3|selProj[0..3]                                   ; Lost fanout                                   ;
; dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|state~2 ; Lost fanout                                   ;
; dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|state~3 ; Lost fanout                                   ;
; dsdproject:U3|aliens[11].y[0]                                 ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[10].y[0]                                 ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[6].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[9].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[7].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[8].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[4].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[5].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[3].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[1].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[2].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[0].y[0]                                  ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[0].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[11].deathY[0]                            ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[1].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[2].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[3].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[4].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[5].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[6].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[7].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[8].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[9].deathY[0]                             ; Stuck at GND due to stuck port data_in        ;
; dsdproject:U3|aliens[10].deathY[0]                            ; Stuck at GND due to stuck port data_in        ;
; vga_controller:U2|column[31]                                  ; Stuck at GND due to stuck port data_in        ;
; vga_controller:U2|row[31]                                     ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 589                       ;                                               ;
+---------------------------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------+
; dsdproject:U3|p_proj[0].e     ; Stuck at VCC              ; dsdproject:U3|selProj[3], dsdproject:U3|selProj[2], dsdproject:U3|selProj[1], ;
;                               ; due to stuck port data_in ; dsdproject:U3|selProj[0]                                                      ;
; dsdproject:U3|aliens[11].y[0] ; Stuck at GND              ; dsdproject:U3|aliens[11].deathY[0]                                            ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[10].y[0] ; Stuck at GND              ; dsdproject:U3|aliens[10].deathY[0]                                            ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[6].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[6].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[9].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[9].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[7].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[7].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[8].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[8].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[4].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[4].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[5].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[5].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[3].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[3].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[1].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[1].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[2].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[2].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
; dsdproject:U3|aliens[0].y[0]  ; Stuck at GND              ; dsdproject:U3|aliens[0].deathY[0]                                             ;
;                               ; due to stuck port data_in ;                                                                               ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2722  ;
; Number of registers using Synchronous Clear  ; 446   ;
; Number of registers using Synchronous Load   ; 395   ;
; Number of registers using Asynchronous Clear ; 502   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1185  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; vga_controller:U2|h_sync                  ; 1       ;
; vga_controller:U2|v_sync                  ; 1       ;
; dsdproject:U3|aliens[11].y[6]             ; 21      ;
; dsdproject:U3|aliens[11].y[5]             ; 21      ;
; dsdproject:U3|aliens[11].y[4]             ; 21      ;
; dsdproject:U3|aliens[11].y[7]             ; 21      ;
; dsdproject:U3|aliens[11].size[0]          ; 33      ;
; dsdproject:U3|aliens[11].x[6]             ; 23      ;
; dsdproject:U3|aliens[11].x[5]             ; 23      ;
; dsdproject:U3|aliens[11].x[3]             ; 23      ;
; dsdproject:U3|aliens[11].x[2]             ; 23      ;
; dsdproject:U3|aliens[11].x[1]             ; 23      ;
; dsdproject:U3|aliens[11].x[7]             ; 23      ;
; dsdproject:U3|aliens[11].x[9]             ; 23      ;
; dsdproject:U3|spare_ships[1]              ; 7       ;
; dsdproject:U3|spare_ships[0]              ; 7       ;
; dsdproject:U3|aliens[10].x[3]             ; 23      ;
; dsdproject:U3|aliens[10].x[2]             ; 23      ;
; dsdproject:U3|aliens[10].x[1]             ; 23      ;
; dsdproject:U3|aliens[10].size[0]          ; 38      ;
; dsdproject:U3|aliens[10].x[5]             ; 23      ;
; dsdproject:U3|aliens[10].y[4]             ; 21      ;
; dsdproject:U3|aliens[10].y[5]             ; 21      ;
; dsdproject:U3|aliens[10].y[7]             ; 21      ;
; dsdproject:U3|aliens[10].y[6]             ; 21      ;
; dsdproject:U3|aliens[10].x[9]             ; 23      ;
; dsdproject:U3|aliens[10].x[7]             ; 23      ;
; dsdproject:U3|aliens[10].x[6]             ; 23      ;
; dsdproject:U3|aliens[7].x[3]              ; 23      ;
; dsdproject:U3|aliens[7].x[2]              ; 23      ;
; dsdproject:U3|aliens[7].x[1]              ; 23      ;
; dsdproject:U3|aliens[7].size[0]           ; 38      ;
; dsdproject:U3|aliens[7].x[5]              ; 23      ;
; dsdproject:U3|aliens[7].y[4]              ; 21      ;
; dsdproject:U3|aliens[7].y[5]              ; 21      ;
; dsdproject:U3|aliens[7].y[7]              ; 21      ;
; dsdproject:U3|aliens[7].y[6]              ; 21      ;
; dsdproject:U3|aliens[7].x[9]              ; 23      ;
; dsdproject:U3|aliens[7].x[7]              ; 23      ;
; dsdproject:U3|aliens[7].x[6]              ; 23      ;
; dsdproject:U3|aliens[8].size[0]           ; 37      ;
; dsdproject:U3|aliens[8].y[4]              ; 21      ;
; dsdproject:U3|aliens[8].y[5]              ; 21      ;
; dsdproject:U3|aliens[8].x[2]              ; 23      ;
; dsdproject:U3|aliens[8].x[1]              ; 23      ;
; dsdproject:U3|aliens[8].x[5]              ; 23      ;
; dsdproject:U3|aliens[8].x[3]              ; 23      ;
; dsdproject:U3|aliens[8].x[6]              ; 23      ;
; dsdproject:U3|aliens[8].x[7]              ; 23      ;
; dsdproject:U3|aliens[8].x[9]              ; 23      ;
; dsdproject:U3|aliens[8].y[6]              ; 21      ;
; dsdproject:U3|aliens[8].y[7]              ; 21      ;
; dsdproject:U3|aliens[6].size[0]           ; 39      ;
; dsdproject:U3|aliens[6].y[4]              ; 21      ;
; dsdproject:U3|aliens[6].y[5]              ; 21      ;
; dsdproject:U3|aliens[6].x[2]              ; 23      ;
; dsdproject:U3|aliens[6].x[1]              ; 23      ;
; dsdproject:U3|aliens[6].x[5]              ; 23      ;
; dsdproject:U3|aliens[6].x[3]              ; 23      ;
; dsdproject:U3|aliens[6].x[6]              ; 23      ;
; dsdproject:U3|aliens[6].x[7]              ; 23      ;
; dsdproject:U3|aliens[6].x[9]              ; 23      ;
; dsdproject:U3|aliens[6].y[6]              ; 21      ;
; dsdproject:U3|aliens[6].y[7]              ; 21      ;
; dsdproject:U3|aliens[9].size[0]           ; 39      ;
; dsdproject:U3|aliens[9].y[4]              ; 21      ;
; dsdproject:U3|aliens[9].y[5]              ; 21      ;
; dsdproject:U3|aliens[9].x[2]              ; 23      ;
; dsdproject:U3|aliens[9].x[1]              ; 23      ;
; dsdproject:U3|aliens[9].x[5]              ; 23      ;
; dsdproject:U3|aliens[9].x[3]              ; 23      ;
; dsdproject:U3|aliens[9].x[6]              ; 23      ;
; dsdproject:U3|aliens[9].x[7]              ; 23      ;
; dsdproject:U3|aliens[9].x[9]              ; 23      ;
; dsdproject:U3|aliens[9].y[6]              ; 21      ;
; dsdproject:U3|aliens[9].y[7]              ; 21      ;
; dsdproject:U3|aliens[4].y[4]              ; 21      ;
; dsdproject:U3|aliens[4].y[5]              ; 21      ;
; dsdproject:U3|aliens[4].size[0]           ; 34      ;
; dsdproject:U3|aliens[4].y[6]              ; 21      ;
; dsdproject:U3|aliens[4].y[7]              ; 21      ;
; dsdproject:U3|aliens[4].x[6]              ; 23      ;
; dsdproject:U3|aliens[4].x[5]              ; 23      ;
; dsdproject:U3|aliens[4].x[3]              ; 23      ;
; dsdproject:U3|aliens[4].x[2]              ; 23      ;
; dsdproject:U3|aliens[4].x[1]              ; 23      ;
; dsdproject:U3|aliens[4].x[7]              ; 23      ;
; dsdproject:U3|aliens[4].x[9]              ; 23      ;
; dsdproject:U3|aliens[5].x[3]              ; 23      ;
; dsdproject:U3|aliens[5].x[2]              ; 23      ;
; dsdproject:U3|aliens[5].x[1]              ; 23      ;
; dsdproject:U3|aliens[5].size[0]           ; 37      ;
; dsdproject:U3|aliens[5].x[5]              ; 23      ;
; dsdproject:U3|aliens[5].y[4]              ; 21      ;
; dsdproject:U3|aliens[5].y[5]              ; 21      ;
; dsdproject:U3|aliens[5].y[7]              ; 21      ;
; dsdproject:U3|aliens[5].y[6]              ; 21      ;
; dsdproject:U3|aliens[5].x[9]              ; 23      ;
; dsdproject:U3|aliens[5].x[7]              ; 23      ;
; dsdproject:U3|aliens[5].x[6]              ; 23      ;
; Total number of inverted registers = 268* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|clk_counter[1] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[0].expClk[25]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[1].expClk[28]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[2].expClk[5]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[3].expClk[12]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[4].expClk[0]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[5].expClk[9]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[6].expClk[6]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[7].expClk[8]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[8].expClk[21]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[9].expClk[30]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[10].expClk[31]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_top|dsdproject:U3|aliens[11].expClk[7]                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vga_top|dsdproject:U3|controller:MC|x[1]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga_top|dsdproject:U3|controller:MC|y[8]                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vga_top|dsdproject:U3|buzzer:B0|\buzzer1_process:pew_counter[2]              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vga_top|dsdproject:U3|buzzer:B0|\buzzer1_process:exp_counter[2]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|count[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|idlecount[0]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga_top|dsdproject:U3|controller:MC|x[0]                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vga_top|dsdproject:U3|controller:MC|y[0]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_controller:U2|v_count                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vga_top|dsdproject:U3|colorconcat                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |vga_top|dsdproject:U3|scoreboard:\SC:0:SC|digit.s[3]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |vga_top|dsdproject:U3|scoreboard:\SC:1:SC|digit.s[3]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |vga_top|dsdproject:U3|scoreboard:\SC:2:SC|digit.s[6]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |vga_top|dsdproject:U3|scoreboard:\SC:3:SC|digit.s[3]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |vga_top|dsdproject:U3|scoreboard:\SC:4:SC|digit.s[3]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |vga_top|dsdproject:U3|scoreboard:\SC:5:SC|digit.s[3]                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0|Selector1      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga_top|dsdproject:U3|colorconcat                                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|Selector0             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vga_top|dsdproject:U3|colorconcat                                            ;
; 72:1               ; 2 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |vga_top|dsdproject:U3|colorconcat                                            ;
; 1682:1             ; 4 bits    ; 4484 LEs      ; 232 LEs              ; 4252 LEs               ; No         ; |vga_top|dsdproject:U3|colorconcat                                            ;
; 1682:1             ; 2 bits    ; 2242 LEs      ; 36 LEs               ; 2206 LEs               ; No         ; |vga_top|dsdproject:U3|colorconcat                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3                                      ;
+-----------------+--------------------------------------------------------------+----------------+
; Parameter Name  ; Value                                                        ; Type           ;
+-----------------+--------------------------------------------------------------+----------------+
; y_max           ; 67                                                           ; Signed Integer ;
; y_min           ; 413                                                          ; Signed Integer ;
; x_max           ; 320                                                          ; Signed Integer ;
; x_min           ; 25                                                           ; Signed Integer ;
; bar_thickness   ; 5                                                            ; Signed Integer ;
; ship_height     ; 18                                                           ; Signed Integer ;
; ship_length     ; 36                                                           ; Signed Integer ;
; max_pproj       ; 16                                                           ; Signed Integer ;
; max_aproj       ; 5                                                            ; Signed Integer ;
; max_digits      ; 6                                                            ; Signed Integer ;
; digit_height    ; 30                                                           ; Signed Integer ;
; digit_spacing   ; 4                                                            ; Signed Integer ;
; digit_thickness ; 3                                                            ; Signed Integer ;
; score_x         ; 500                                                          ; Signed Integer ;
; score_y         ; 48                                                           ; Signed Integer ;
; ss_x            ; A(D"25",D"70",D"115")                                        ; Array/Record   ;
; ss_y            ; 57                                                           ; Signed Integer ;
; expLookup       ; A(D"0",D"1",D"3",D"5",D"5",D"5",D"4",D"3",D"2",D"2",D"1")    ; Array/Record   ;
; awardScore      ; A(D"10000",D"500",D"300",D"250",D"250",D"200",D"200",D"150") ; Array/Record   ;
+-----------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|ADXL345_controller:U0|gsensor:U0 ;
+------------------+----------+---------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                          ;
+------------------+----------+---------------------------------------------------------------+
; CLK_FREQUENCY    ; 50000000 ; Signed Integer                                                ;
; SPI_FREQUENCY    ; 2000000  ; Signed Integer                                                ;
; IDLE_NS          ; 200      ; Signed Integer                                                ;
; UPDATE_FREQUENCY ; 50       ; Signed Integer                                                ;
+------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0 ;
+----------------+----------+------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                   ;
+----------------+----------+------------------------------------------------------------------------+
; DATASIZE       ; 8        ; Signed Integer                                                         ;
; CLK_FREQUENCY  ; 50000000 ; Signed Integer                                                         ;
; SPI_FREQUENCY  ; 2000000  ; Signed Integer                                                         ;
; IDLE_NS        ; 200      ; Signed Integer                                                         ;
+----------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|controller:MC ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; y_max          ; 67    ; Signed Integer                                  ;
; y_min          ; 413   ; Signed Integer                                  ;
; x_max          ; 320   ; Signed Integer                                  ;
; x_min          ; 25    ; Signed Integer                                  ;
; x_start        ; 25    ; Signed Integer                                  ;
; y_start        ; 249   ; Signed Integer                                  ;
; ship_height    ; 18    ; Signed Integer                                  ;
; ship_length    ; 36    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:0:SC ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; e0             ; 1      ; Signed Integer                                       ;
; e1             ; 10     ; Signed Integer                                       ;
; e2             ; 100    ; Signed Integer                                       ;
; e3             ; 1000   ; Signed Integer                                       ;
; e4             ; 10000  ; Signed Integer                                       ;
; e5             ; 100000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:1:SC ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; e0             ; 1      ; Signed Integer                                       ;
; e1             ; 10     ; Signed Integer                                       ;
; e2             ; 100    ; Signed Integer                                       ;
; e3             ; 1000   ; Signed Integer                                       ;
; e4             ; 10000  ; Signed Integer                                       ;
; e5             ; 100000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:2:SC ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; e0             ; 1      ; Signed Integer                                       ;
; e1             ; 10     ; Signed Integer                                       ;
; e2             ; 100    ; Signed Integer                                       ;
; e3             ; 1000   ; Signed Integer                                       ;
; e4             ; 10000  ; Signed Integer                                       ;
; e5             ; 100000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:3:SC ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; e0             ; 1      ; Signed Integer                                       ;
; e1             ; 10     ; Signed Integer                                       ;
; e2             ; 100    ; Signed Integer                                       ;
; e3             ; 1000   ; Signed Integer                                       ;
; e4             ; 10000  ; Signed Integer                                       ;
; e5             ; 100000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:4:SC ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; e0             ; 1      ; Signed Integer                                       ;
; e1             ; 10     ; Signed Integer                                       ;
; e2             ; 100    ; Signed Integer                                       ;
; e3             ; 1000   ; Signed Integer                                       ;
; e4             ; 10000  ; Signed Integer                                       ;
; e5             ; 100000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsdproject:U3|scoreboard:\SC:5:SC ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; e0             ; 1      ; Signed Integer                                       ;
; e1             ; 10     ; Signed Integer                                       ;
; e2             ; 100    ; Signed Integer                                       ;
; e3             ; 1000   ; Signed Integer                                       ;
; e4             ; 10000  ; Signed Integer                                       ;
; e5             ; 100000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4nl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 17             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4nl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 14             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4vl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4nl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0vl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4nl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4nl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_jtl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4nl ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_jbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_jbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_jbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_jbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult2   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult1   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult0   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_bsl ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_bsl ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult35  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult34  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult33  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult5   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult4   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult3   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult8   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult7   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult6   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult11  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult10  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult9   ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult14  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult13  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult12  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult17  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult16  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult15  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult20  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult19  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult18  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult23  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult22  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult21  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult26  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult25  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult24  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult29  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult28  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult27  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult32  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult31  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult30  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod14 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                               ;
; LPM_WIDTHD             ; 12             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult47  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult46  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod13 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                               ;
; LPM_WIDTHD             ; 13             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult42  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod9 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 14             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult45  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod12 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult43  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod10 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                               ;
; LPM_WIDTHD             ; 13             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult44  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod11 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                               ;
; LPM_WIDTHD             ; 12             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod7 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                              ;
; LPM_WIDTHD             ; 13             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult40  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_mult:Mult41  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 26       ; Untyped             ;
; LPM_WIDTHP                                     ; 31       ; Untyped             ;
; LPM_WIDTHR                                     ; 31       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod8 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                              ;
; LPM_WIDTHD             ; 12             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 14             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                              ;
; LPM_WIDTHD             ; 13             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                              ;
; LPM_WIDTHD             ; 12             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 14             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 10       ; Untyped                         ;
; LPM_WIDTHB                                     ; 8        ; Untyped                         ;
; LPM_WIDTHP                                     ; 18       ; Untyped                         ;
; LPM_WIDTHR                                     ; 18       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                              ;
; LPM_WIDTHD             ; 32             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_bnl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                              ;
; LPM_WIDTHD             ; 32             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_bnl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div7 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div8 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div9 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div10 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div11 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div12 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div13 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div14 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Div15 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_mbo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|controller:MC|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 11       ; Untyped                         ;
; LPM_WIDTHB                                     ; 8        ; Untyped                         ;
; LPM_WIDTHP                                     ; 19       ; Untyped                         ;
; LPM_WIDTHR                                     ; 19       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                              ;
; LPM_WIDTHD             ; 32             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_bnl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsdproject:U3|buzzer:B0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------+
; Parameter Name                                 ; Value    ; Type                        ;
+------------------------------------------------+----------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 9        ; Untyped                     ;
; LPM_WIDTHB                                     ; 6        ; Untyped                     ;
; LPM_WIDTHP                                     ; 15       ; Untyped                     ;
; LPM_WIDTHR                                     ; 15       ; Untyped                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                     ;
; LATENCY                                        ; 0        ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                     ;
; USE_EAB                                        ; OFF      ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                     ;
+------------------------------------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 47                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult2               ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult1               ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult35              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult34              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult33              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult5               ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult4               ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult3               ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult8               ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult7               ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult6               ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult11              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult10              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult9               ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult14              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult13              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult12              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult17              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult16              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult15              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult20              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult19              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult18              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult23              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult22              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult21              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult26              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult25              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult24              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult29              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult28              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult27              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult32              ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 12                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult31              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult30              ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult47              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult46              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult42              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult45              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult43              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult44              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult40              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|lpm_mult:Mult41              ;
;     -- LPM_WIDTHA                     ; 5                                          ;
;     -- LPM_WIDTHB                     ; 26                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|controller:MC|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                         ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 18                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|controller:MC|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                         ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 19                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; dsdproject:U3|buzzer:B0|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 9                                          ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 15                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:5:SC" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; score[0] ; Input ; Info     ; Stuck at GND                    ;
; index[2] ; Input ; Info     ; Stuck at VCC                    ;
; index[1] ; Input ; Info     ; Stuck at GND                    ;
; index[0] ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:4:SC" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; score[0]    ; Input ; Info     ; Stuck at GND                 ;
; index[1..0] ; Input ; Info     ; Stuck at GND                 ;
; index[2]    ; Input ; Info     ; Stuck at VCC                 ;
+-------------+-------+----------+------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:3:SC" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; score[0]    ; Input ; Info     ; Stuck at GND                 ;
; index[1..0] ; Input ; Info     ; Stuck at VCC                 ;
; index[2]    ; Input ; Info     ; Stuck at GND                 ;
+-------------+-------+----------+------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:2:SC" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; score[0] ; Input ; Info     ; Stuck at GND                    ;
; index[2] ; Input ; Info     ; Stuck at GND                    ;
; index[1] ; Input ; Info     ; Stuck at VCC                    ;
; index[0] ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:1:SC" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; score[0]    ; Input ; Info     ; Stuck at GND                 ;
; index[2..1] ; Input ; Info     ; Stuck at GND                 ;
; index[0]    ; Input ; Info     ; Stuck at VCC                 ;
+-------------+-------+----------+------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|scoreboard:\SC:0:SC" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; score[0] ; Input ; Info     ; Stuck at GND                    ;
; index    ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|buzzer:B0"   ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; alien[11].min_p[0]  ; Input ; Info     ; Stuck at VCC ;
; alien[11].scorePart ; Input ; Info     ; Stuck at GND ;
; alien[10].min_p[0]  ; Input ; Info     ; Stuck at VCC ;
; alien[10].scorePart ; Input ; Info     ; Stuck at GND ;
; alien[9].min_p[0]   ; Input ; Info     ; Stuck at VCC ;
; alien[9].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[8].min_p[0]   ; Input ; Info     ; Stuck at GND ;
; alien[8].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[7].min_p[0]   ; Input ; Info     ; Stuck at VCC ;
; alien[7].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[6].min_p[0]   ; Input ; Info     ; Stuck at GND ;
; alien[6].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[5].min_p[0]   ; Input ; Info     ; Stuck at VCC ;
; alien[5].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[4].min_p[0]   ; Input ; Info     ; Stuck at VCC ;
; alien[4].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[3].min_p[0]   ; Input ; Info     ; Stuck at VCC ;
; alien[3].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[2].min_p[0]   ; Input ; Info     ; Stuck at VCC ;
; alien[2].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[1].min_p[0]   ; Input ; Info     ; Stuck at GND ;
; alien[1].scorePart  ; Input ; Info     ; Stuck at GND ;
; alien[0].min_p[0]   ; Input ; Info     ; Stuck at VCC ;
; alien[0].scorePart  ; Input ; Info     ; Stuck at GND ;
+---------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR107:U10"                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; output[105..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR89:U9"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; output[87..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR61:U8"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; output[59..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR31:U7"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; output[29..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR19:U6"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; output[17..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR17:U5"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; output[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR13:U4"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; output[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR7:U3"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; output[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR5:U2"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; output[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1|LFSR3:U1"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; output[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|RNG10:U1" ;
+-----------+-------+----------+---------------------+
; Port      ; Type  ; Severity ; Details             ;
+-----------+-------+----------+---------------------+
; clktoggle ; Input ; Info     ; Stuck at GND        ;
+-----------+-------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsdproject:U3|ADXL345_controller:U0"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_z     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 2722                        ;
;     CLR               ; 354                         ;
;     ENA               ; 591                         ;
;     ENA CLR           ; 148                         ;
;     ENA SCLR          ; 62                          ;
;     ENA SLD           ; 384                         ;
;     SCLR              ; 384                         ;
;     SLD               ; 11                          ;
;     plain             ; 788                         ;
; cycloneiii_io_obuf    ; 5                           ;
; cycloneiii_lcell_comb ; 38638                       ;
;     arith             ; 15526                       ;
;         1 data inputs ; 587                         ;
;         2 data inputs ; 3346                        ;
;         3 data inputs ; 11593                       ;
;     normal            ; 23112                       ;
;         0 data inputs ; 590                         ;
;         1 data inputs ; 430                         ;
;         2 data inputs ; 7244                        ;
;         3 data inputs ; 3611                        ;
;         4 data inputs ; 11237                       ;
; cycloneiii_mac_mult   ; 84                          ;
; cycloneiii_mac_out    ; 84                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 121.00                      ;
; Average LUT depth     ; 33.81                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 17 15:54:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 2 design units, including 1 entities, in source file components/buzzer.vhdl
    Info (12022): Found design unit 1: buzzer-ExplosionsAndPews File: D:/Documents/GitHub/DSDProject/components/buzzer.vhdl Line: 16
    Info (12023): Found entity 1: buzzer File: D:/Documents/GitHub/DSDProject/components/buzzer.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/scoreboard.vhdl
    Info (12022): Found design unit 1: scoreboard-scoreboard_arch File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 22
    Info (12023): Found entity 1: scoreboard File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/projectiles.vhdl
    Info (12022): Found design unit 1: projectile-projectile_arch File: D:/Documents/GitHub/DSDProject/components/projectiles.vhdl Line: 21
    Info (12023): Found entity 1: projectile File: D:/Documents/GitHub/DSDProject/components/projectiles.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/pause.vhdl
    Info (12022): Found design unit 1: pause-pause_arch File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 17
    Info (12023): Found entity 1: pause File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/player_movement.vhdl
    Info (12022): Found design unit 1: controller-ctrl_arch File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 33
    Info (12023): Found entity 1: controller File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file components/structures.vhdl
    Info (12022): Found design unit 1: custom_types File: D:/Documents/GitHub/DSDProject/components/structures.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dsdproject.vhd
    Info (12022): Found design unit 1: dsdproject-behavior File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 69
    Info (12023): Found entity 1: dsdproject File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/spi.sv
    Info (12023): Found entity 1: spi File: D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/gsensor.sv
    Info (12023): Found entity 1: gsensor File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file accelerometer/adxl345_controller.vhd
    Info (12022): Found design unit 1: ADXL345_controller-ADXL345_controller_structural File: D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd Line: 26
    Info (12023): Found entity 1: ADXL345_controller File: D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd Line: 7
Info (12021): Found 4 design units, including 2 entities, in source file rng10/rng10.vhd
    Info (12022): Found design unit 1: RNG10-RNG10_arch File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 10
    Info (12022): Found design unit 2: Clock_Divider-ClockDivider_arch File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 142
    Info (12023): Found entity 1: RNG10 File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 4
    Info (12023): Found entity 2: Clock_Divider File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 137
Info (12021): Found 20 design units, including 10 entities, in source file rng10/lfsrs.vhd
    Info (12022): Found design unit 1: LFSR3-LFSR3_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 12
    Info (12022): Found design unit 2: LFSR5-LFSR5_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 40
    Info (12022): Found design unit 3: LFSR7-LFSR7_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 68
    Info (12022): Found design unit 4: LFSR13-LFSR13_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 96
    Info (12022): Found design unit 5: LFSR17-LFSR17_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 124
    Info (12022): Found design unit 6: LFSR19-LFSR19_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 152
    Info (12022): Found design unit 7: LFSR31-LFSR31_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 180
    Info (12022): Found design unit 8: LFSR61-LFSR61_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 210
    Info (12022): Found design unit 9: LFSR89-LFSR89_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 238
    Info (12022): Found design unit 10: LFSR107-LFSR107_arch File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 265
    Info (12023): Found entity 1: LFSR3 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 7
    Info (12023): Found entity 2: LFSR5 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 35
    Info (12023): Found entity 3: LFSR7 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 63
    Info (12023): Found entity 4: LFSR13 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 91
    Info (12023): Found entity 5: LFSR17 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 119
    Info (12023): Found entity 6: LFSR19 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 147
    Info (12023): Found entity 7: LFSR31 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 175
    Info (12023): Found entity 8: LFSR61 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 203
    Info (12023): Found entity 9: LFSR89 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 233
    Info (12023): Found entity 10: LFSR107 File: D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd Line: 260
Info (12021): Found 2 design units, including 1 entities, in source file vga_top_level.vhd
    Info (12022): Found design unit 1: vga_top-vga_structural File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 51
    Info (12023): Found entity 1: vga_top File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: D:/Documents/GitHub/DSDProject/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: D:/Documents/GitHub/DSDProject/vga_controller.vhd Line: 28
Info (12127): Elaborating entity "vga_top" for the top level hierarchy
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 120
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: d:/intelquartuslite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 121
Info (12128): Elaborating entity "dsdproject" for hierarchy "dsdproject:U3" File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at dsdproject.vhd(110): object "data_z" assigned a value but never read File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 110
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(245): signal "pauseClock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 245
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(255): signal "mountain_clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 255
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(264): signal "spare_ships" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 264
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(279): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 279
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3475): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3475): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3481): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3481
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3482): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3482
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3485): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3485
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3493): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3493
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3494): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3494
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3497): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3497
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3506): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3506
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3507): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3507
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3510): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3510
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3511): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3511
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3514): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3514
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3515): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3515
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3522): signal "p_proj" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3522
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3523): signal "p_proj" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3523
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3536): signal "digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3536
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3540): signal "digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3540
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3544): signal "digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3544
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3548): signal "digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3548
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3552): signal "digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3552
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3556): signal "digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3556
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3560): signal "digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3560
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3567): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3567
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3567): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3567
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3568): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3568
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3569): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3569
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3570): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3570
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3576): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3576
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3583): signal "colorconcat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3583
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3584): signal "colorconcat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3584
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3585): signal "colorconcat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3585
Warning (10631): VHDL Process Statement warning at dsdproject.vhd(211): inferring latch(es) for signal or variable "colorconcat", which holds its previous value in one or more paths through the process File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Warning (10631): VHDL Process Statement warning at dsdproject.vhd(211): inferring latch(es) for signal or variable "mountain_height", which holds its previous value in one or more paths through the process File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3598): signal "ship" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3598
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3603): signal "projectile_clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3603
Warning (10631): VHDL Process Statement warning at dsdproject.vhd(3595): inferring latch(es) for signal or variable "projectile_clock", which holds its previous value in one or more paths through the process File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3595
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3612): signal "paused" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3612
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3618): signal "p_proj" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3618
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3736): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3736
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3748): signal "aliens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3748
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3801): signal "spare_ships" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3801
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3805): signal "paused" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3805
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3805): signal "startOfGame" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3805
Warning (10492): VHDL Process Statement warning at dsdproject.vhd(3809): signal "spare_ships" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3809
Info (10041): Inferred latch for "projectile_clock" at dsdproject.vhd(3595) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3595
Info (10041): Inferred latch for "colorconcat[0]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[1]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[2]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[3]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[4]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[5]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[6]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[7]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[8]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[9]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[10]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "colorconcat[11]" at dsdproject.vhd(211) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 211
Info (10041): Inferred latch for "mountain_height[0]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[1]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[2]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[3]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[4]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[5]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[6]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[7]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[8]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[9]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[10]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[11]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[12]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[13]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[14]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[15]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[16]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[17]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[18]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[19]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[20]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[21]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[22]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[23]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[24]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[25]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[26]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[27]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[28]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[29]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[30]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (10041): Inferred latch for "mountain_height[31]" at dsdproject.vhd(225) File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 225
Info (12128): Elaborating entity "ADXL345_controller" for hierarchy "dsdproject:U3|ADXL345_controller:U0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 200
Info (12128): Elaborating entity "gsensor" for hierarchy "dsdproject:U3|ADXL345_controller:U0|gsensor:U0" File: D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd Line: 47
Warning (10230): Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20) File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 28
Warning (10230): Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6) File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 266
Warning (10030): Net "spi_program.data_a.opcode" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 84
Warning (10030): Net "spi_program.data_a.immediate" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 84
Warning (10030): Net "spi_program.waddr_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 84
Warning (10030): Net "spi_program.we_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 84
Info (12128): Elaborating entity "spi" for hierarchy "dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0" File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 180
Warning (10230): Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4) File: D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv Line: 47
Warning (10230): Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3) File: D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv Line: 156
Warning (10230): Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4) File: D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv Line: 204
Info (12128): Elaborating entity "controller" for hierarchy "dsdproject:U3|controller:MC" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 201
Info (12128): Elaborating entity "pause" for hierarchy "dsdproject:U3|pause:PC" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 202
Warning (10492): VHDL Process Statement warning at pause.vhdl(29): signal "btn_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 29
Warning (10492): VHDL Process Statement warning at pause.vhdl(37): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 37
Warning (10492): VHDL Process Statement warning at pause.vhdl(40): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 40
Warning (10492): VHDL Process Statement warning at pause.vhdl(40): signal "dead" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 40
Warning (10492): VHDL Process Statement warning at pause.vhdl(46): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 46
Info (12128): Elaborating entity "RNG10" for hierarchy "dsdproject:U3|RNG10:U1" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 203
Warning (10541): VHDL Signal Declaration warning at RNG10.vhd(78): used implicit default value for signal "clkset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 78
Warning (10492): VHDL Process Statement warning at RNG10.vhd(119): signal "SR107" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 119
Warning (10492): VHDL Process Statement warning at RNG10.vhd(120): signal "SR89" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 120
Warning (10492): VHDL Process Statement warning at RNG10.vhd(121): signal "SR61" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 121
Warning (10492): VHDL Process Statement warning at RNG10.vhd(122): signal "SR31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 122
Warning (10492): VHDL Process Statement warning at RNG10.vhd(123): signal "SR19" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 123
Warning (10492): VHDL Process Statement warning at RNG10.vhd(124): signal "SR17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 124
Warning (10492): VHDL Process Statement warning at RNG10.vhd(125): signal "SR13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 125
Warning (10492): VHDL Process Statement warning at RNG10.vhd(126): signal "SR7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 126
Warning (10492): VHDL Process Statement warning at RNG10.vhd(127): signal "SR5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 127
Warning (10492): VHDL Process Statement warning at RNG10.vhd(128): signal "SR3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 128
Info (12128): Elaborating entity "LFSR3" for hierarchy "dsdproject:U3|RNG10:U1|LFSR3:U1" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 82
Info (12128): Elaborating entity "LFSR5" for hierarchy "dsdproject:U3|RNG10:U1|LFSR5:U2" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 83
Info (12128): Elaborating entity "LFSR7" for hierarchy "dsdproject:U3|RNG10:U1|LFSR7:U3" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 84
Info (12128): Elaborating entity "LFSR13" for hierarchy "dsdproject:U3|RNG10:U1|LFSR13:U4" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 85
Info (12128): Elaborating entity "LFSR17" for hierarchy "dsdproject:U3|RNG10:U1|LFSR17:U5" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 86
Info (12128): Elaborating entity "LFSR19" for hierarchy "dsdproject:U3|RNG10:U1|LFSR19:U6" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 87
Info (12128): Elaborating entity "LFSR31" for hierarchy "dsdproject:U3|RNG10:U1|LFSR31:U7" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 88
Info (12128): Elaborating entity "LFSR61" for hierarchy "dsdproject:U3|RNG10:U1|LFSR61:U8" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 89
Info (12128): Elaborating entity "LFSR89" for hierarchy "dsdproject:U3|RNG10:U1|LFSR89:U9" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 90
Info (12128): Elaborating entity "LFSR107" for hierarchy "dsdproject:U3|RNG10:U1|LFSR107:U10" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 91
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "dsdproject:U3|RNG10:U1|Clock_Divider:U11" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 92
Warning (10492): VHDL Process Statement warning at RNG10.vhd(161): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 161
Info (12128): Elaborating entity "buzzer" for hierarchy "dsdproject:U3|buzzer:B0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 204
Warning (10036): Verilog HDL or VHDL warning at buzzer.vhdl(58): object "hs6" assigned a value but never read File: D:/Documents/GitHub/DSDProject/components/buzzer.vhdl Line: 58
Info (12128): Elaborating entity "scoreboard" for hierarchy "dsdproject:U3|scoreboard:\SC:0:SC" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 207
Warning (10492): VHDL Process Statement warning at scoreboard.vhdl(27): signal "index" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 27
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "D:/Documents/GitHub/DSDProject/db/DSDProject.ram0_gsensor_889e66e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi_program" is uninferred because MIF is not supported for the selected family File: D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv Line: 84
Info (278001): Inferred 91 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:5:SC|Mod5" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:0:SC|Div0" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:0:SC|Mod0" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:1:SC|Div1" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:1:SC|Mod1" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:2:SC|Div2" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:2:SC|Mod2" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:3:SC|Div3" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:3:SC|Mod3" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:4:SC|Div4" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|scoreboard:\SC:4:SC|Mod4" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 267
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div1" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 267
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div2" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 267
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div3" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3483
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult2" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult1" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|controller:MC|Div1" File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|controller:MC|Div0" File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 124
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult35" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult34" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult33" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult5" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult4" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult3" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult8" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult7" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult6" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult11" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult10" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult9" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult14" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult13" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult12" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult17" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult16" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult15" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult20" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult19" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult18" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult23" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult22" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult21" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult26" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult25" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult24" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult29" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult28" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult27" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult32" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult31" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult30" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod14" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult47" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult46" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod13" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult42" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod9" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult45" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod12" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult43" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod10" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult44" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod11" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod7" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult40" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|Mult41" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod8" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod6" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod4" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod5" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod3" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|controller:MC|Mult0" File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod1" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 241
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 238
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div4" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div5" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div6" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div7" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div8" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div9" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div10" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div11" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div12" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div13" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div14" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Div15" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|controller:MC|Mult1" File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsdproject:U3|Mod2" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 256
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dsdproject:U3|buzzer:B0|Mult0" File: D:/Documents/GitHub/DSDProject/components/buzzer.vhdl Line: 33
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 33
Info (12133): Instantiated megafunction "dsdproject:U3|scoreboard:\SC:5:SC|lpm_divide:Mod5" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf
    Info (12023): Found entity 1: lpm_divide_4nl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_4nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf
    Info (12023): Found entity 1: alt_u_div_gke File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/Documents/GitHub/DSDProject/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/Documents/GitHub/DSDProject/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 28
Info (12133): Instantiated megafunction "dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Div0" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_7vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_cnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_1le.tdf
    Info (12023): Found entity 1: alt_u_div_1le File: D:/Documents/GitHub/DSDProject/db/alt_u_div_1le.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 28
Info (12133): Instantiated megafunction "dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 29
Info (12133): Instantiated megafunction "dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Div1" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf
    Info (12023): Found entity 1: lpm_divide_4vl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_4vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_nke.tdf
    Info (12023): Found entity 1: alt_u_div_nke File: D:/Documents/GitHub/DSDProject/db/alt_u_div_nke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 30
Info (12133): Instantiated megafunction "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Div2" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf
    Info (12023): Found entity 1: lpm_divide_0vl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_0vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_2nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf
    Info (12023): Found entity 1: alt_u_div_eke File: D:/Documents/GitHub/DSDProject/db/alt_u_div_eke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 31
Info (12133): Instantiated megafunction "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Div3" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_mtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: D:/Documents/GitHub/DSDProject/db/alt_u_div_qhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4" File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 32
Info (12133): Instantiated megafunction "dsdproject:U3|scoreboard:\SC:4:SC|lpm_divide:Div4" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf
    Info (12023): Found entity 1: lpm_divide_jtl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_jtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_llh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf
    Info (12023): Found entity 1: alt_u_div_khe File: D:/Documents/GitHub/DSDProject/db/alt_u_div_khe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_divide:Div0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 267
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_divide:Div0" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 267
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbo.tdf
    Info (12023): Found entity 1: lpm_divide_jbo File: D:/Documents/GitHub/DSDProject/db/lpm_divide_jbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg File: D:/Documents/GitHub/DSDProject/db/abs_divider_obg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf
    Info (12023): Found entity 1: alt_u_div_4ie File: D:/Documents/GitHub/DSDProject/db/alt_u_div_4ie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf
    Info (12023): Found entity 1: lpm_abs_q99 File: D:/Documents/GitHub/DSDProject/db/lpm_abs_q99.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ab9.tdf
    Info (12023): Found entity 1: lpm_abs_ab9 File: D:/Documents/GitHub/DSDProject/db/lpm_abs_ab9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult2" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_mult:Mult2" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oks.tdf
    Info (12023): Found entity 1: mult_oks File: D:/Documents/GitHub/DSDProject/db/mult_oks.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult1" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_mult:Mult1" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_divide:Div1" File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 132
Info (12133): Instantiated megafunction "dsdproject:U3|controller:MC|lpm_divide:Div1" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 132
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bsl.tdf
    Info (12023): Found entity 1: lpm_divide_bsl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_bsl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_dkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf
    Info (12023): Found entity 1: alt_u_div_4fe File: D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_divide:Mod14" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_divide:Mod14" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf
    Info (12023): Found entity 1: lpm_divide_6nl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_6nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: D:/Documents/GitHub/DSDProject/db/alt_u_div_kke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult47" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_mult:Mult47" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult47|multcore:mult_core", which is child of megafunction instantiation "dsdproject:U3|lpm_mult:Mult47" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "dsdproject:U3|lpm_mult:Mult47" File: d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "dsdproject:U3|lpm_mult:Mult47" File: d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: D:/Documents/GitHub/DSDProject/db/add_sub_brg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult47|altshift:external_latency_ffs", which is child of megafunction instantiation "dsdproject:U3|lpm_mult:Mult47" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_divide:Mod13" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_divide:Mod13" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf
    Info (12023): Found entity 1: lpm_divide_8nl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_8nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf
    Info (12023): Found entity 1: alt_u_div_oke File: D:/Documents/GitHub/DSDProject/db/alt_u_div_oke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_mult:Mult42" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_mult:Mult42" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3713
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_divide:Mod9" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_divide:Mod9" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3740
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf
    Info (12023): Found entity 1: lpm_divide_anl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_anl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_tke.tdf
    Info (12023): Found entity 1: alt_u_div_tke File: D:/Documents/GitHub/DSDProject/db/alt_u_div_tke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0" File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 73
Info (12133): Instantiated megafunction "dsdproject:U3|controller:MC|lpm_mult:Mult0" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 73
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf
    Info (12023): Found entity 1: add_sub_drg File: D:/Documents/GitHub/DSDProject/db/add_sub_drg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_divide:Mod1" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 241
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_divide:Mod1" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 241
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bnl.tdf
    Info (12023): Found entity 1: lpm_divide_bnl File: D:/Documents/GitHub/DSDProject/db/lpm_divide_bnl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: D:/Documents/GitHub/DSDProject/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_vke.tdf
    Info (12023): Found entity 1: alt_u_div_vke File: D:/Documents/GitHub/DSDProject/db/alt_u_div_vke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_divide:Mod0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 238
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_divide:Mod0" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 238
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|lpm_divide:Div4" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
Info (12133): Instantiated megafunction "dsdproject:U3|lpm_divide:Div4" with the following parameter: File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3780
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mbo.tdf
    Info (12023): Found entity 1: lpm_divide_mbo File: D:/Documents/GitHub/DSDProject/db/lpm_divide_mbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_rbg.tdf
    Info (12023): Found entity 1: abs_divider_rbg File: D:/Documents/GitHub/DSDProject/db/abs_divider_rbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf
    Info (12023): Found entity 1: alt_u_div_aie File: D:/Documents/GitHub/DSDProject/db/alt_u_div_aie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_db9.tdf
    Info (12023): Found entity 1: lpm_abs_db9 File: D:/Documents/GitHub/DSDProject/db/lpm_abs_db9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1" File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 106
Info (12133): Instantiated megafunction "dsdproject:U3|controller:MC|lpm_mult:Mult1" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/player_movement.vhdl Line: 106
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1" File: d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1" File: d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf
    Info (12023): Found entity 1: add_sub_erg File: D:/Documents/GitHub/DSDProject/db/add_sub_erg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "dsdproject:U3|controller:MC|lpm_mult:Mult1" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0" File: D:/Documents/GitHub/DSDProject/components/buzzer.vhdl Line: 33
Info (12133): Instantiated megafunction "dsdproject:U3|buzzer:B0|lpm_mult:Mult0" with the following parameter: File: D:/Documents/GitHub/DSDProject/components/buzzer.vhdl Line: 33
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf
    Info (12023): Found entity 1: add_sub_crg File: D:/Documents/GitHub/DSDProject/db/add_sub_crg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "dsdproject:U3|buzzer:B0|lpm_mult:Mult0" File: d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult30|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult30|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult31|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult31|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult27|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult27|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult28|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult28|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult24|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult24|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult25|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult25|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult21|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult21|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult22|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult22|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult18|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult18|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult19|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult19|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult15|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult15|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult16|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult16|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult12|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult12|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult13|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult13|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult9|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult9|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult10|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult10|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult7|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult7|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult4|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult4|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult33|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult33|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult34|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult34|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "dsdproject:U3|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8" File: D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf Line: 91
Info (13014): Ignored 2292 buffer(s)
    Info (13016): Ignored 276 CARRY_SUM buffer(s)
    Info (13019): Ignored 2016 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 35
    Warning (13035): Inserted always-enabled tri-state buffer between "buzzer1" and its non-tri-state driver. File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 44
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "pixel_clk_m" has no driver File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 21
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 36
    Warning (13040): bidirectional pin "buzzer2" has no driver File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 45
Info (13000): Registers with preset signals will power-up high File: D:/Documents/GitHub/DSDProject/vga_controller.vhd Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[2]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[2]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[2]~1" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[3]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[3]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[3]~5" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[4]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[4]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[4]~9" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[5]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[5]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[5]~13" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[6]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[6]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[6]~17" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[7]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[7]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[7]~21" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[8]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[8]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[8]~25" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[9]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[9]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[9]~29" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|pause:PC|pause" is converted into an equivalent circuit using register "dsdproject:U3|pause:PC|pause~_emulated" and latch "dsdproject:U3|pause:PC|pause~1" File: D:/Documents/GitHub/DSDProject/components/pause.vhdl Line: 28
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[1]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[1]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[1]~33" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
    Warning (13310): Register "dsdproject:U3|RNG10:U1|PRNG10[0]" is converted into an equivalent circuit using register "dsdproject:U3|RNG10:U1|PRNG10[0]~_emulated" and latch "dsdproject:U3|RNG10:U1|PRNG10[0]~37" File: D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd Line: 105
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 35
    Warning (13010): Node "buzzer1~synth" File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "red_m[4]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 29
    Warning (13410): Pin "red_m[5]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 29
    Warning (13410): Pin "red_m[6]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 29
    Warning (13410): Pin "red_m[7]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 29
    Warning (13410): Pin "green_m[4]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 30
    Warning (13410): Pin "green_m[5]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 30
    Warning (13410): Pin "green_m[6]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 30
    Warning (13410): Pin "green_m[7]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 30
    Warning (13410): Pin "blue_m[4]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 31
    Warning (13410): Pin "blue_m[5]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 31
    Warning (13410): Pin "blue_m[6]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 31
    Warning (13410): Pin "blue_m[7]" is stuck at GND File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 31
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vga_controller:U2|row[0] will power up to Low File: D:/Documents/GitHub/DSDProject/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[0] will power up to Low File: D:/Documents/GitHub/DSDProject/vga_controller.vhd Line: 65
    Critical Warning (18010): Register dsdproject:U3|aliens[11].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[11].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[11].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[11].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[11].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[10].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[10].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[10].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[10].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[10].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[8].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[8].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[8].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[8].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[8].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[7].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[7].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[7].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[7].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[7].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[6].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[6].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[6].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[6].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[6].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[9].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[9].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[9].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[9].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[9].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[4].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[4].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[4].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[4].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[4].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[5].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[5].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[5].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[5].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[5].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[3].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[3].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[3].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[3].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[3].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[1].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[1].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[1].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[1].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[1].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[2].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[2].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[2].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[2].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[2].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[0].x[1] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[0].x[2] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[0].x[3] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[0].x[5] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register dsdproject:U3|aliens[0].x[6] will power up to High File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 87
    Critical Warning (18010): Register vga_controller:U2|column[31] will power up to Low File: D:/Documents/GitHub/DSDProject/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|row[31] will power up to Low File: D:/Documents/GitHub/DSDProject/vga_controller.vhd Line: 65
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_3~18"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_4~22"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_5~26"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_6~30"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_16_result_int[0]~34" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 67
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_17_result_int[0]~36" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 72
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_18_result_int[0]~38" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 77
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:2:SC|lpm_divide:Mod2|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_19_result_int[0]~40" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 82
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_7~18"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_8~22"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_9~26"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:1:SC|lpm_divide:Mod1|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_10~28"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_18~18"
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_10_result_int[0]~22" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 37
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_11_result_int[0]~24" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 42
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_12_result_int[0]~26" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 47
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_13_result_int[0]~28" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 52
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_14_result_int[0]~30" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 57
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_15_result_int[0]~32" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 62
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_16_result_int[0]~34" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 67
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_17_result_int[0]~36" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 72
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_18_result_int[0]~38" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 77
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:3:SC|lpm_divide:Mod3|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_19_result_int[0]~40" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf Line: 82
    Info (17048): Logic cell "dsdproject:U3|scoreboard:\SC:0:SC|lpm_divide:Mod0|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|op_10~16"
    Info (17048): Logic cell "dsdproject:U3|controller:MC|lpm_divide:Div0|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider|add_sub_5_result_int[3]~6" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf Line: 52
    Info (17048): Logic cell "dsdproject:U3|controller:MC|lpm_divide:Div0|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider|add_sub_5_result_int[2]~8" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf Line: 52
    Info (17048): Logic cell "dsdproject:U3|controller:MC|lpm_divide:Div0|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider|add_sub_5_result_int[1]~10" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf Line: 52
    Info (17048): Logic cell "dsdproject:U3|controller:MC|lpm_divide:Div0|lpm_divide_bsl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider|add_sub_5_result_int[0]~12" File: D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf Line: 52
    Info (17048): Logic cell "dsdproject:U3|Add24~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add68~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add60~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add64~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add28~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add32~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add36~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add40~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add44~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add48~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add52~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
    Info (17048): Logic cell "dsdproject:U3|Add56~0" File: D:/Documents/GitHub/DSDProject/dsdproject.vhd Line: 3475
Info (144001): Generated suppressed messages file D:/Documents/GitHub/DSDProject/output_files/DSDProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset_accel" File: D:/Documents/GitHub/DSDProject/vga_top_level.vhd Line: 37
Info (21057): Implemented 39414 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 5 bidirectional pins
    Info (21061): Implemented 39219 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 156 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings
    Info: Peak virtual memory: 5152 megabytes
    Info: Processing ended: Fri Nov 17 15:59:11 2023
    Info: Elapsed time: 00:05:03
    Info: Total CPU time (on all processors): 00:05:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documents/GitHub/DSDProject/output_files/DSDProject.map.smsg.


