// Seed: 2588779197
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  assign module_1.id_2 = 0;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_16 = id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    output supply0 id_0,
    output wor id_1,
    input supply1 id_2,
    input wand _id_3
);
  logic [id_3 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
