

================================================================
== Vitis HLS Report for 'local_req_handler'
================================================================
* Date:           Tue Aug 15 18:30:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.631 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     737|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     252|    -|
|Register         |        -|     -|     480|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     480|     989|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln840_7_fu_505_p2                |         +|   0|  0|   55|          48|          11|
    |add_ln840_8_fu_433_p2                |         +|   0|  0|   55|          48|          11|
    |add_ln840_9_fu_440_p2                |         +|   0|  0|   55|          48|          11|
    |add_ln840_fu_498_p2                  |         +|   0|  0|   55|          48|          11|
    |add_ln841_5_fu_447_p2                |         +|   0|  0|   39|          32|          12|
    |add_ln841_fu_512_p2                  |         +|   0|  0|   39|          32|          12|
    |ap_condition_191                     |       and|   0|  0|    2|           1|           1|
    |ap_condition_207                     |       and|   0|  0|    2|           1|           1|
    |ap_condition_232                     |       and|   0|  0|    2|           1|           1|
    |ap_condition_251                     |       and|   0|  0|    2|           1|           1|
    |ap_condition_316                     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op24_read_state1        |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op80_write_state2       |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op85_write_state2       |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op94_write_state2       |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_124_p3            |       and|   0|  0|    2|           1|           0|
    |icmp_ln1035_2_fu_427_p2              |      icmp|   0|  0|   18|          32|          11|
    |icmp_ln1035_fu_468_p2                |      icmp|   0|  0|   18|          32|          11|
    |icmp_ln1696_fu_413_p2                |      icmp|   0|  0|   18|          32|           2|
    |icmp_ln1734_fu_478_p2                |      icmp|   0|  0|   18|          32|           2|
    |ap_block_pp0_stage0_01001            |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0     |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1     |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op89_write_state2       |        or|   0|  0|    2|           1|           1|
    |or_ln1674_fu_582_p2                  |        or|   0|  0|  160|         160|           4|
    |or_ln1678_fu_558_p2                  |        or|   0|  0|  160|         160|           5|
    |select_ln1639_1_cast_cast_fu_454_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln1735_fu_519_p3              |    select|   0|  0|    4|           1|           4|
    |writeOpcode_2_fu_419_p3              |    select|   0|  0|    5|           1|           5|
    |writeOpcode_fu_484_p3                |    select|   0|  0|    4|           1|           4|
    |ap_enable_pp0                        |       xor|   0|  0|    2|           1|           2|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0|  737|         723|         135|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                               |   9|          2|    1|          2|
    |ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4      |  13|          3|   32|         96|
    |ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4      |   9|          2|   32|         64|
    |ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8      |  17|          4|   32|        128|
    |ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4  |  13|          3|    1|          3|
    |ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8  |  17|          4|    1|          4|
    |ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4   |  13|          3|   48|        144|
    |ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4   |   9|          2|   48|         96|
    |ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8   |  17|          4|   48|        192|
    |ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4  |  13|          3|   48|        144|
    |ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4  |   9|          2|   48|         96|
    |ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8  |  17|          4|   48|        192|
    |ap_phi_reg_pp0_iter1_length_reg_301                   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312            |  13|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292            |  13|          3|    5|         15|
    |s_axis_tx_meta_blk_n                                  |   9|          2|    1|          2|
    |tx_appMetaFifo_blk_n                                  |   9|          2|    1|          2|
    |tx_appMetaFifo_din                                    |  21|          5|  256|       1280|
    |tx_localMemCmdFifo_blk_n                              |   9|          2|    1|          2|
    |tx_readReqAddr_push_blk_n                             |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 252|         58|  689|       2575|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_length_reg_301         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292  |   5|   0|    5|          0|
    |laddr_V_reg_711                             |  48|   0|   48|          0|
    |lrh_state                                   |   1|   0|    1|          0|
    |lrh_state_load_reg_674                      |   1|   0|    1|          0|
    |meta_length_V_1                             |  32|   0|   32|          0|
    |meta_local_vaddr_V                          |  48|   0|   48|          0|
    |meta_op_code_5                              |  32|   0|   32|          0|
    |meta_qpn_V_1                                |  24|   0|   24|          0|
    |meta_remote_vaddr_V                         |  48|   0|   48|          0|
    |meta_remote_vaddr_V_load_reg_678            |  48|   0|   48|          0|
    |reg_331                                     |  16|   0|   16|          0|
    |tmp_173_i_reg_717                           |  24|   0|   24|          0|
    |tmp_i_reg_688                               |   1|   0|    1|          0|
    |trunc_ln1669_4_reg_696                      |  48|   0|   48|          0|
    |trunc_ln1669_5_reg_703                      |  32|   0|   32|          0|
    |trunc_ln1669_reg_692                        |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 480|   0|  480|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|    local_req_handler|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|    local_req_handler|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|    local_req_handler|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|    local_req_handler|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|    local_req_handler|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|    local_req_handler|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|    local_req_handler|  return value|
|s_axis_tx_meta_dout                 |   in|  184|     ap_fifo|       s_axis_tx_meta|       pointer|
|s_axis_tx_meta_empty_n              |   in|    1|     ap_fifo|       s_axis_tx_meta|       pointer|
|s_axis_tx_meta_read                 |  out|    1|     ap_fifo|       s_axis_tx_meta|       pointer|
|tx_appMetaFifo_din                  |  out|  256|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_num_data_valid       |   in|    6|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_fifo_cap             |   in|    6|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_full_n               |   in|    1|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_write                |  out|    1|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_readReqAddr_push_din             |  out|  128|     ap_fifo|  tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_num_data_valid  |   in|    2|     ap_fifo|  tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_fifo_cap        |   in|    2|     ap_fifo|  tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_full_n          |   in|    1|     ap_fifo|  tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_write           |  out|    1|     ap_fifo|  tx_readReqAddr_push|       pointer|
|tx_localMemCmdFifo_din              |  out|  144|     ap_fifo|   tx_localMemCmdFifo|       pointer|
|tx_localMemCmdFifo_num_data_valid   |   in|    2|     ap_fifo|   tx_localMemCmdFifo|       pointer|
|tx_localMemCmdFifo_fifo_cap         |   in|    2|     ap_fifo|   tx_localMemCmdFifo|       pointer|
|tx_localMemCmdFifo_full_n           |   in|    1|     ap_fifo|   tx_localMemCmdFifo|       pointer|
|tx_localMemCmdFifo_write            |  out|    1|     ap_fifo|   tx_localMemCmdFifo|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

