

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s'
================================================================
* Date:           Wed Nov 15 11:41:50 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.761|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_V_read)" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 4 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %data_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 5 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %data_V_read_1, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 6 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_V_cast = sext i10 %tmp to i11" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 7 'sext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.24ns)   --->   "%p_Result_s = icmp slt i28 %r_V, -15" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 8 'icmp' 'p_Result_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i18 %data_V_read_1 to i8" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 9 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_1, i6 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 10 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.10ns)   --->   "%tmp_3 = icmp eq i14 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 11 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.34ns)   --->   "%ret_V = add i11 1, %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_s = select i1 %tmp_3, i11 %ret_V_cast, i11 %ret_V" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 13 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.55ns) (out node of the LUT)   --->   "%p_2 = select i1 %p_Result_s, i11 %p_s, i11 %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 14 'select' 'p_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp_2 = trunc i11 %p_2 to i10" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 15 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.33ns)   --->   "%index = add i11 512, %p_2" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'index' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%index_cast = xor i10 %tmp_2, -512" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 17 'xor' 'index_cast' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %index, i32 10)" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 18 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.51ns) (out node of the LUT)   --->   "%index_1 = select i1 %tmp_4, i10 -1, i10 %index_cast" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 19 'select' 'index_1' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %index_1 to i64" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 20 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %tmp_8" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 21 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.26ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (2.26ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_s, i4 0)" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'bitconcatenate' 'res_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "ret i14 %res_V_write_assign" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.76ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_activation.h:95) [3]  (0 ns)
	'add' operation ('ret.V', firmware/nnet_utils/nnet_activation.h:115) [12]  (1.35 ns)
	'select' operation ('p_s', firmware/nnet_utils/nnet_activation.h:115) [13]  (0 ns)
	'select' operation ('p_2', firmware/nnet_utils/nnet_activation.h:115) [14]  (0.559 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_activation.h:116) [16]  (1.34 ns)
	'select' operation ('index_1', firmware/nnet_utils/nnet_activation.h:119) [19]  (0.517 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('sigmoid_table1_addr', firmware/nnet_utils/nnet_activation.h:121) [21]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:121) on array 'sigmoid_table1' [22]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:121) on array 'sigmoid_table1' [22]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
