

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sat Jan 11 21:47:17 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_axi_stream_no_side_channel_data
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 1.896 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.347 us | 1.347 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      100|      100|         2|          -|          -|    50|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     43|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     12|    -|
|Register         |        -|      -|      15|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      15|     55|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |B_TDATA_int         |     +    |      0|  0|  32|          32|           3|
    |i_fu_68_p2          |     +    |      0|  0|   6|           6|           1|
    |ap_block_state2_io  |    and   |      0|  0|   1|           1|           1|
    |icmp_ln99_fu_62_p2  |   icmp   |      0|  0|   3|           6|           5|
    |ap_block_state2     |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  43|          46|          11|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n  |   3|          2|    1|          2|
    |B_TDATA_blk_n  |   3|          2|    1|          2|
    |ap_NS_fsm      |   3|          4|    1|          4|
    |i_0_reg_51     |   3|          2|    6|         12|
    +---------------+----+-----------+-----+-----------+
    |Total          |  12|         10|    9|         20|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |i_0_reg_51  |  6|   0|    6|          0|
    |i_reg_84    |  6|   0|    6|          0|
    +------------+---+----+-----+-----------+
    |Total       | 15|   0|   15|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    example   | return value |
|A_TDATA   |  in |   32|    axis    |       A      |    pointer   |
|A_TVALID  |  in |    1|    axis    |       A      |    pointer   |
|A_TREADY  | out |    1|    axis    |       A      |    pointer   |
|B_TDATA   | out |   32|    axis    |       B      |    pointer   |
|B_TVALID  | out |    1|    axis    |       B      |    pointer   |
|B_TREADY  |  in |    1|    axis    |       B      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

