#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 24 22:45:31 2025
# Process ID: 11768
# Current directory: F:/vivado_project/lab/lab5/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20952 F:\vivado_project\lab\lab5\project\loongson.xpr
# Log file: F:/vivado_project/lab/lab5/project/vivado.log
# Journal file: F:/vivado_project/lab/lab5/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado_project/lab/lab5/project/loongson.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/minicpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minicpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/soc_mini_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_mini_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v:58]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/minicpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minicpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/soc_mini_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_mini_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
ERROR: [VRFC 10-4982] syntax error near '=' [F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v:55]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v:55]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/minicpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minicpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/soc_mini_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_mini_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/miniCPU/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/lab/lab5/minicpu_env/soc_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
"xelab -wto fc327f1fdb0f47b39742af2f734971c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc327f1fdb0f47b39742af2f734971c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'a' [F:/vivado_project/lab/lab5/minicpu_env/soc_verify/rtl/soc_mini_top.v:146]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.minicpu_top
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.soc_mini_top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado_project/lab/lab5/project/loongson.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 916.566 ; gain = 27.312
run 1800 ns
run 1800 ns
run 1800 ns
run 1800 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 22:50:37 2025...
