<profile>

<section name = "Vivado HLS Report for 'tancalc'" level="0">
<item name = "Date">Thu Nov  7 01:39:12 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">tancoeff</item>
<item name = "Solution">tancoeff</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-fsgd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33, 2.433, 0.90</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7209, 7209, 7209, 7209, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dataflow_parent_loop_proc_fu_222">dataflow_parent_loop_proc, 1748, 1748, 1748, 1748, none</column>
<column name="grp_data_read_1_fu_266">data_read_1, 50, 50, 50, 50, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- mainloop">7208, 7208, 1802, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 17, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1200, -, 91798, 157918, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 264, -</column>
<column name="Register">-, -, 33254, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">83, 0, 15, 40, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">27, 0, 5, 13, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_data_read_1_fu_266">data_read_1, 0, 0, 36101, 25047, 0</column>
<column name="grp_dataflow_parent_loop_proc_fu_222">dataflow_parent_loop_proc, 1140, 0, 52691, 129405, 0</column>
<column name="tancalc_control_s_axi_U">tancalc_control_s_axi, 0, 0, 176, 296, 0</column>
<column name="tancalc_gmem0_m_axi_U">tancalc_gmem0_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="tancalc_gmem1_m_axi_U">tancalc_gmem1_m_axi, 30, 0, 1415, 1585, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cmpr_chunk_num_fu_332_p2">+, 0, 0, 4, 3, 1</column>
<column name="icmp_ln92_fu_326_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="cmpr_chunk_num_0_i_reg_210">9, 2, 3, 6</column>
<column name="gmem0_ARADDR">15, 3, 64, 192</column>
<column name="gmem0_ARBURST">15, 3, 2, 6</column>
<column name="gmem0_ARCACHE">15, 3, 4, 12</column>
<column name="gmem0_ARID">15, 3, 1, 3</column>
<column name="gmem0_ARLEN">15, 3, 32, 96</column>
<column name="gmem0_ARLOCK">15, 3, 2, 6</column>
<column name="gmem0_ARPROT">15, 3, 3, 9</column>
<column name="gmem0_ARQOS">15, 3, 4, 12</column>
<column name="gmem0_ARREGION">15, 3, 4, 12</column>
<column name="gmem0_ARSIZE">15, 3, 3, 9</column>
<column name="gmem0_ARUSER">15, 3, 1, 3</column>
<column name="gmem0_ARVALID">15, 3, 1, 3</column>
<column name="gmem0_RREADY">15, 3, 1, 3</column>
<column name="gmem1_AWVALID">9, 2, 1, 2</column>
<column name="gmem1_BREADY">9, 2, 1, 2</column>
<column name="gmem1_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready">1, 0, 1, 0</column>
<column name="cmpr_chunk_num_0_i_reg_210">3, 0, 3, 0</column>
<column name="cmpr_chunk_num_reg_973">3, 0, 3, 0</column>
<column name="cmpr_local_0_V_1_fu_70">1024, 0, 1024, 0</column>
<column name="cmpr_local_0_V_reg_1143">1024, 0, 1024, 0</column>
<column name="cmpr_local_10_V_1_fu_110">1024, 0, 1024, 0</column>
<column name="cmpr_local_10_V_reg_1193">1024, 0, 1024, 0</column>
<column name="cmpr_local_11_V_1_fu_114">1024, 0, 1024, 0</column>
<column name="cmpr_local_11_V_reg_1198">1024, 0, 1024, 0</column>
<column name="cmpr_local_12_V_1_fu_118">1024, 0, 1024, 0</column>
<column name="cmpr_local_12_V_reg_1203">1024, 0, 1024, 0</column>
<column name="cmpr_local_13_V_1_fu_122">1024, 0, 1024, 0</column>
<column name="cmpr_local_13_V_reg_1208">1024, 0, 1024, 0</column>
<column name="cmpr_local_14_V_1_fu_126">1024, 0, 1024, 0</column>
<column name="cmpr_local_14_V_reg_1213">1024, 0, 1024, 0</column>
<column name="cmpr_local_15_V_1_fu_130">1024, 0, 1024, 0</column>
<column name="cmpr_local_15_V_reg_1218">1024, 0, 1024, 0</column>
<column name="cmpr_local_1_V_1_fu_74">1024, 0, 1024, 0</column>
<column name="cmpr_local_1_V_reg_1148">1024, 0, 1024, 0</column>
<column name="cmpr_local_2_V_1_fu_78">1024, 0, 1024, 0</column>
<column name="cmpr_local_2_V_reg_1153">1024, 0, 1024, 0</column>
<column name="cmpr_local_3_V_1_fu_82">1024, 0, 1024, 0</column>
<column name="cmpr_local_3_V_reg_1158">1024, 0, 1024, 0</column>
<column name="cmpr_local_4_V_1_fu_86">1024, 0, 1024, 0</column>
<column name="cmpr_local_4_V_reg_1163">1024, 0, 1024, 0</column>
<column name="cmpr_local_5_V_1_fu_90">1024, 0, 1024, 0</column>
<column name="cmpr_local_5_V_reg_1168">1024, 0, 1024, 0</column>
<column name="cmpr_local_6_V_1_fu_94">1024, 0, 1024, 0</column>
<column name="cmpr_local_6_V_reg_1173">1024, 0, 1024, 0</column>
<column name="cmpr_local_7_V_1_fu_98">1024, 0, 1024, 0</column>
<column name="cmpr_local_7_V_reg_1178">1024, 0, 1024, 0</column>
<column name="cmpr_local_8_V_1_fu_102">1024, 0, 1024, 0</column>
<column name="cmpr_local_8_V_reg_1183">1024, 0, 1024, 0</column>
<column name="cmpr_local_9_V_1_fu_106">1024, 0, 1024, 0</column>
<column name="cmpr_local_9_V_reg_1188">1024, 0, 1024, 0</column>
<column name="cmprpop_local_0_V_1_fu_134">11, 0, 11, 0</column>
<column name="cmprpop_local_0_V_reg_1223">11, 0, 11, 0</column>
<column name="cmprpop_local_10_V_1_fu_174">11, 0, 11, 0</column>
<column name="cmprpop_local_10_V_reg_1273">11, 0, 11, 0</column>
<column name="cmprpop_local_11_V_1_fu_178">11, 0, 11, 0</column>
<column name="cmprpop_local_11_V_reg_1278">11, 0, 11, 0</column>
<column name="cmprpop_local_12_V_1_fu_182">11, 0, 11, 0</column>
<column name="cmprpop_local_12_V_reg_1283">11, 0, 11, 0</column>
<column name="cmprpop_local_13_V_1_fu_186">11, 0, 11, 0</column>
<column name="cmprpop_local_13_V_reg_1288">11, 0, 11, 0</column>
<column name="cmprpop_local_14_V_1_fu_190">11, 0, 11, 0</column>
<column name="cmprpop_local_14_V_reg_1293">11, 0, 11, 0</column>
<column name="cmprpop_local_15_V_1_fu_194">10, 0, 10, 0</column>
<column name="cmprpop_local_15_V_reg_1298">10, 0, 10, 0</column>
<column name="cmprpop_local_1_V_1_fu_138">11, 0, 11, 0</column>
<column name="cmprpop_local_1_V_reg_1228">11, 0, 11, 0</column>
<column name="cmprpop_local_2_V_1_fu_142">11, 0, 11, 0</column>
<column name="cmprpop_local_2_V_reg_1233">11, 0, 11, 0</column>
<column name="cmprpop_local_3_V_1_fu_146">11, 0, 11, 0</column>
<column name="cmprpop_local_3_V_reg_1238">11, 0, 11, 0</column>
<column name="cmprpop_local_4_V_1_fu_150">11, 0, 11, 0</column>
<column name="cmprpop_local_4_V_reg_1243">11, 0, 11, 0</column>
<column name="cmprpop_local_5_V_1_fu_154">11, 0, 11, 0</column>
<column name="cmprpop_local_5_V_reg_1248">11, 0, 11, 0</column>
<column name="cmprpop_local_6_V_1_fu_158">11, 0, 11, 0</column>
<column name="cmprpop_local_6_V_reg_1253">11, 0, 11, 0</column>
<column name="cmprpop_local_7_V_1_fu_162">11, 0, 11, 0</column>
<column name="cmprpop_local_7_V_reg_1258">11, 0, 11, 0</column>
<column name="cmprpop_local_8_V_1_fu_166">11, 0, 11, 0</column>
<column name="cmprpop_local_8_V_reg_1263">11, 0, 11, 0</column>
<column name="cmprpop_local_9_V_1_fu_170">11, 0, 11, 0</column>
<column name="cmprpop_local_9_V_reg_1268">11, 0, 11, 0</column>
<column name="grp_data_read_1_fu_266_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dataflow_parent_loop_proc_fu_222_ap_start_reg">1, 0, 1, 0</column>
<column name="input_V1_reg_964">58, 0, 58, 0</column>
<column name="output_V3_reg_959">58, 0, 58, 0</column>
<column name="shl_ln_reg_1138">2, 0, 6, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, tancalc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, tancalc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, tancalc, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
</table>
</item>
</section>
</profile>
