[2025-09-17 13:10:14] START suite=qualcomm_srv trace=srv487_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv487_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2625115 heartbeat IPC: 3.809 cumulative IPC: 3.809 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5060291 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5060291 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5060292 heartbeat IPC: 4.106 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13834568 heartbeat IPC: 1.14 cumulative IPC: 1.14 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22513928 heartbeat IPC: 1.152 cumulative IPC: 1.146 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31167496 heartbeat IPC: 1.156 cumulative IPC: 1.149 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39994349 heartbeat IPC: 1.133 cumulative IPC: 1.145 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 48688246 heartbeat IPC: 1.15 cumulative IPC: 1.146 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 57390954 heartbeat IPC: 1.149 cumulative IPC: 1.147 (Simulation time: 00 hr 07 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv487_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 66116527 heartbeat IPC: 1.146 cumulative IPC: 1.146 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 74762147 heartbeat IPC: 1.157 cumulative IPC: 1.148 (Simulation time: 00 hr 09 min 51 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 83524490 heartbeat IPC: 1.141 cumulative IPC: 1.147 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 87152755 cumulative IPC: 1.147 (Simulation time: 00 hr 12 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 87152755 cumulative IPC: 1.147 (Simulation time: 00 hr 12 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv487_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.147 instructions: 100000000 cycles: 87152755
CPU 0 Branch Prediction Accuracy: 92.59% MPKI: 13.31 Average ROB Occupancy at Mispredict: 28.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1205
BRANCH_INDIRECT: 0.3638
BRANCH_CONDITIONAL: 11.44
BRANCH_DIRECT_CALL: 0.4544
BRANCH_INDIRECT_CALL: 0.5253
BRANCH_RETURN: 0.4047


====Backend Stall Breakdown====
ROB_STALL: 26518
LQ_STALL: 0
SQ_STALL: 296512


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 45.514286
REPLAY_LOAD: 22
NON_REPLAY_LOAD: 5.582007

== Total ==
ADDR_TRANS: 1593
REPLAY_LOAD: 1782
NON_REPLAY_LOAD: 23143

== Counts ==
ADDR_TRANS: 35
REPLAY_LOAD: 81
NON_REPLAY_LOAD: 4146

cpu0->cpu0_STLB TOTAL        ACCESS:    2052658 HIT:    2039331 MISS:      13327 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2052658 HIT:    2039331 MISS:      13327 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 70.53 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9627347 HIT:    8524523 MISS:    1102824 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7854088 HIT:    6854650 MISS:     999438 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596082 HIT:     513281 MISS:      82801 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1155120 HIT:    1143730 MISS:      11390 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22057 HIT:      12862 MISS:       9195 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15251164 HIT:    7783603 MISS:    7467561 MSHR_MERGE:    1788536
cpu0->cpu0_L1I LOAD         ACCESS:   15251164 HIT:    7783603 MISS:    7467561 MSHR_MERGE:    1788536
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29788010 HIT:   25316071 MISS:    4471939 MSHR_MERGE:    1678729
cpu0->cpu0_L1D LOAD         ACCESS:   16571873 HIT:   13918359 MISS:    2653514 MSHR_MERGE:     478443
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13189244 HIT:   11393008 MISS:    1796236 MSHR_MERGE:    1200154
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26893 HIT:       4704 MISS:      22189 MSHR_MERGE:        132
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12502402 HIT:   10403939 MISS:    2098463 MSHR_MERGE:    1052285
cpu0->cpu0_ITLB LOAD         ACCESS:   12502402 HIT:   10403939 MISS:    2098463 MSHR_MERGE:    1052285
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.274 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28350288 HIT:   27002133 MISS:    1348155 MSHR_MERGE:     341675
cpu0->cpu0_DTLB LOAD         ACCESS:   28350288 HIT:   27002133 MISS:    1348155 MSHR_MERGE:     341675
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.634 cycles
cpu0->LLC TOTAL        ACCESS:    1252981 HIT:    1234546 MISS:      18435 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     999438 HIT:     985414 MISS:      14024 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      82801 HIT:      80597 MISS:       2204 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     161547 HIT:     161508 MISS:         39 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9195 HIT:       7027 MISS:       2168 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:      18395
  AVG DBUS CONGESTED CYCLE: 3.076
Channel 0 WQ ROW_BUFFER_HIT:         22
  ROW_BUFFER_MISS:        967
  FULL:          0
Channel 0 REFRESHES ISSUED:       7263

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       502326       546790       102203         1684
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           54         2584          756          120
  STLB miss resolved @ L2C                0         2040         2801         1157          116
  STLB miss resolved @ LLC                0          585         1527         3043          517
  STLB miss resolved @ MEM                0            0          550         1791          920

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             178243        55018      1387444       149367           46
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1220          462            2
  STLB miss resolved @ L2C                0         1288         7977         1407            3
  STLB miss resolved @ LLC                0          140         2551          790           10
  STLB miss resolved @ MEM                0            0           50           80           18
[2025-09-17 13:22:26] END   suite=qualcomm_srv trace=srv487_ap (rc=0)
