

================================================================
== Vitis HLS Report for 'broadcast'
================================================================
* Date:           Mon Feb  3 14:21:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.815 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48  |broadcast_Pipeline_VITIS_LOOP_88_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        5|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      116|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|      200|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+
    |grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48  |broadcast_Pipeline_VITIS_LOOP_88_1  |        0|   0|  5|  80|    0|
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+
    |Total                                         |                                    |        0|   0|  5|  80|    0|
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |e_p_strm_blk_n  |   9|          2|    1|          2|
    |e_p_strm_din    |   9|          2|    1|          2|
    |e_p_strm_write  |   9|          2|    1|          2|
    |e_strm_blk_n    |   9|          2|    1|          2|
    |e_strm_read     |   9|          2|    1|          2|
    |e_v_strm_blk_n  |   9|          2|    1|          2|
    |e_v_strm_din    |   9|          2|    1|          2|
    |e_v_strm_write  |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 116|         25|   11|         25|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |e_reg_59                                                   |  1|   0|    1|          0|
    |grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                             |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  8|   0|    8|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|e_strm_dout              |   in|    1|     ap_fifo|        e_strm|       pointer|
|e_strm_empty_n           |   in|    1|     ap_fifo|        e_strm|       pointer|
|e_strm_read              |  out|    1|     ap_fifo|        e_strm|       pointer|
|e_v_strm_din             |  out|    1|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_num_data_valid  |   in|    4|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_fifo_cap        |   in|    4|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_full_n          |   in|    1|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_write           |  out|    1|     ap_fifo|      e_v_strm|       pointer|
|e_p_strm_din             |  out|    1|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_num_data_valid  |   in|    6|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_fifo_cap        |   in|    6|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_full_n          |   in|    1|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_write           |  out|    1|     ap_fifo|      e_p_strm|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

