// Seed: 1912108404
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_12;
  if (id_8) wire id_13, id_14;
  assign id_12 = -1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    id_11,
    output uwire id_6,
    output tri0 id_7,
    id_12,
    input wor id_8,
    input tri id_9
);
  supply1 id_13, id_14, id_15, id_16 = -1, id_17;
  always begin : LABEL_0
    id_11 <= 1'h0;
  end
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_16,
      id_15,
      id_14,
      id_13,
      id_17,
      id_16,
      id_17
  );
endmodule
