#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 23 21:35:33 2025
# Process ID: 13680
# Current directory: E:/vivado files/I_CHIP_2024/microblaze_ip_interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21032 E:\vivado files\I_CHIP_2024\microblaze_ip_interface\soc.xpr
# Log file: E:/vivado files/I_CHIP_2024/microblaze_ip_interface/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/microblaze_ip_interface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/I_CHIP_2024/manufactured_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 904.715 ; gain = 248.121
update_compile_order -fileset sources_1
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:hardware_accelerator:1.0 - hardware_accelerator_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /hardware_accelerator_0/M_AXI_ACLK_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /hardware_accelerator_0/S_AXI_ACLK_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /hardware_accelerator_0/M_AXI_ARESETN_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /hardware_accelerator_0/S_AXI_ARESETN_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(intr) and /microblaze_0/Interrupt(undef)
Successfully read diagram <soc> from BD file <E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.328 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets hardware_accelerator_0_convolution_interrupt_0]
delete_bd_objs [get_bd_nets hardware_accelerator_0_multiplication_interrupt_0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins hardware_accelerator_0/convolution_interrupt_0]
connect_bd_net [get_bd_pins hardware_accelerator_0/multiplication_interrupt_0] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_ports convolution_interrupt_0] [get_bd_pins hardware_accelerator_0/convolution_interrupt_0]
connect_bd_net [get_bd_ports multiplication_interrupt_0] [get_bd_pins hardware_accelerator_0/multiplication_interrupt_0]
save_bd_design
Wrote  : <E:\vivado files\I_CHIP_2024\microblaze_ip_interface\soc.srcs\sources_1\bd\soc\soc.bd> 
Wrote  : <E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ui/bd_e0923ae7.ui> 
regenerate_bd_layout
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports multiplication_interrupt_0] [get_bd_pins hardware_accelerator_0/multiplication_interrupt_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports convolution_interrupt_0] [get_bd_pins hardware_accelerator_0/convolution_interrupt_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins hardware_accelerator_0/multiplication_interrupt_0] [get_bd_pins xlconcat_0/In1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins hardware_accelerator_0/convolution_interrupt_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets hardware_accelerator_0_multiplication_interrupt_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets hardware_accelerator_0_convolution_interrupt_0]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
save_bd_design
Wrote  : <E:\vivado files\I_CHIP_2024\microblaze_ip_interface\soc.srcs\sources_1\bd\soc\soc.bd> 
Wrote  : <E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ui/bd_e0923ae7.ui> 
generate_target Simulation [get_files {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/vivado'
WARNING: [Vivado 12-818] No files matched 'files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd'
export_ip_user_files -of_objects [get_files {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/vivado'
WARNING: [Vivado 12-818] No files matched 'files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd'
export_simulation -of_objects [get_files {{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}}] -directory {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/sim_scripts} -ip_user_files_dir {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files} -ipstatic_source_dir {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.cache/compile_simlib/modelsim} {questa=E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.cache/compile_simlib/questa} {riviera=E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.cache/compile_simlib/riviera} {activehdl=E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-927] Following properties on pin /hardware_accelerator_0/ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=soc_clk_wiz_1_2_clk_out1 
Wrote  : <E:\vivado files\I_CHIP_2024\microblaze_ip_interface\soc.srcs\sources_1\bd\soc\soc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/sim/soc.v
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hdl/soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hardware_accelerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hw_handoff/soc.hwh
Generated Block Design Tcl file E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hw_handoff/soc_bd.tcl
Generated Hardware Definition File E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.hwdef
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1511.328 ; gain = 0.000
run 2000 s
 M: 3
3WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:01:09 ; elapsed = 00:03:16 . Memory (MB): peak = 1511.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1740.711 ; gain = 229.383
run 2000 s
2_Crun: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1740.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1740.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1740.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1740.711 ; gain = 0.000
run 2000 s
Corun: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.711 ; gain = 0.000
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_nets hardware_accelerator_0_convolution_interrupt_0]
delete_bd_objs [get_bd_nets hardware_accelerator_0_multiplication_interrupt_0]
connect_bd_net [get_bd_pins hardware_accelerator_0/convolution_interrupt_0] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins hardware_accelerator_0/multiplication_interrupt_0] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_ports convolution_interrupt_0] [get_bd_pins hardware_accelerator_0/convolution_interrupt_0]
connect_bd_net [get_bd_ports multiplication_interrupt_0] [get_bd_pins hardware_accelerator_0/multiplication_interrupt_0]
save_bd_design
Wrote  : <E:\vivado files\I_CHIP_2024\microblaze_ip_interface\soc.srcs\sources_1\bd\soc\soc.bd> 
Wrote  : <E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ui/bd_e0923ae7.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-927] Following properties on pin /hardware_accelerator_0/ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=soc_clk_wiz_1_2_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1740.711 ; gain = 0.000
regenerate_bd_layout
make_wrapper -files [get_files {{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}}] -top
INFO: [BD 41-1662] The design 'soc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\vivado files\I_CHIP_2024\microblaze_ip_interface\soc.srcs\sources_1\bd\soc\soc.bd> 
Wrote  : <E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ui/bd_e0923ae7.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/sim/soc.v
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hdl/soc_wrapper.v
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/imports/hdl/soc_wrapper.v'
import_files -force -norecurse {{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hdl/soc_wrapper.v}}
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'soc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ui/bd_e0923ae7.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/sim/soc.v
VHDL Output written to : E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hdl/soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hardware_accelerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hw_handoff/soc.hwh
Generated Block Design Tcl file E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hw_handoff/soc_bd.tcl
Generated Hardware Definition File E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.hwdef
[Fri May 23 22:29:59 2025] Launched synth_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 23 22:43:01 2025] Launched impl_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to reset run step route_design

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_clk_wiz_1_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_clk_wiz_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_xbar_12/sim/soc_xbar_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_xbar_12
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_systolic_array_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_systolic_array_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_axi_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_axi_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_input_mem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_input_mem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_output_mem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_output_mem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_vir_input_mem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_vir_input_mem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_weight_mem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_weight_mem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_and_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_and_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_axi_master_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_axi_master_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_adder
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module fpu_multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-311] analyzing module leftshifted
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/systolic_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/input_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/output_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/vir_input_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vir_input_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/weight_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/axi-master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/axi-master.v:552]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/sim/hardware_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ipshared/e5fb/src/hardware_accelerator_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_accelerator_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_hardware_accelerator_0_6/sim/soc_hardware_accelerator_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_hardware_accelerator_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_xbar_26/sim/soc_xbar_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_xbar_26
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_axi_bram_ctrl_0_bram_7/sim/soc_axi_bram_ctrl_0_bram_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_bram_ctrl_0_bram_7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_xlconcat_0_0/sim/soc_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/ip/soc_lmb_bram_2/sim/soc_lmb_bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lmb_bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1ER5PWT
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_V6Q5A7
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1C9G52Y
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_TTL1PK
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_4I3QES
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_QCWR2N
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OC81Z9
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_8VJLG7
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1CQYKG
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-311] analyzing module soc_axi_mem_intercon_6
INFO: [VRFC 10-311] analyzing module soc_microblaze_0_axi_periph_14
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/imports/hdl/soc_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sim_1/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1740.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package ieee.math_real
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_lite [\axi_lite(c_s_axi_addr_width=17,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=32...]
Compiling architecture soc_axi_bram_ctrl_0_8_arch of entity xil_defaultlib.soc_axi_bram_ctrl_0_8 [soc_axi_bram_ctrl_0_8_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.soc_axi_bram_ctrl_0_bram_7
Compiling architecture imp of entity axi_intc_v4_1_12.intc_core [\intc_core(c_family="zynquplus",...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_12.axi_intc [\axi_intc(c_family="zynquplus",c...]
Compiling architecture soc_axi_intc_0_1_arch of entity xil_defaultlib.soc_axi_intc_0_1 [soc_axi_intc_0_1_default]
Compiling module xil_defaultlib.m00_couplers_imp_V6Q5A7
Compiling module xil_defaultlib.m01_couplers_imp_1C9G52Y
Compiling module xil_defaultlib.m02_couplers_imp_4I3QES
Compiling module xil_defaultlib.s00_couplers_imp_1OC81Z9
Compiling module xil_defaultlib.s01_couplers_imp_1CQYKG
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar_sa...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.soc_xbar_12
Compiling module xil_defaultlib.soc_axi_mem_intercon_6
Compiling architecture rtl of entity axi_uartlite_v2_0_22.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_rx [\uartlite_rx(c_family="zynquplus...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_tx [\uartlite_tx(c_family="zynquplus...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_core [\uartlite_core(c_family="zynqupl...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.axi_uartlite [\axi_uartlite(c_family="zynquplu...]
Compiling architecture soc_axi_uartlite_0_4_arch of entity xil_defaultlib.soc_axi_uartlite_0_4 [soc_axi_uartlite_0_4_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.soc_clk_wiz_1_2_clk_wiz
Compiling module xil_defaultlib.soc_clk_wiz_1_2
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.hardware_accelerator_and_gate_0_...
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.hardware_accelerator_axi_master_...
Compiling module xil_defaultlib.axi_slave_default
Compiling module xil_defaultlib.hardware_accelerator_axi_slave_0...
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hardware_accelerator_controller_...
Compiling module xil_defaultlib.input_mem
Compiling module xil_defaultlib.hardware_accelerator_input_mem_0...
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.hardware_accelerator_mux_0_0
Compiling module xil_defaultlib.hardware_accelerator_mux_1_0
Compiling module xil_defaultlib.output_mem
Compiling module xil_defaultlib.hardware_accelerator_output_mem_...
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.leftshifted
Compiling module xil_defaultlib.fpu_adder
Compiling module xil_defaultlib.fpu_multiplier
Compiling module xil_defaultlib.processing_element
Compiling module xil_defaultlib.systolic_array_default
Compiling module xil_defaultlib.hardware_accelerator_systolic_ar...
Compiling module xil_defaultlib.vir_input_mem
Compiling module xil_defaultlib.hardware_accelerator_vir_input_m...
Compiling module xil_defaultlib.weight_mem
Compiling module xil_defaultlib.hardware_accelerator_weight_mem_...
Compiling module xil_defaultlib.hardware_accelerator
Compiling module xil_defaultlib.hardware_accelerator_wrapper
Compiling module xil_defaultlib.soc_hardware_accelerator_0_6
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynquplus",c_bsca...]
Compiling architecture soc_mdm_1_2_arch of entity xil_defaultlib.soc_mdm_1_2 [soc_mdm_1_2_default]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynquplus)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynquplus,c_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynquplus,c_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynquplus,c_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynquplus,c_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynquplus,c_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynquplus,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynquplus,c...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynquplus,...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynquplus,init...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynquplus,init...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynquplus)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynqupl...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynquplus)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynquplus)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynquplus,init...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynquplus,init...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynquplus,init...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynquplus)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynquplus,init...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynquplus)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynquplus)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynquplus)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynquplus,in...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynquplus,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynquplus,in...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynquplus,c_al...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynquplus,init...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynquplus,init...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynquplus)...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynquplus,c_al...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynquplus,c...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynquplus,in...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynquplus,c_al...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynquplus,in...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynquplus)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture soc_microblaze_0_1_arch of entity xil_defaultlib.soc_microblaze_0_1 [soc_microblaze_0_1_default]
Compiling module xil_defaultlib.m00_couplers_imp_1ER5PWT
Compiling module xil_defaultlib.m01_couplers_imp_TTL1PK
Compiling module xil_defaultlib.s00_couplers_imp_8VJLG7
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar_sa...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.soc_xbar_26
Compiling module xil_defaultlib.soc_microblaze_0_axi_periph_14
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynquplus,c_ba...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture soc_dlmb_bram_if_cntlr_2_arch of entity xil_defaultlib.soc_dlmb_bram_if_cntlr_2 [soc_dlmb_bram_if_cntlr_2_default]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture soc_dlmb_v10_2_arch of entity xil_defaultlib.soc_dlmb_v10_2 [soc_dlmb_v10_2_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynquplus,c_ba...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture soc_ilmb_bram_if_cntlr_2_arch of entity xil_defaultlib.soc_ilmb_bram_if_cntlr_2 [soc_ilmb_bram_if_cntlr_2_default]
Compiling architecture soc_ilmb_v10_2_arch of entity xil_defaultlib.soc_ilmb_v10_2 [soc_ilmb_v10_2_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.soc_lmb_bram_2
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_QC...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture soc_rst_clk_wiz_1_100m_2_arch of entity xil_defaultlib.soc_rst_clk_wiz_1_100M_2 [soc_rst_clk_wiz_1_100m_2_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.soc_xlconcat_0_0
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_wrapper
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/vivado -notrace
couldn't read file "E:/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri May 23 23:34:02 2025...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1740.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.891 ; gain = 361.180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:58 . Memory (MB): peak = 2101.891 ; gain = 361.180
run 2000 s
Multiplication_Interrupt setup failed

run: Time (s): cpu = 00:02:04 ; elapsed = 00:07:23 . Memory (MB): peak = 2101.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2231.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2664.430 ; gain = 433.367
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2664.430 ; gain = 433.367
run 2000 s
1ConvWARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/proc_sys_reset_v5_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2664.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.430 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2664.430 ; gain = 0.000
run 2000 s
Convolution_output_matrix
      1090519040      1098907648      1107296256
      1090519040      1098907648      1107296256
run: Time (s): cpu = 00:03:16 ; elapsed = 00:10:49 . Memory (MB): peak = 2664.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2664.430 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'soc_tb'...
Generating merged BMM file for the design top 'soc_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
"xvhdl --incr --relax -prj soc_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01330e21170043e69db0750404258fd6 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2714]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.ip_user_files/bd/soc/sim/soc.v:2718]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -protoinst "protoinst_files/hardware_accelerator.protoinst" -protoinst "protoinst_files/soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_accelerator.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i/hardware_accelerator_0/inst/hardware_accelerator_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//hardware_accelerator_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /soc_tb/uut/soc_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module soc_tb.uut.soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module soc_tb.uut.soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2664.430 ; gain = 0.000
run 2000 s
Convolution_output_matrix
      1090519040      1098907648      1107296256
      1090519040      1098907648      1107296256
Multiplication_output_matrix
      1118437376      1118437376      1118437376
      1118437376      1118437376      1118437376
      1118437376      1118437376      1118437376
Matrix_convolution and matrix_multiplication implemented correctly using SYSTOLIC ARRAY architecture along with interrupt setup and handlingrun: Time (s): cpu = 00:04:15 ; elapsed = 00:39:33 . Memory (MB): peak = 2664.430 ; gain = 0.000
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
regenerate_bd_layout
save_bd_design
Wrote  : <E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ui/bd_e0923ae7.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2664.430 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 24 00:43:16 2025...
