# SKY130 Day 2: Good vs Bad Floorplan and Introduction to Library Cells

## Chip Floor Planning Considerations
### Utilization factor and aspect ratio

* Net list- A netlist basically defines the connectivty between all the components; example below:
<img width="1004" height="587" alt="image" src="https://github.com/user-attachments/assets/f6f2326a-e47a-479a-a269-988a0cdf1867" />

* When defining the deminions of the chip, we are mosltly dependent on the **logic gates.**
* Utilization Factor: **(Area Occupied by Netlist)/(Total Area of the Core)**
