# UW: EE 469
## Autumn 2017
System Verilog files for EE 469 lab assignments. _Copying these files for the purpose of completing similar assignments is cheating._