verilog xil_defaultlib "../../../bd/design_1/ip/design_1_compare_0_0/sim/design_1_compare_0_0.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_translater_0_0/sim/design_1_translater_0_0.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_counter_0_1/sim/design_1_counter_0_1.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clock_0_0/sim/design_1_clock_0_0.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_Rest_0_0/sim/design_1_Rest_0_0.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_translater_0_1/sim/design_1_translater_0_1.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pai_1_0/sim/design_1_pai_1_0.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_FenPin_0_1/sim/design_1_FenPin_0_1.v" --include "../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib "glbl.v"
nosort
