{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 15:03:56 2023 " "Info: Processing started: Sun Dec 24 15:03:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } } { "d:/great/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/great/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst\|x\[1\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg7 44.61 MHz 22.414 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.61 MHz between source register \"ir:inst\|x\[1\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 22.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.964 ns + Longest register memory " "Info: + Longest register to memory delay is 10.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[1\] 1 REG LCFF_X26_Y6_N5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.370 ns) 1.913 ns reg_group:inst5\|Mux3~0 2 COMB LCCOMB_X24_Y7_N20 1 " "Info: 2: + IC(1.543 ns) + CELL(0.370 ns) = 1.913 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'reg_group:inst5\|Mux3~0'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { ir:inst|x[1] reg_group:inst5|Mux3~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.206 ns) 3.551 ns reg_group:inst5\|Mux3~1 3 COMB LCCOMB_X27_Y5_N4 7 " "Info: 3: + IC(1.432 ns) + CELL(0.206 ns) = 3.551 ns; Loc. = LCCOMB_X27_Y5_N4; Fanout = 7; COMB Node = 'reg_group:inst5\|Mux3~1'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { reg_group:inst5|Mux3~0 reg_group:inst5|Mux3~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.596 ns) 5.604 ns au:inst6\|Add0~11 4 COMB LCCOMB_X24_Y6_N24 2 " "Info: 4: + IC(1.457 ns) + CELL(0.596 ns) = 5.604 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 2; COMB Node = 'au:inst6\|Add0~11'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { reg_group:inst5|Mux3~1 au:inst6|Add0~11 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.690 ns au:inst6\|Add0~13 5 COMB LCCOMB_X24_Y6_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.690 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 2; COMB Node = 'au:inst6\|Add0~13'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~11 au:inst6|Add0~13 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.776 ns au:inst6\|Add0~15 6 COMB LCCOMB_X24_Y6_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.776 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 1; COMB Node = 'au:inst6\|Add0~15'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~13 au:inst6|Add0~15 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.282 ns au:inst6\|Add0~16 7 COMB LCCOMB_X24_Y6_N30 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 6.282 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 1; COMB Node = 'au:inst6\|Add0~16'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~15 au:inst6|Add0~16 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.206 ns) 7.948 ns inst9\[7\]~5 8 COMB LCCOMB_X26_Y4_N30 1 " "Info: 8: + IC(1.460 ns) + CELL(0.206 ns) = 7.948 ns; Loc. = LCCOMB_X26_Y4_N30; Fanout = 1; COMB Node = 'inst9\[7\]~5'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { au:inst6|Add0~16 inst9[7]~5 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.519 ns inst9\[7\]~6 9 COMB LCCOMB_X26_Y4_N24 3 " "Info: 9: + IC(0.365 ns) + CELL(0.206 ns) = 8.519 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 3; COMB Node = 'inst9\[7\]~6'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { inst9[7]~5 inst9[7]~6 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.319 ns) 9.225 ns inst9\[7\]~22 10 COMB LCCOMB_X26_Y4_N16 2 " "Info: 10: + IC(0.387 ns) + CELL(0.319 ns) = 9.225 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 2; COMB Node = 'inst9\[7\]~22'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { inst9[7]~6 inst9[7]~22 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.128 ns) 10.964 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg7 11 MEM M4K_X23_Y5 1 " "Info: 11: + IC(1.611 ns) + CELL(0.128 ns) = 10.964 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { inst9[7]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "D:/Great/my_small_computer/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.709 ns ( 24.71 % ) " "Info: Total cell delay = 2.709 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.255 ns ( 75.29 % ) " "Info: Total interconnect delay = 8.255 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "10.964 ns" { ir:inst|x[1] reg_group:inst5|Mux3~0 reg_group:inst5|Mux3~1 au:inst6|Add0~11 au:inst6|Add0~13 au:inst6|Add0~15 au:inst6|Add0~16 inst9[7]~5 inst9[7]~6 inst9[7]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "10.964 ns" { ir:inst|x[1] {} reg_group:inst5|Mux3~0 {} reg_group:inst5|Mux3~1 {} au:inst6|Add0~11 {} au:inst6|Add0~13 {} au:inst6|Add0~15 {} au:inst6|Add0~16 {} inst9[7]~5 {} inst9[7]~6 {} inst9[7]~22 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.543ns 1.432ns 1.457ns 0.000ns 0.000ns 0.000ns 1.460ns 0.365ns 0.387ns 1.611ns } { 0.000ns 0.370ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.319ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.107 ns - Smallest " "Info: - Smallest clock skew is 0.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.834 ns) 2.843 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y5 1 " "Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.843 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "D:/Great/my_small_computer/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.03 % ) " "Info: Total cell delay = 1.934 ns ( 68.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 31.97 % ) " "Info: Total interconnect delay = 0.909 ns ( 31.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.736 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns ir:inst\|x\[1\] 3 REG LCFF_X26_Y6_N5 12 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_jf91.tdf" "" { Text "D:/Great/my_small_computer/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } } { "db/altsyncram_jf91.tdf" "" { Text "D:/Great/my_small_computer/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "10.964 ns" { ir:inst|x[1] reg_group:inst5|Mux3~0 reg_group:inst5|Mux3~1 au:inst6|Add0~11 au:inst6|Add0~13 au:inst6|Add0~15 au:inst6|Add0~16 inst9[7]~5 inst9[7]~6 inst9[7]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "10.964 ns" { ir:inst|x[1] {} reg_group:inst5|Mux3~0 {} reg_group:inst5|Mux3~1 {} au:inst6|Add0~11 {} au:inst6|Add0~13 {} au:inst6|Add0~15 {} au:inst6|Add0~16 {} inst9[7]~5 {} inst9[7]~6 {} inst9[7]~22 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.543ns 1.432ns 1.457ns 0.000ns 0.000ns 0.000ns 1.460ns 0.365ns 0.387ns 1.611ns } { 0.000ns 0.370ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.319ns 0.128ns } "" } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst5\|r2\[3\] INPUT\[3\] clk 10.301 ns register " "Info: tsu for register \"reg_group:inst5\|r2\[3\]\" (data pin = \"INPUT\[3\]\", clock pin = \"clk\") is 10.301 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.077 ns + Longest pin register " "Info: + Longest pin to register delay is 13.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns INPUT\[3\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'INPUT\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 480 848 1016 496 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.211 ns) + CELL(0.616 ns) 7.771 ns inst9\[3\]~14 2 COMB LCCOMB_X22_Y6_N16 1 " "Info: 2: + IC(6.211 ns) + CELL(0.616 ns) = 7.771 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 1; COMB Node = 'inst9\[3\]~14'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { INPUT[3] inst9[3]~14 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.366 ns) 9.555 ns inst9\[3\]~15 3 COMB LCCOMB_X25_Y5_N30 3 " "Info: 3: + IC(1.418 ns) + CELL(0.366 ns) = 9.555 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 3; COMB Node = 'inst9\[3\]~15'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { inst9[3]~14 inst9[3]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.366 ns) 11.106 ns mux2_1:inst7\|y\[3\]~12 4 COMB LCCOMB_X24_Y7_N14 4 " "Info: 4: + IC(1.185 ns) + CELL(0.366 ns) = 11.106 ns; Loc. = LCCOMB_X24_Y7_N14; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[3\]~12'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { inst9[3]~15 mux2_1:inst7|y[3]~12 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "D:/Great/mux2_1/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.460 ns) 13.077 ns reg_group:inst5\|r2\[3\] 5 REG LCFF_X26_Y6_N7 2 " "Info: 5: + IC(1.511 ns) + CELL(0.460 ns) = 13.077 ns; Loc. = LCFF_X26_Y6_N7; Fanout = 2; REG Node = 'reg_group:inst5\|r2\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.752 ns ( 21.04 % ) " "Info: Total cell delay = 2.752 ns ( 21.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.325 ns ( 78.96 % ) " "Info: Total interconnect delay = 10.325 ns ( 78.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "13.077 ns" { INPUT[3] inst9[3]~14 inst9[3]~15 mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "13.077 ns" { INPUT[3] {} INPUT[3]~combout {} inst9[3]~14 {} inst9[3]~15 {} mux2_1:inst7|y[3]~12 {} reg_group:inst5|r2[3] {} } { 0.000ns 0.000ns 6.211ns 1.418ns 1.185ns 1.511ns } { 0.000ns 0.944ns 0.616ns 0.366ns 0.366ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns reg_group:inst5\|r2\[3\] 3 REG LCFF_X26_Y6_N7 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X26_Y6_N7; Fanout = 2; REG Node = 'reg_group:inst5\|r2\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl reg_group:inst5|r2[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl reg_group:inst5|r2[3] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst5|r2[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "13.077 ns" { INPUT[3] inst9[3]~14 inst9[3]~15 mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "13.077 ns" { INPUT[3] {} INPUT[3]~combout {} inst9[3]~14 {} inst9[3]~15 {} mux2_1:inst7|y[3]~12 {} reg_group:inst5|r2[3] {} } { 0.000ns 0.000ns 6.211ns 1.418ns 1.185ns 1.511ns } { 0.000ns 0.944ns 0.616ns 0.366ns 0.366ns 0.460ns } "" } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl reg_group:inst5|r2[3] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst5|r2[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OUTPUT\[3\] ir:inst\|x\[2\] 17.032 ns register " "Info: tco from clock \"clk\" to destination pin \"OUTPUT\[3\]\" through register \"ir:inst\|x\[2\]\" is 17.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.748 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns ir:inst\|x\[2\] 3 REG LCFF_X25_Y5_N3 16 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 16; REG Node = 'ir:inst\|x\[2\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.980 ns + Longest register pin " "Info: + Longest register to pin delay is 13.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[2\] 1 REG LCFF_X25_Y5_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 16; REG Node = 'ir:inst\|x\[2\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.650 ns) 1.474 ns reg_group:inst5\|Mux14~0 2 COMB LCCOMB_X25_Y5_N26 1 " "Info: 2: + IC(0.824 ns) + CELL(0.650 ns) = 1.474 ns; Loc. = LCCOMB_X25_Y5_N26; Fanout = 1; COMB Node = 'reg_group:inst5\|Mux14~0'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { ir:inst|x[2] reg_group:inst5|Mux14~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 2.749 ns reg_group:inst5\|Mux14~1 3 COMB LCCOMB_X26_Y4_N26 5 " "Info: 3: + IC(1.069 ns) + CELL(0.206 ns) = 2.749 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 5; COMB Node = 'reg_group:inst5\|Mux14~1'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.621 ns) 4.870 ns au:inst6\|Add0~5 4 COMB LCCOMB_X24_Y6_N18 2 " "Info: 4: + IC(1.500 ns) + CELL(0.621 ns) = 4.870 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'au:inst6\|Add0~5'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { reg_group:inst5|Mux14~1 au:inst6|Add0~5 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.956 ns au:inst6\|Add0~7 5 COMB LCCOMB_X24_Y6_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.956 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 2; COMB Node = 'au:inst6\|Add0~7'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~5 au:inst6|Add0~7 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.462 ns au:inst6\|Add0~8 6 COMB LCCOMB_X24_Y6_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.462 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 1; COMB Node = 'au:inst6\|Add0~8'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~7 au:inst6|Add0~8 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.206 ns) 7.113 ns au:inst6\|Add0~21 7 COMB LCCOMB_X25_Y5_N22 1 " "Info: 7: + IC(1.445 ns) + CELL(0.206 ns) = 7.113 ns; Loc. = LCCOMB_X25_Y5_N22; Fanout = 1; COMB Node = 'au:inst6\|Add0~21'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { au:inst6|Add0~8 au:inst6|Add0~21 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 7.680 ns au:inst6\|t\[3\]~40 8 COMB LCCOMB_X25_Y5_N12 1 " "Info: 8: + IC(0.361 ns) + CELL(0.206 ns) = 7.680 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 1; COMB Node = 'au:inst6\|t\[3\]~40'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { au:inst6|Add0~21 au:inst6|t[3]~40 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.251 ns inst9\[3\]~15 9 COMB LCCOMB_X25_Y5_N30 3 " "Info: 9: + IC(0.365 ns) + CELL(0.206 ns) = 8.251 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 3; COMB Node = 'inst9\[3\]~15'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { au:inst6|t[3]~40 inst9[3]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(3.236 ns) 13.980 ns OUTPUT\[3\] 10 PIN PIN_112 0 " "Info: 10: + IC(2.493 ns) + CELL(3.236 ns) = 13.980 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'OUTPUT\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { inst9[3]~15 OUTPUT[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 576 1112 1288 592 "OUTPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.923 ns ( 42.37 % ) " "Info: Total cell delay = 5.923 ns ( 42.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.057 ns ( 57.63 % ) " "Info: Total interconnect delay = 8.057 ns ( 57.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "13.980 ns" { ir:inst|x[2] reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 au:inst6|Add0~5 au:inst6|Add0~7 au:inst6|Add0~8 au:inst6|Add0~21 au:inst6|t[3]~40 inst9[3]~15 OUTPUT[3] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "13.980 ns" { ir:inst|x[2] {} reg_group:inst5|Mux14~0 {} reg_group:inst5|Mux14~1 {} au:inst6|Add0~5 {} au:inst6|Add0~7 {} au:inst6|Add0~8 {} au:inst6|Add0~21 {} au:inst6|t[3]~40 {} inst9[3]~15 {} OUTPUT[3] {} } { 0.000ns 0.824ns 1.069ns 1.500ns 0.000ns 0.000ns 1.445ns 0.361ns 0.365ns 2.493ns } { 0.000ns 0.650ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "13.980 ns" { ir:inst|x[2] reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 au:inst6|Add0~5 au:inst6|Add0~7 au:inst6|Add0~8 au:inst6|Add0~21 au:inst6|t[3]~40 inst9[3]~15 OUTPUT[3] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "13.980 ns" { ir:inst|x[2] {} reg_group:inst5|Mux14~0 {} reg_group:inst5|Mux14~1 {} au:inst6|Add0~5 {} au:inst6|Add0~7 {} au:inst6|Add0~8 {} au:inst6|Add0~21 {} au:inst6|t[3]~40 {} inst9[3]~15 {} OUTPUT[3] {} } { 0.000ns 0.824ns 1.069ns 1.500ns 0.000ns 0.000ns 1.445ns 0.361ns 0.365ns 2.493ns } { 0.000ns 0.650ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INPUT\[3\] OUTPUT\[3\] 15.284 ns Longest " "Info: Longest tpd from source pin \"INPUT\[3\]\" to destination pin \"OUTPUT\[3\]\" is 15.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns INPUT\[3\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'INPUT\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 480 848 1016 496 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.211 ns) + CELL(0.616 ns) 7.771 ns inst9\[3\]~14 2 COMB LCCOMB_X22_Y6_N16 1 " "Info: 2: + IC(6.211 ns) + CELL(0.616 ns) = 7.771 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 1; COMB Node = 'inst9\[3\]~14'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { INPUT[3] inst9[3]~14 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.366 ns) 9.555 ns inst9\[3\]~15 3 COMB LCCOMB_X25_Y5_N30 3 " "Info: 3: + IC(1.418 ns) + CELL(0.366 ns) = 9.555 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 3; COMB Node = 'inst9\[3\]~15'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { inst9[3]~14 inst9[3]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(3.236 ns) 15.284 ns OUTPUT\[3\] 4 PIN PIN_112 0 " "Info: 4: + IC(2.493 ns) + CELL(3.236 ns) = 15.284 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'OUTPUT\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { inst9[3]~15 OUTPUT[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 576 1112 1288 592 "OUTPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.162 ns ( 33.77 % ) " "Info: Total cell delay = 5.162 ns ( 33.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.122 ns ( 66.23 % ) " "Info: Total interconnect delay = 10.122 ns ( 66.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "15.284 ns" { INPUT[3] inst9[3]~14 inst9[3]~15 OUTPUT[3] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "15.284 ns" { INPUT[3] {} INPUT[3]~combout {} inst9[3]~14 {} inst9[3]~15 {} OUTPUT[3] {} } { 0.000ns 0.000ns 6.211ns 1.418ns 2.493ns } { 0.000ns 0.944ns 0.616ns 0.366ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst\|x\[2\] INPUT\[2\] clk -6.613 ns register " "Info: th for register \"ir:inst\|x\[2\]\" (data pin = \"INPUT\[2\]\", clock pin = \"clk\") is -6.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns ir:inst\|x\[2\] 3 REG LCFF_X25_Y5_N3 16 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 16; REG Node = 'ir:inst\|x\[2\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.667 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns INPUT\[2\] 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'INPUT\[2\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[2] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 480 848 1016 496 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.160 ns) + CELL(0.206 ns) 7.310 ns inst9\[2\]~16 2 COMB LCCOMB_X22_Y6_N26 1 " "Info: 2: + IC(6.160 ns) + CELL(0.206 ns) = 7.310 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 1; COMB Node = 'inst9\[2\]~16'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { INPUT[2] inst9[2]~16 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.206 ns) 8.982 ns inst9\[2\]~17 3 COMB LCCOMB_X25_Y5_N18 3 " "Info: 3: + IC(1.466 ns) + CELL(0.206 ns) = 8.982 ns; Loc. = LCCOMB_X25_Y5_N18; Fanout = 3; COMB Node = 'inst9\[2\]~17'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { inst9[2]~16 inst9[2]~17 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 9.559 ns inst9\[2\]~28 4 COMB LCCOMB_X25_Y5_N2 2 " "Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 9.559 ns; Loc. = LCCOMB_X25_Y5_N2; Fanout = 2; COMB Node = 'inst9\[2\]~28'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst9[2]~17 inst9[2]~28 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.667 ns ir:inst\|x\[2\] 5 REG LCFF_X25_Y5_N3 16 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.667 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 16; REG Node = 'ir:inst\|x\[2\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst9[2]~28 ir:inst|x[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/Great/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 17.28 % ) " "Info: Total cell delay = 1.670 ns ( 17.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.997 ns ( 82.72 % ) " "Info: Total interconnect delay = 7.997 ns ( 82.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "9.667 ns" { INPUT[2] inst9[2]~16 inst9[2]~17 inst9[2]~28 ir:inst|x[2] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "9.667 ns" { INPUT[2] {} INPUT[2]~combout {} inst9[2]~16 {} inst9[2]~17 {} inst9[2]~28 {} ir:inst|x[2] {} } { 0.000ns 0.000ns 6.160ns 1.466ns 0.371ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "9.667 ns" { INPUT[2] inst9[2]~16 inst9[2]~17 inst9[2]~28 ir:inst|x[2] } "NODE_NAME" } } { "d:/great/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/great/quartus/bin/Technology_Viewer.qrui" "9.667 ns" { INPUT[2] {} INPUT[2]~combout {} inst9[2]~16 {} inst9[2]~17 {} inst9[2]~28 {} ir:inst|x[2] {} } { 0.000ns 0.000ns 6.160ns 1.466ns 0.371ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 15:03:56 2023 " "Info: Processing ended: Sun Dec 24 15:03:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
