<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/ixgbe/src/regs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>regs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-1f7d512b176f0f72.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Bold-124a1ca42af929b6.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-fbcde169c4acde5f.css" id="mainThemeStyle"><link rel="stylesheet" id="themeStyle" href="../../static.files/light-4743e13df3dfe8c4.css"><link rel="stylesheet" disabled href="../../static.files/dark-0e1b889528bd466b.css"><link rel="stylesheet" disabled href="../../static.files/ayu-65289d5d067c7c66.css"><script id="default-settings" ></script><script src="../../static.files/storage-d43fa987303ecbbb.js"></script><script defer src="../../static.files/source-script-ea63cb6500f71309.js"></script><script defer src="../../source-files.js"></script><script defer src="../../static.files/main-bc1b32400f872ddb.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><nav class="sub"><a class="sub-logo-container" href="../../ixgbe/index.html"><img class="rust-logo" src="../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-5ec35bf9ca753509.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
<a href="#504" id="504">504</a>
<a href="#505" id="505">505</a>
<a href="#506" id="506">506</a>
<a href="#507" id="507">507</a>
<a href="#508" id="508">508</a>
<a href="#509" id="509">509</a>
<a href="#510" id="510">510</a>
<a href="#511" id="511">511</a>
<a href="#512" id="512">512</a>
<a href="#513" id="513">513</a>
<a href="#514" id="514">514</a>
<a href="#515" id="515">515</a>
<a href="#516" id="516">516</a>
<a href="#517" id="517">517</a>
<a href="#518" id="518">518</a>
<a href="#519" id="519">519</a>
<a href="#520" id="520">520</a>
<a href="#521" id="521">521</a>
<a href="#522" id="522">522</a>
<a href="#523" id="523">523</a>
<a href="#524" id="524">524</a>
<a href="#525" id="525">525</a>
<a href="#526" id="526">526</a>
<a href="#527" id="527">527</a>
<a href="#528" id="528">528</a>
<a href="#529" id="529">529</a>
<a href="#530" id="530">530</a>
<a href="#531" id="531">531</a>
<a href="#532" id="532">532</a>
<a href="#533" id="533">533</a>
<a href="#534" id="534">534</a>
<a href="#535" id="535">535</a>
<a href="#536" id="536">536</a>
<a href="#537" id="537">537</a>
<a href="#538" id="538">538</a>
<a href="#539" id="539">539</a>
<a href="#540" id="540">540</a>
<a href="#541" id="541">541</a>
<a href="#542" id="542">542</a>
<a href="#543" id="543">543</a>
<a href="#544" id="544">544</a>
<a href="#545" id="545">545</a>
<a href="#546" id="546">546</a>
<a href="#547" id="547">547</a>
<a href="#548" id="548">548</a>
<a href="#549" id="549">549</a>
<a href="#550" id="550">550</a>
<a href="#551" id="551">551</a>
<a href="#552" id="552">552</a>
<a href="#553" id="553">553</a>
<a href="#554" id="554">554</a>
<a href="#555" id="555">555</a>
<a href="#556" id="556">556</a>
<a href="#557" id="557">557</a>
<a href="#558" id="558">558</a>
<a href="#559" id="559">559</a>
<a href="#560" id="560">560</a>
<a href="#561" id="561">561</a>
<a href="#562" id="562">562</a>
<a href="#563" id="563">563</a>
<a href="#564" id="564">564</a>
<a href="#565" id="565">565</a>
<a href="#566" id="566">566</a>
<a href="#567" id="567">567</a>
<a href="#568" id="568">568</a>
<a href="#569" id="569">569</a>
<a href="#570" id="570">570</a>
<a href="#571" id="571">571</a>
<a href="#572" id="572">572</a>
<a href="#573" id="573">573</a>
<a href="#574" id="574">574</a>
<a href="#575" id="575">575</a>
<a href="#576" id="576">576</a>
<a href="#577" id="577">577</a>
<a href="#578" id="578">578</a>
<a href="#579" id="579">579</a>
<a href="#580" id="580">580</a>
<a href="#581" id="581">581</a>
<a href="#582" id="582">582</a>
<a href="#583" id="583">583</a>
<a href="#584" id="584">584</a>
<a href="#585" id="585">585</a>
</pre><pre class="rust"><code><span class="doccomment">//! This file contains the structs that are used to access device registers and contains configuration values to write to registers.
//! 
//! The registers are divided into multiple structs because we need to separate out the 
//! receive and transmit queue registers and store them separately for virtualization. 
//! 
//! The 7 structs which cover the registers of the entire memory-mapped region are:
//! * `IntelIxgbeRegisters1`
//! * `IntelIxgbeRxRegisters1`
//! * `IntelIxgbeRegisters2`
//! * `IntelIxgbeTxRegisters`
//! * `IntelIxgbeMacRegisters`
//! * `IntelIxgbeRxRegisters2`
//! * `IntelIxgbeRegisters3`

</span><span class="kw">use </span>volatile::{Volatile, ReadOnly, WriteOnly};
<span class="kw">use </span>zerocopy::FromBytes;

<span class="doccomment">/// The layout in memory of the first set of general registers of the 82599 device.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>IntelIxgbeRegisters1 {
    <span class="doccomment">/// Device Control Register
    </span><span class="kw">pub </span>ctrl:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x0
    </span>_padding0:                          [u8; <span class="number">4</span>],                <span class="comment">// 0x4 - 0x7
    
    </span><span class="doccomment">/// Device Status Register
    </span><span class="kw">pub </span>status:                         ReadOnly&lt;u32&gt;,          <span class="comment">// 0x8
    </span>_padding1:                          [u8; <span class="number">12</span>],               <span class="comment">// 0xC - 0x17

    </span><span class="doccomment">/// Extended Device Control Register
    </span><span class="kw">pub </span>ctrl_ext:                       Volatile&lt;u32&gt;,          <span class="comment">// 0x18
    </span>_padding2:                          [u8; <span class="number">12</span>],               <span class="comment">// 0x1C - 0x27

    </span><span class="doccomment">/// I2C Control
    </span><span class="kw">pub </span>i2cctl:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x28
    </span>_padding3:                          [u8; <span class="number">2004</span>],             <span class="comment">// 0x2C - 0x7FF

    </span><span class="doccomment">/// Extended Interrupt Cause Register
    </span><span class="kw">pub </span>eicr:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x800
    </span>_padding4:                          [u8; <span class="number">4</span>],                <span class="comment">// 0x804 - 0x807

    </span><span class="doccomment">/// Extended Interrupt Cause Set Register
    </span><span class="kw">pub </span>eics:                           WriteOnly&lt;u32&gt;,         <span class="comment">// 0x808
    </span>_padding5:                          [u8; <span class="number">4</span>],                <span class="comment">// 0x80C - 0x80F

    </span><span class="doccomment">/// Extended Interrupt Auto Clear Register
    </span><span class="kw">pub </span>eiac:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x810; 
    </span>_padding6:                          [u8; <span class="number">12</span>],               <span class="comment">// 0x814 - 0x81F 
    
    </span><span class="doccomment">/// Extended Interrupt Throttle Registers
    </span><span class="kw">pub </span>eitr:                           [Volatile&lt;u32&gt;; <span class="number">24</span>],    <span class="comment">// 0x820 - 0x87F; 

    </span><span class="doccomment">/// Extended Interrupt Mask Set/ Read Register
    </span><span class="kw">pub </span>eims:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x880; 
    </span>_padding7:                          [u8; <span class="number">4</span>],                <span class="comment">// 0x884 - 0x887

    </span><span class="doccomment">/// Extended Interrupt Mask Clear Register
    </span><span class="kw">pub </span>eimc:                           WriteOnly&lt;u32&gt;,         <span class="comment">// 0x888; 
    </span>_padding8:                          [u8; <span class="number">4</span>],                <span class="comment">// 0x88C - 0x88F     

    </span><span class="doccomment">/// Extended Interrupt Auto Mask Enable Register
    </span><span class="kw">pub </span>eiam:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x890; 
    </span>_padding9:                          [u8; <span class="number">4</span>],                <span class="comment">// 0x894 - 0x897

    </span><span class="doccomment">/// General Purpose Interrupt Enable
    </span><span class="kw">pub </span>gpie:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x898; 
    </span>_padding10:                         [u8; <span class="number">100</span>],              <span class="comment">// 0x89C - 0x8FF

    </span><span class="doccomment">/// Interrupt Vector Allocation Registers
    </span><span class="kw">pub </span>ivar:                           [Volatile&lt;u32&gt;; <span class="number">64</span>],    <span class="comment">// 0x900 - 0x9FF  
    </span>_padding11:                         [u8; <span class="number">1536</span>],             <span class="comment">// 0xA00 - 0xFFF

</span>} <span class="comment">// 1 4KiB page

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;IntelIxgbeRegisters1&gt;() == <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the first set of receive queue registers of the 82599 device.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>IntelIxgbeRxRegisters1 {
    <span class="doccomment">/// First set of Rx Registers for 64 Rx Queues
    </span><span class="kw">pub </span>rx_regs1:                       [RegistersRx; <span class="number">64</span>],      <span class="comment">// 0x1000 - 0x1FFF

</span>} <span class="comment">// 1 4KiB page

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;IntelIxgbeRxRegisters1&gt;() == <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the second set of general registers of the 82599 device.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>IntelIxgbeRegisters2 {
    _padding1:                          [u8; <span class="number">3840</span>],             <span class="comment">// 0x2000 - 0x2EFF
    
    </span><span class="doccomment">/// Receive DMA Control Register
    </span><span class="kw">pub </span>rdrxctl:                        Volatile&lt;u32&gt;,          <span class="comment">// 0x2F00;
    </span>_padding2:                          [u8; <span class="number">252</span>],              <span class="comment">// 0x2F04 - 0x2FFF

    </span><span class="doccomment">/// Receive Control Register
    </span><span class="kw">pub </span>rxctrl:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x3000;
    </span>_padding3:                          [u8; <span class="number">508</span>],              <span class="comment">// 0x3004 - 0x31FF

    </span><span class="doccomment">/// Flow Control Transmit Timer Value
    </span><span class="kw">pub </span>fcttv:                          [Volatile&lt;u32&gt;;<span class="number">4</span>],      <span class="comment">// 0x3200 - 0x320F
    </span>_padding4:                          [u8; <span class="number">16</span>],               <span class="comment">// 0x3210 - 0x321F

    </span><span class="doccomment">/// Flow Control Receive Threshold Low
    </span><span class="kw">pub </span>fcrtl:                          [Volatile&lt;u32&gt;;<span class="number">8</span>],      <span class="comment">// 0x3220 - 0x323F
    </span>_padding5:                          [u8; <span class="number">32</span>],               <span class="comment">// 0x3240 - 0x325F 

    </span><span class="doccomment">/// Flow Control Receive Threshold High
    </span><span class="kw">pub </span>fcrth:                          [Volatile&lt;u32&gt;;<span class="number">8</span>],      <span class="comment">// 0x3260 - 0x327F
    </span>_padding6:                          [u8; <span class="number">32</span>],               <span class="comment">// 0x3280 - 0x329F

    </span><span class="doccomment">/// Flow Control Refresh Threshold Value
    </span><span class="kw">pub </span>fcrtv:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x32A0;
    </span>_padding7:                          [u8; <span class="number">2396</span>],             <span class="comment">// 0x32A4 - 0x3CFF

    </span><span class="doccomment">///Receive Packet Buffer Size
    </span><span class="kw">pub </span>rxpbsize:                       [Volatile&lt;u32&gt;;<span class="number">8</span>],      <span class="comment">// 0x3C00   
    </span>_padding8:                          [u8; <span class="number">224</span>],              <span class="comment">// 0x3C20 - 0x3CFF        

    </span><span class="doccomment">/// Flow Control Configuration
    </span><span class="kw">pub </span>fccfg:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x3D00;
    </span>_padding9:                          [u8; <span class="number">880</span>],              <span class="comment">// 0x3D04 - 0x4073

    </span><span class="doccomment">/// Good Packets Received Count
    </span><span class="kw">pub </span>gprc:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x4074
    </span>_padding10:                         [u8; <span class="number">8</span>],                <span class="comment">// 0x4078 - 0x407F

    </span><span class="doccomment">/// Good Packets Transmitted Count
    </span><span class="kw">pub </span>gptc:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x4080
    </span>_padding11:                         [u8; <span class="number">4</span>],                <span class="comment">// 0x4084 - 0x4087 

    </span><span class="doccomment">/// Good Octets Received Count Low
    </span><span class="kw">pub </span>gorcl:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x4088

    </span><span class="doccomment">/// Good Octets Received Count High
    </span><span class="kw">pub </span>gorch:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x408C
    
    </span><span class="doccomment">/// Good Octets Transmitted Count Low
    </span><span class="kw">pub </span>gotcl:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x4090

    </span><span class="doccomment">/// Good Octets Transmitted Count High
    </span><span class="kw">pub </span>gotch:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x4094
    </span>_padding12:                         [u8; <span class="number">424</span>],              <span class="comment">// 0x4098 - 0x423F

    </span><span class="doccomment">/// MAC Core Control 0 Register 
    </span><span class="kw">pub </span>hlreg0:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x4240;
    </span>_padding13:                         [u8; <span class="number">92</span>],               <span class="comment">// 0x4244 - 0x429F

    </span><span class="doccomment">/// Auto-Negotiation Control Register
    </span><span class="kw">pub </span>autoc:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x42A0;

    </span><span class="doccomment">/// Link Status Register
    </span><span class="kw">pub </span>links:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x42A4;

    </span><span class="doccomment">/// Auto-Negotiation Control 2 Register    
    </span><span class="kw">pub </span>autoc2:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x42A8;
    </span>_padding14:                         [u8; <span class="number">120</span>],              <span class="comment">// 0x42AC - 0x4323

    </span><span class="doccomment">/// Link Status Register 2
    </span><span class="kw">pub </span>links2:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x4324
    </span>_padding15:                         [u8; <span class="number">1496</span>],             <span class="comment">// 0x4328 - 0x48FF

    </span><span class="doccomment">/// DCB Transmit Descriptor Plane Control and Status
    </span><span class="kw">pub </span>rttdcs:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x4900;
    </span>_padding16:                         [u8; <span class="number">380</span>],              <span class="comment">// 0x4904 - 0x4A7F

    </span><span class="doccomment">/// DMA Tx Control
    </span><span class="kw">pub </span>dmatxctl:                       Volatile&lt;u32&gt;,          <span class="comment">// 0x4A80;
    </span>_padding17:                         [u8; <span class="number">4</span>],                <span class="comment">// 0x4A84 - 0x4A87
    
    </span><span class="doccomment">/// DMA Tx TCP Flags Control Low
    </span><span class="kw">pub </span>dtxtcpflgl:                     Volatile&lt;u32&gt;,          <span class="comment">// 0x4A88;
    
    </span><span class="doccomment">/// DMA Tx TCP Flags Control High
    </span><span class="kw">pub </span>dtxtcpflgh:                     Volatile&lt;u32&gt;,          <span class="comment">// 0x4A8C;
    </span>_padding18:                         [u8; <span class="number">1392</span>],             <span class="comment">// 0x4A90 - 0x4FFF

    </span><span class="doccomment">/// Receive Checksum Control
    </span><span class="kw">pub </span>rxcsum:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x5000
    </span>_padding19:                         [u8; <span class="number">124</span>],              <span class="comment">// 0x5004 - 0x507F

    </span><span class="doccomment">/// Filter Control Register
    </span><span class="kw">pub </span>fctrl:                          Volatile&lt;u32&gt;,          <span class="comment">// 0x5080;
    </span>_padding20:                         [u8; <span class="number">164</span>],              <span class="comment">// 0x5084 - 0x5127

    </span><span class="doccomment">/// EType Queue Filter
    </span><span class="kw">pub </span>etqf:                           [Volatile&lt;u32&gt;;<span class="number">8</span>],      <span class="comment">// 0x5128 - 0x5147;
    </span>_padding21:                         [u8; <span class="number">3768</span>],             <span class="comment">// 0x5148 - 0x5FFF
</span>} <span class="comment">// 4 4KiB page

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;IntelIxgbeRegisters2&gt;() == <span class="number">4 </span>* <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the transmit queue registers of the 82599 device.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>IntelIxgbeTxRegisters {
    <span class="doccomment">/// Set of registers for 128 transmit descriptor queues
    </span><span class="kw">pub </span>tx_regs:                        [RegistersTx; <span class="number">128</span>],     <span class="comment">// 0x6000 - 0x7FFF
</span>} <span class="comment">// 2 4KiB page

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;IntelIxgbeTxRegisters&gt;() == <span class="number">2 </span>* <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the set of registers containing the MAC address of the 82599 device.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>IntelIxgbeMacRegisters {
    _padding1:                          [u8; <span class="number">256</span>],              <span class="comment">// 0x8000 - 0x80FF
    </span><span class="doccomment">/// DMA Tx TCP Max Allow Size Requests
    </span><span class="kw">pub </span>dtxmxszrq:                      Volatile&lt;u32&gt;,          <span class="comment">// 0X8100
    </span>_padding2:                          [u8; <span class="number">8444</span>],             <span class="comment">// 0x8104 - 0xA1FF
    
    </span><span class="doccomment">/// Receive Address Low
    </span><span class="kw">pub </span>ral:                            Volatile&lt;u32&gt;,          <span class="comment">// 0xA200;
    
    </span><span class="doccomment">/// Receive Address High
    </span><span class="kw">pub </span>rah:                            Volatile&lt;u32&gt;,          <span class="comment">// 0xA204;
    </span>_padding3:                          [u8; <span class="number">10744</span>],            <span class="comment">// 0xA208 - 0xCBFF

    </span><span class="doccomment">/// Transmit Packet Buffer Size
    </span><span class="kw">pub </span>txpbsize:                       [Volatile&lt;u32&gt;;<span class="number">8</span>],      <span class="comment">// 0xCC00
    </span>_padding4:                          [u8; <span class="number">992</span>],              <span class="comment">// 0xCC20 - 0xCFFF
</span>} <span class="comment">// 5 4KiB page

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;IntelIxgbeMacRegisters&gt;() == <span class="number">5 </span>* <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the second set of receive queue registers of the 82599 device.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>IntelIxgbeRxRegisters2 {
    <span class="doccomment">/// Second set of Rx Registers for 64 Rx Queues
    </span><span class="kw">pub </span>rx_regs2:                       [RegistersRx; <span class="number">64</span>],      <span class="comment">// 0xD000 - 0xDFFF, for 64 queues
</span>} <span class="comment">// 1 4KiB page

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;IntelIxgbeRxRegisters2&gt;() == <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the third set of general registers of the 82599 device.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>IntelIxgbeRegisters3 {
    <span class="doccomment">/// Source Address Queue Filter
    </span><span class="kw">pub </span>saqf:                           [Volatile&lt;u32&gt;;<span class="number">128</span>],    <span class="comment">// 0xE000 - 0xE1FF
    
    </span><span class="doccomment">/// Destination Address Queue Filter
    </span><span class="kw">pub </span>daqf:                           [Volatile&lt;u32&gt;;<span class="number">128</span>],    <span class="comment">// 0xE200 - 0xE3FF
    
    </span><span class="doccomment">/// Source Destination Port Queue Filter
    </span><span class="kw">pub </span>sdpqf:                          [Volatile&lt;u32&gt;;<span class="number">128</span>],    <span class="comment">// 0xE400 - 0xE5FF
    
    </span><span class="doccomment">/// Five Tuple Queue Filter
    </span><span class="kw">pub </span>ftqf:                           [Volatile&lt;u32&gt;;<span class="number">128</span>],    <span class="comment">// 0xE600 - 0xE7FF
    
    </span><span class="doccomment">/// L3 L4 Tuples Immediate Interrupt Rx 
    </span><span class="kw">pub </span>l34timir:                       [Volatile&lt;u32&gt;;<span class="number">128</span>],    <span class="comment">// 0xE800 - 0xE9FF

    </span>_padding1:                          [u8; <span class="number">256</span>],              <span class="comment">// 0xEA00 - 0xEAFF

    </span><span class="doccomment">/// Redirection Table
    </span><span class="kw">pub </span>reta:                           [Volatile&lt;u32&gt;;<span class="number">32</span>],     <span class="comment">// 0xEB00 - 0xEB7F

    </span><span class="doccomment">/// RSS Random Key Register
    </span><span class="kw">pub </span>rssrk:                          [Volatile&lt;u32&gt;;<span class="number">10</span>],     <span class="comment">// 0xEB80 - 0xEBA7
    </span>_padding2:                          [u8; <span class="number">88</span>],               <span class="comment">// 0xEBA8 - 0xEBFF

    </span><span class="doccomment">/// EType Queue Select
    </span><span class="kw">pub </span>etqs:                           [Volatile&lt;u32&gt;;<span class="number">8</span>],      <span class="comment">// 0xEC00 - 0xEC1F;
    </span>_padding3:                          [u8; <span class="number">96</span>],               <span class="comment">// 0xEC20 - 0xEC7F

    </span><span class="doccomment">/// Multiple Receive Queues Command Register
    </span><span class="kw">pub </span>mrqc:                           Volatile&lt;u32&gt;,          <span class="comment">// 0xEC80;
    </span>_padding4:                          [u8; <span class="number">5004</span>],             <span class="comment">// 0xEC84 - 0x1000F

    </span><span class="doccomment">/// EEPROM/ Flash Control Register
    </span><span class="kw">pub </span>eec:                            Volatile&lt;u32&gt;,          <span class="comment">// 0x10010

    </span><span class="doccomment">/// EEPROM Read Register
    </span><span class="kw">pub </span>eerd:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x10014;
    </span>_padding5:                          [u8; <span class="number">296</span>],              <span class="comment">// 0x10018 - 0x1013F

    </span><span class="doccomment">/// Software Semaphore Register
    </span><span class="kw">pub </span>swsm:                           Volatile&lt;u32&gt;,          <span class="comment">// 0x10140
    </span>_padding6:                          [u8; <span class="number">28</span>],               <span class="comment">// 0x10144 - 0x1015F

    </span><span class="doccomment">/// Software Firmware Synchronization
    </span><span class="kw">pub </span>sw_fw_sync:                     Volatile&lt;u32&gt;,          <span class="comment">// 0x10160 
    </span>_padding7:                          [u8; <span class="number">3852</span>],             <span class="comment">// 0x10164 - 0x1106F

    </span><span class="doccomment">/// DCA Requester ID Information Register
    </span><span class="kw">pub </span>dca_id:                         ReadOnly&lt;u32&gt;,          <span class="comment">// 0x11070

    </span><span class="doccomment">/// DCA Control Register
    </span><span class="kw">pub </span>dca_ctrl:                       Volatile&lt;u32&gt;,          <span class="comment">// 0x11074
    </span>_padding8:                          [u8; <span class="number">61320</span>],            <span class="comment">// 0x11078 - 0x1FFFF

</span>} <span class="comment">// 18 4KiB page (total NIC mem = 128 KB)

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;IntelIxgbeRegisters3&gt;() == <span class="number">18 </span>* <span class="number">4096</span>);

<span class="comment">// check that the sum of all the register structs is equal to the memory of the ixgbe device (128 KiB).
</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(
    core::mem::size_of::&lt;IntelIxgbeRegisters1&gt;()
    + core::mem::size_of::&lt;IntelIxgbeRxRegisters1&gt;()
    + core::mem::size_of::&lt;IntelIxgbeRegisters2&gt;()
    + core::mem::size_of::&lt;IntelIxgbeTxRegisters&gt;()
    + core::mem::size_of::&lt;IntelIxgbeMacRegisters&gt;()
    + core::mem::size_of::&lt;IntelIxgbeRxRegisters2&gt;()
    + core::mem::size_of::&lt;IntelIxgbeRegisters3&gt;()
    == <span class="number">0x20000
</span>);

<span class="doccomment">/// Set of registers associated with one transmit descriptor queue.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>RegistersTx {
    <span class="doccomment">/// Transmit Descriptor Base Address Low
    </span><span class="kw">pub </span>tdbal:                          Volatile&lt;u32&gt;,        <span class="comment">// 0x6000

    </span><span class="doccomment">/// Transmit Descriptor Base Address High
    </span><span class="kw">pub </span>tdbah:                          Volatile&lt;u32&gt;,        <span class="comment">// 0x6004
    
    </span><span class="doccomment">/// Transmit Descriptor Length    
    </span><span class="kw">pub </span>tdlen:                          Volatile&lt;u32&gt;,        <span class="comment">// 0x6008

    </span><span class="doccomment">/// Tx DCA Control Register
    </span><span class="kw">pub </span>dca_txctrl:                     Volatile&lt;u32&gt;,          <span class="comment">// 0x600C

    </span><span class="doccomment">/// Transmit Descriptor Head
    </span><span class="kw">pub </span>tdh:                            Volatile&lt;u32&gt;,          <span class="comment">// 0x6010
    </span>_padding0:                          [u8; <span class="number">4</span>],                <span class="comment">// 0x6014 - 0x6017

    </span><span class="doccomment">/// Transmit Descriptor Tail
    </span><span class="kw">pub </span>tdt:                            Volatile&lt;u32&gt;,          <span class="comment">// 0x6018
    </span>_padding1:                          [u8; <span class="number">12</span>],               <span class="comment">// 0x601C - 0x6027

    </span><span class="doccomment">/// Transmit Descriptor Control
    </span><span class="kw">pub </span>txdctl:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x6028
    </span>_padding2:                          [u8; <span class="number">12</span>],               <span class="comment">// 0x602C - 0x6037

    </span><span class="doccomment">/// Transmit Descriptor Completion Write Back Address Low
    </span><span class="kw">pub </span>tdwbal:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x6038

    </span><span class="doccomment">/// Transmit Descriptor Completion Write Back Address High
    </span><span class="kw">pub </span>tdwbah:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x603C
</span>} <span class="comment">// 64B

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;RegistersTx&gt;() == <span class="number">64</span>);

<span class="doccomment">/// Set of registers associated with one receive descriptor queue.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>RegistersRx {
    <span class="doccomment">/// Receive Descriptor Base Address Low
    </span><span class="kw">pub </span>rdbal:                          Volatile&lt;u32&gt;,        <span class="comment">// 0x1000

    </span><span class="doccomment">/// Recive Descriptor Base Address High
    </span><span class="kw">pub </span>rdbah:                          Volatile&lt;u32&gt;,        <span class="comment">// 0x1004

    </span><span class="doccomment">/// Recive Descriptor Length
    </span><span class="kw">pub </span>rdlen:                          Volatile&lt;u32&gt;,        <span class="comment">// 0x1008

    </span><span class="doccomment">/// Rx DCA Control Register
    </span><span class="kw">pub </span>dca_rxctrl:                     Volatile&lt;u32&gt;,          <span class="comment">// 0x100C

    </span><span class="doccomment">/// Recive Descriptor Head
    </span><span class="kw">pub </span>rdh:                            Volatile&lt;u32&gt;,          <span class="comment">// 0x1010

    </span><span class="doccomment">/// Split Receive Control Registers
    </span><span class="kw">pub </span>srrctl:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x1014 //specify descriptor type

    </span><span class="doccomment">/// Receive Descriptor Tail
    </span><span class="kw">pub </span>rdt:                            Volatile&lt;u32&gt;,          <span class="comment">// 0x1018
    </span>_padding1:                          [u8;<span class="number">12</span>],                <span class="comment">// 0x101C - 0x1027

    </span><span class="doccomment">/// Receive Descriptor Control
    </span><span class="kw">pub </span>rxdctl:                         Volatile&lt;u32&gt;,          <span class="comment">// 0x1028
    </span>_padding2:                          [u8;<span class="number">20</span>],                <span class="comment">// 0x102C - 0x103F                                            
</span>} <span class="comment">// 64B

</span><span class="kw">const _</span>: () = <span class="macro">assert!</span>(core::mem::size_of::&lt;RegistersRx&gt;() == <span class="number">64</span>);

<span class="doccomment">/// Offset where the RDT register starts for the first 64 rx queues
</span><span class="kw">pub const </span>RDT_1:                        usize = <span class="number">0x1018</span>;
<span class="doccomment">/// Offset where the RDT register starts for the second set of 64 rx queues
</span><span class="kw">pub const </span>RDT_2:                        usize = <span class="number">0xD018</span>;
<span class="doccomment">/// Number of bytes between consecutive RDT registers
</span><span class="kw">pub const </span>RDT_DIST:                     usize = <span class="number">0x40</span>;
<span class="doccomment">/// Offset where the TDT register starts for the first 64 queues
</span><span class="kw">pub const </span>TDT:                          usize = <span class="number">0x6018</span>;
<span class="doccomment">/// Number of bytes between consecutive TDT registers
</span><span class="kw">pub const </span>TDT_DIST:                     usize = <span class="number">0x40</span>;

<span class="comment">// Link set up commands
</span><span class="kw">pub const </span>AUTOC_LMS_CLEAR:              u32 = <span class="number">0x0000_E000</span>; 
<span class="kw">pub const </span>AUTOC_LMS_1_GB:               u32 = <span class="number">0x0000_E000</span>;
<span class="kw">pub const </span>AUTOC_LMS_10_GBE_P:           u32 = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
<span class="kw">pub const </span>AUTOC_LMS_10_GBE_S:           u32 = <span class="number">3 </span>&lt;&lt; <span class="number">13</span>;
<span class="kw">pub const </span>AUTOC_LMS_KX_KX4_AUTONEG:     u32 = <span class="number">6</span>&lt;&lt;<span class="number">13</span>; <span class="comment">//KX/KX4//KR
</span><span class="kw">pub const </span>AUTOC_FLU:                    u32 = <span class="number">1</span>;
<span class="kw">pub const </span>AUTOC_RESTART_AN:             u32 = <span class="number">1</span>&lt;&lt;<span class="number">12</span>;
<span class="kw">pub const </span>AUTOC_1G_PMA_PMD:             u32 = <span class="number">0x0000_0200</span>; <span class="comment">//clear bit 9
</span><span class="kw">pub const </span>AUTOC_10G_PMA_PMD_CLEAR:      u32 = <span class="number">0x0000_0180</span>; 
<span class="kw">pub const </span>AUTOC_10G_PMA_PMD_XAUI:       u32 = <span class="number">0 </span>&lt;&lt; <span class="number">7</span>; 
<span class="kw">pub const </span>AUTOC2_10G_PMA_PMD_S_CLEAR:   u32 = <span class="number">0x0003_0000</span>; <span class="comment">//clear bits 16 and 17 
</span><span class="kw">pub const </span>AUTOC2_10G_PMA_PMD_S_SFI:     u32 = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;

<span class="comment">// CTRL commands
</span><span class="kw">pub const </span>CTRL_LRST:                    u32 = <span class="number">1</span>&lt;&lt;<span class="number">3</span>; 
<span class="kw">pub const </span>CTRL_RST:                     u32 = <span class="number">1</span>&lt;&lt;<span class="number">26</span>;

<span class="comment">// semaphore commands
</span><span class="kw">pub const </span>SWSM_SMBI:                    u32 = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<span class="kw">pub const </span>SWSM_SWESMBI:                 u32 = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<span class="kw">pub const </span>SW_FW_SYNC_SMBITS_MASK:       u32 = <span class="number">0x3FF</span>;
<span class="kw">pub const </span>SW_FW_SYNC_SMBITS_SW:         u32 = <span class="number">0x1F</span>;
<span class="kw">pub const </span>SW_FW_SYNC_SMBITS_FW:         u32 = <span class="number">0x3E0</span>;
<span class="kw">pub const </span>SW_FW_SYNC_SW_MAC:            u32 = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<span class="kw">pub const </span>SW_FW_SYNC_FW_MAC:            u32 = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;

<span class="comment">// EEPROM Commands
</span><span class="doccomment">/// Bit which indicates that auto-read by hardware from EEPROM is done
</span><span class="kw">pub const </span>EEC_AUTO_RD:                  u32 = <span class="number">9</span>;

<span class="comment">// Link Commands
</span><span class="kw">pub const </span>LINKS_SPEED_MASK:             u32 = <span class="number">0x3 </span>&lt;&lt; <span class="number">28</span>;

<span class="comment">// MAC Control Commands
</span><span class="doccomment">/// Tx CRC Enable by HW (bit 0)
</span><span class="kw">pub const </span>HLREG0_TXCRCEN:               u32 = <span class="number">1</span>;
<span class="doccomment">/// Tx Pad Frame Enable (bit 10)
</span><span class="kw">pub const </span>HLREG0_TXPADEN:               u32 = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<span class="doccomment">/// Enable CRC strip by HW
</span><span class="kw">pub const </span>HLREG0_CRC_STRIP:             u32 = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<span class="doccomment">/// Enable CRC strip by HW
</span><span class="kw">pub const </span>RDRXCTL_CRC_STRIP:            u32 = <span class="number">1</span>;
<span class="doccomment">/// These 5 bits have to be cleared by software
</span><span class="kw">pub const </span>RDRXCTL_RSCFRSTSIZE:          u32 = <span class="number">0x1F </span>&lt;&lt; <span class="number">17</span>;

<span class="doccomment">/// DCB Arbiters Disable
</span><span class="kw">pub const </span>RTTDCS_ARBDIS:                u32 = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;

<span class="doccomment">/// For DCB and VT disabled, set TXPBSIZE.SIZE to 160KB
</span><span class="kw">pub const </span>TXPBSIZE_160KB:                u32 = <span class="number">0xA0 </span>&lt;&lt; <span class="number">10</span>;
<span class="doccomment">/// For DCB and VT disabled, set RXPBSIZE.SIZE to 512KB
</span><span class="kw">pub const </span>RXPBSIZE_512KB:                u32 = <span class="number">0x200 </span>&lt;&lt; <span class="number">10</span>;

<span class="comment">// RCTL commands
</span><span class="kw">pub const </span>BSIZEPACKET_8K:               u32 = <span class="number">8</span>;
<span class="kw">pub const </span>BSIZEHEADER_256B:             u32 = <span class="number">4</span>;
<span class="kw">pub const </span>BSIZEHEADER_0B:               u32 = <span class="number">0</span>;
<span class="kw">pub const </span>DESCTYPE_LEG:                 u32 = <span class="number">0</span>;
<span class="kw">pub const </span>DESCTYPE_ADV_1BUFFER:         u32 = <span class="number">1</span>;
<span class="kw">pub const </span>DESCTYPE_ADV_HS:              u32 = <span class="number">2</span>;
<span class="kw">pub const </span>RX_Q_ENABLE:                  u32 = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
<span class="kw">pub const </span>STORE_BAD_PACKETS:            u32 = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<span class="kw">pub const </span>MULTICAST_PROMISCUOUS_ENABLE: u32 = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
<span class="kw">pub const </span>UNICAST_PROMISCUOUS_ENABLE:   u32 = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<span class="kw">pub const </span>BROADCAST_ACCEPT_MODE:        u32 = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<span class="kw">pub const </span>RECEIVE_ENABLE:               u32 = <span class="number">1</span>;
<span class="kw">pub const </span>DROP_ENABLE:                  u32 = <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
<span class="kw">pub const </span>DCA_RXCTRL_CLEAR_BIT_12:      u32 = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
<span class="kw">pub const </span>CTRL_EXT_NO_SNOOP_DIS:        u32 = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;

<span class="comment">// RSS commands
</span><span class="kw">pub const </span>RXCSUM_PCSD:                  u32 = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>; 
<span class="kw">pub const </span>MRQC_MRQE_RSS:                u32 = <span class="number">1</span>; <span class="comment">// set bits 0..3 in MRQC
</span><span class="kw">pub const </span>MRQC_TCPIPV4:                 u32 = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>; 
<span class="kw">pub const </span>MRQC_IPV4:                    u32 = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>; 
<span class="kw">pub const </span>MRQC_IPV6:                    u32 = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
<span class="kw">pub const </span>MRQC_TCPIPV6:                 u32 = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;  
<span class="kw">pub const </span>MRQC_UDPIPV4:                 u32 = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>; 
<span class="kw">pub const </span>MRQC_UDPIPV6:                 u32 = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;  
<span class="kw">pub const </span>RETA_ENTRY_0_OFFSET:          u32 = <span class="number">0</span>;
<span class="kw">pub const </span>RETA_ENTRY_1_OFFSET:          u32 = <span class="number">8</span>;
<span class="kw">pub const </span>RETA_ENTRY_2_OFFSET:          u32 = <span class="number">16</span>;
<span class="kw">pub const </span>RETA_ENTRY_3_OFFSET:          u32 = <span class="number">24</span>;

<span class="comment">// DCA commands
</span><span class="kw">pub const </span>RX_DESC_DCA_ENABLE:           u32 = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<span class="kw">pub const </span>RX_HEADER_DCA_ENABLE:         u32 = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
<span class="kw">pub const </span>RX_PAYLOAD_DCA_ENABLE:        u32 = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
<span class="kw">pub const </span>RX_DESC_R_RELAX_ORDER_EN:     u32 = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<span class="kw">pub const </span>RX_DATA_W_RELAX_ORDER_EN:     u32 = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
<span class="kw">pub const </span>RX_SP_HEAD_RELAX_ORDER_EN:    u32 = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
<span class="kw">pub const </span>DCA_CPUID_SHIFT:              u32 = <span class="number">24</span>;
<span class="kw">pub const </span>DCA_CTRL_ENABLE:              u32 = <span class="number">0</span>;
<span class="kw">pub const </span>DCA_MODE_1:                   u32 = <span class="number">0 </span>&lt;&lt; <span class="number">1</span>;  
<span class="kw">pub const </span>DCA_MODE_2:                   u32 = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;

<span class="comment">// 5-tuple Queue Filter commands
</span><span class="kw">pub const </span>SPDQF_SOURCE_SHIFT:           u32 = <span class="number">0</span>;
<span class="kw">pub const </span>SPDQF_DEST_SHIFT:             u32 = <span class="number">16</span>;
<span class="kw">pub const </span>FTQF_PROTOCOL:                u32 = <span class="number">3</span>;
<span class="kw">pub const </span>FTQF_PROTOCOL_TCP:            u32 = <span class="number">0</span>;
<span class="kw">pub const </span>FTQF_PROTOCOL_UDP:            u32 = <span class="number">1</span>;
<span class="kw">pub const </span>FTQF_PROTOCOL_SCTP:           u32 = <span class="number">2</span>;
<span class="kw">pub const </span>FTQF_PRIORITY:                u32 = <span class="number">7</span>;
<span class="kw">pub const </span>FTQF_PRIORITY_SHIFT:          u32 = <span class="number">2</span>;
<span class="kw">pub const </span>FTQF_SOURCE_ADDRESS_MASK:     u32 = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
<span class="kw">pub const </span>FTQF_DEST_ADDRESS_MASK:       u32 = <span class="number">1 </span>&lt;&lt; <span class="number">26</span>;
<span class="kw">pub const </span>FTQF_SOURCE_PORT_MASK:        u32 = <span class="number">1 </span>&lt;&lt; <span class="number">27</span>;
<span class="kw">pub const </span>FTQF_DEST_PORT_MASK:          u32 = <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
<span class="kw">pub const </span>FTQF_PROTOCOL_MASK:           u32 = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
<span class="kw">pub const </span>FTQF_POOL_MASK:               u32 = <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
<span class="kw">pub const </span>FTQF_Q_ENABLE:                u32 = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
<span class="kw">pub const </span>L34TIMIR_BYPASS_SIZE_CHECK:   u32 = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
<span class="kw">pub const </span>L34TIMIR_RESERVED:            u32 = <span class="number">0x40 </span>&lt;&lt; <span class="number">13</span>;
<span class="kw">pub const </span>L34TIMIR_LLI_ENABLE:          u32 = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
<span class="kw">pub const </span>L34TIMIR_RX_Q_SHIFT:          u32 = <span class="number">21</span>;

 
<span class="comment">// Buffer Sizes
</span><span class="kw">pub const </span>RCTL_BSIZE_256:               u32 = <span class="number">3 </span>&lt;&lt; <span class="number">16</span>;
<span class="kw">pub const </span>RCTL_BSIZE_512:               u32 = <span class="number">2 </span>&lt;&lt; <span class="number">16</span>;
<span class="kw">pub const </span>RCTL_BSIZE_1024:              u32 = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
<span class="kw">pub const </span>RCTL_BSIZE_2048:              u32 = <span class="number">0 </span>&lt;&lt; <span class="number">16</span>;
<span class="kw">pub const </span>RCTL_BSIZE_4096:              u32 = (<span class="number">3 </span>&lt;&lt; <span class="number">16</span>) | (<span class="number">1 </span>&lt;&lt; <span class="number">25</span>);
<span class="kw">pub const </span>RCTL_BSIZE_8192:              u32 = (<span class="number">2 </span>&lt;&lt; <span class="number">16</span>) | (<span class="number">1 </span>&lt;&lt; <span class="number">25</span>);
<span class="kw">pub const </span>RCTL_BSIZE_16384:             u32 = (<span class="number">1 </span>&lt;&lt; <span class="number">16</span>) | (<span class="number">1 </span>&lt;&lt; <span class="number">25</span>);
  
 
<span class="doccomment">/// Enable a transmit queue
</span><span class="kw">pub const </span>TX_Q_ENABLE:                  u32 = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
<span class="doccomment">/// Transmit Enable
</span><span class="kw">pub const </span>TE:                           u32  = <span class="number">1</span>;           
<span class="kw">pub const </span>DTXMXSZRQ_MAX_BYTES:          u32 = <span class="number">0xFFF</span>;

<span class="doccomment">/// Tx descriptor pre-fetch threshold (value taken from DPDK)
</span><span class="kw">pub const </span>TXDCTL_PTHRESH:               u32 = <span class="number">36</span>; 
<span class="doccomment">/// Tx descriptor host threshold (value taken from DPDK)
</span><span class="kw">pub const </span>TXDCTL_HTHRESH:               u32 = <span class="number">8 </span>&lt;&lt; <span class="number">8</span>; 
<span class="doccomment">/// Tx descriptor write-back threshold (value taken from DPDK)
</span><span class="kw">pub const </span>TXDCTL_WTHRESH:               u32 = <span class="number">4 </span>&lt;&lt; <span class="number">16</span>; 

<span class="comment">// Interrupt Register Commands 
</span><span class="kw">pub const </span>DISABLE_INTERRUPTS:           u32 = <span class="number">0x7FFFFFFF</span>; 
<span class="doccomment">/// MSI-X Mode
</span><span class="kw">pub const </span>GPIE_MULTIPLE_MSIX:           u32 = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
<span class="doccomment">/// EICS Immediate Interrupt Enable
</span><span class="kw">pub const </span>GPIE_EIMEN:                   u32 = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
<span class="doccomment">/// Should be set in MSIX mode and cleared in legacy/msi mode
</span><span class="kw">pub const </span>GPIE_PBA_SUPPORT:             u32 = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
<span class="doccomment">/// Each bit enables auto clear of the corresponding RTxQ bit in the EICR register following interrupt assertion
</span><span class="kw">pub const </span>EIAC_RTXQ_AUTO_CLEAR:         u32 = <span class="number">0xFFFF</span>;
<span class="doccomment">/// Bit position where the throttling interval is written
</span><span class="kw">pub const </span>EITR_ITR_INTERVAL_SHIFT:      u32 = <span class="number">3</span>;
<span class="doccomment">/// Enables the corresponding interrupt in the EICR register by setting the bit
</span><span class="kw">pub const </span>EIMS_INTERRUPT_ENABLE:        u32 = <span class="number">1</span>;

<span class="doccomment">/// The number of msi-x vectors this device can have. 
/// It can be set from PCI space, but we took the value from the data sheet.
</span><span class="kw">pub const </span>IXGBE_MAX_MSIX_VECTORS:     usize = <span class="number">64</span>;

<span class="doccomment">/// Table that contains msi-x vector entries. 
/// It is mapped to a physical memory region specified by the BAR from the PCI space.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>MsixVectorTable {
    <span class="kw">pub </span>msi_vector:     [MsixVectorEntry; IXGBE_MAX_MSIX_VECTORS],
}

<span class="doccomment">/// A single Message Signaled Interrupt entry.
/// It contains the interrupt number for this vector and the core this interrupt is redirected to.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>MsixVectorEntry {
    <span class="doccomment">/// The lower portion of the address for the memory write transaction.
    /// This part contains the CPU ID which the interrupt will be redirected to.
    </span><span class="kw">pub </span>msg_lower_addr:         Volatile&lt;u32&gt;,
    <span class="doccomment">/// The upper portion of the address for the memory write transaction.
    </span><span class="kw">pub </span>msg_upper_addr:         Volatile&lt;u32&gt;,
    <span class="doccomment">/// The data portion of the msi vector which contains the interrupt number.
    </span><span class="kw">pub </span>msg_data:               Volatile&lt;u32&gt;,
    <span class="doccomment">/// The control portion which contains the interrupt mask bit.
    </span><span class="kw">pub </span>vector_control:         Volatile&lt;u32&gt;,
}

<span class="doccomment">/// A constant which indicates the region that is reserved for interrupt messages
</span><span class="kw">pub const </span>MSIX_INTERRUPT_REGION:    u32 = <span class="number">0xFEE </span>&lt;&lt; <span class="number">20</span>;
<span class="doccomment">/// The location in the lower address register where the destination core id is written
</span><span class="kw">pub const </span>MSIX_DEST_ID_SHIFT:       u32 = <span class="number">12</span>;
<span class="doccomment">/// The bits in the lower address register that need to be cleared and set
</span><span class="kw">pub const </span>MSIX_ADDRESS_BITS:        u32 = <span class="number">0xFFFF_FFF0</span>;
<span class="doccomment">/// Clear the vector control field to unmask the interrupt
</span><span class="kw">pub const </span>MSIX_UNMASK_INT:          u32 = <span class="number">0</span>;
</code></pre></div>
</section></main><div id="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="ixgbe" data-themes="" data-resource-suffix="" data-rustdoc-version="1.68.0-nightly (0442fbabe 2023-01-10)" data-search-js="search-181581080540673f.js" data-settings-js="settings-bebeae96e00e4617.js" data-settings-css="settings-58836c674e2f7bd2.css" ></div></body></html>