Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mac
Version: T-2022.03-SP2
Date   : Mon May 12 01:45:13 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.28
  Critical Path Slack:          -1.23
  Critical Path Clk Period:      0.10
  Total Negative Slack:        -20.96
  No. of Violating Paths:       48.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                559
  Buf/Inv Cell Count:              88
  Buf Cell Count:                  22
  Inv Cell Count:                  66
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       495
  Sequential Cell Count:           64
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      589.721996
  Noncombinational Area:   291.003990
  Buf/Inv Area:             53.200000
  Total Buffer Area:            17.56
  Total Inverter Area:          35.64
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               880.725986
  Design Area:             880.725986


  Design Rules
  -----------------------------------
  Total Number of Nets:           619
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.50
  Logic Optimization:                  0.64
  Mapping Optimization:                1.07
  -----------------------------------------
  Overall Compile Time:                2.65
  Overall Compile Wall Clock Time:     2.91

  --------------------------------------------------------------------

  Design  WNS: 1.23  TNS: 20.96  Number of Violating Paths: 48


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
