
---------- Begin Simulation Statistics ----------
simSeconds                                   3.084702                       # Number of seconds simulated (Second)
simTicks                                 3084702102000                       # Number of ticks simulated (Tick)
finalTick                                3084702102000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1465.16                       # Real time elapsed on the host (Second)
hostTickRate                               2105375351                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2253044                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1083339658                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   682521                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     739403                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       6169404204                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               6.146150                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.162703                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts           1003783567                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1088368704                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  6.146150                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.162703                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         860476950                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        258445453                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       114624381                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    712598049     65.47%     65.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2700818      0.25%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            3      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    258445453     23.75%     89.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    114624381     10.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1088368704                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    235409103                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    227278704                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      8130399                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    196544703                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     38864400                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      6822977                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      6822978                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      333767293                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         333767293                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     333977960                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        333977960                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     33197853                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        33197853                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     33197854                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       33197854                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1612711037500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1612711037500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1612711037500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1612711037500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    366965146                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     366965146                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    367175814                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    367175814                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.090466                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.090466                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.090414                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.090414                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48578.775185                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48578.775185                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48578.773721                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48578.773721                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      8349937                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           8349937                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     33197853                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     33197853                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     33197854                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     33197854                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1579513184500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1579513184500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1579513249000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1579513249000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.090466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.090466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.090414                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.090414                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47578.775185                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47578.775185                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47578.775694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47578.775694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               33197363                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data      1262984                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total      1262984                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           21                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           21                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       392500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       392500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data      1263005                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total      1263005                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.000017                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.000017                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 18690.476190                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 18690.476190                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           21                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           21                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       371500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       371500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000017                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000017                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 17690.476190                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 17690.476190                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    224099701                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       224099701                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     32260319                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      32260319                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1581549421000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1581549421000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    256360020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    256360020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.125840                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.125840                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49024.605770                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49024.605770                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     32260319                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     32260319                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1549289102000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1549289102000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.125840                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.125840                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 48024.605770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 48024.605770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data       210667                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total        210667                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            1                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            1                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data       210668                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total       210668                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.000005                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.000005                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data        64500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total        64500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.000005                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.000005                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        64500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        64500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data      1263005                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total      1263005                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data      1263005                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total      1263005                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    109667592                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      109667592                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       937534                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       937534                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  31161616500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  31161616500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    110605126                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    110605126                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008476                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008476                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 33237.852174                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 33237.852174                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       937534                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       937534                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  30224082500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  30224082500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008476                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008476                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 32237.852174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 32237.852174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.963478                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            369701824                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           33197875                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.136310                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              163500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.963478                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          134                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          376                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          772601523                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         772601523                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns     13645955                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   6169404204                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      373069834                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    860476950                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1086640190                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    557893422                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         373069834                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    373087685                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      2526011                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads            16                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts            1003783567                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps              1088368704                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.162703                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          235409103                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.038158                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     1122605083                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1122605083                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    1122605083                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1122605083                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      1052908                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         1052908                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      1052908                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        1052908                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  13711954000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  13711954000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  13711954000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  13711954000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   1123657991                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    1123657991                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   1123657991                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   1123657991                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000937                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000937                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000937                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000937                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13022.936477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13022.936477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13022.936477                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13022.936477                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst      1052908                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      1052908                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      1052908                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      1052908                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  12659046000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  12659046000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  12659046000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  12659046000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12022.936477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12022.936477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12022.936477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12022.936477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                1052558                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   1122605083                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1122605083                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      1052908                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       1052908                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  13711954000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  13711954000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   1123657991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   1123657991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000937                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000937                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13022.936477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13022.936477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      1052908                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      1052908                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  12659046000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  12659046000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000937                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000937                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12022.936477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12022.936477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           332.982475                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           1123657991                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            1052908                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1067.194846                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   332.982475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.650356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.650356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          350                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          350                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.683594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2248368890                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2248368890                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   423                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             33313249                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       14358595                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           39734107                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq             4765152                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              937534                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             937534                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        33313249                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      3158374                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     99593113                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                102751487                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port     67386112                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   2659059968                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                2726446080                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                          24607933                       # Total snoops (Count)
system.l2bus.snoopTraffic                   384554112                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            58858716                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000811                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.028522                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  58811049     99.92%     99.92% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     47583      0.08%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        84      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              58858716                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          42600289000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy          1579362000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         49796812500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        68500704                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     34249921                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests        45457                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              2210                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         2126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           84                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst           1052511                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          16868396                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             17920907                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst          1052511                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         16868396                       # number of overall hits (Count)
system.l2cache.overallHits::total            17920907                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             397                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data        16329479                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total           16329876                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            397                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data       16329479                       # number of overall misses (Count)
system.l2cache.overallMisses::total          16329876                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     28291000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 1352548105000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  1352576396000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     28291000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 1352548105000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 1352576396000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst       1052908                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      33197875                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         34250783                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst      1052908                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     33197875                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        34250783                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.000377                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.491883                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.476774                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.000377                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.491883                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.476774                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 71261.964736                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 82828.613515                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 82828.332316                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 71261.964736                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 82828.613515                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 82828.332316                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         6008658                       # number of writebacks (Count)
system.l2cache.writebacks::total              6008658                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data            12                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               12                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data           12                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              12                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          397                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data     16329467                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total       16329864                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          397                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data     16329467                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher      3516014                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total      19845878                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     24321000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 1189253100000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 1189277421000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     24321000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 1189253100000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 214007541326                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 1403284962326                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.000377                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.491883                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.476773                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.000377                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.491883                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.579428                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 61261.964736                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 72828.653868                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 72828.372667                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 61261.964736                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 72828.653868                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 60866.521386                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 70709.139819                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                  19842781                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          356                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          356                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher      3516014                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total      3516014                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 214007541326                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 214007541326                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 60866.521386                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 60866.521386                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data        691887                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           691887                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       245647                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         245647                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  21552777000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  21552777000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       937534                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       937534                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.262014                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.262014                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 87738.816269                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 87738.816269                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       245647                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       245647                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  19096307000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  19096307000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.262014                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.262014                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 77738.816269                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 77738.816269                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst      1052511                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data     16176509                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     17229020                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          397                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data     16083832                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total     16084229                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     28291000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 1330995328000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 1331023619000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst      1052908                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     32260341                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     33313249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.000377                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.498564                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.482818                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 71261.964736                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 82753.620406                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 82753.336762                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          397                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data     16083820                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total     16084217                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     24321000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 1170156793000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 1170181114000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.000377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.498563                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.482817                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 61261.964736                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 72753.661319                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 72753.377675                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      8349937                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      8349937                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      8349937                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      8349937                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses     16329864                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued            3691049                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused             563505                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful            2952356                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.799869                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.153113                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache         174828                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR             207                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate               175035                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified        3693075                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit             764                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage           217051                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4093.465730                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                71970893                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs              19846877                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.626308                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     2.521648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     1.879932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3517.830500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher   571.233650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000616                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.858845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.139461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         1414                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         2682                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              49                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             365                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1000                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              89                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             843                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1750                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.345215                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.654785                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             567488853                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            567488853                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   6006668.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       397.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  16297861.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples   3515341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.008987974652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        342539                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        342539                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             45457219                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             5668842                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     19845878                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     6008658                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   19845878                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   6008658                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   32279                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1990                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       56.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               19845878                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               6008658                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 16300703                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2264076                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   384747                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   211948                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   130495                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    96095                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    85948                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    81583                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    71114                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    60293                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   49926                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   39493                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                   28109                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    6947                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    1672                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     404                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      44                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                  180888                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                  202356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                  326259                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                  340552                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                  344719                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                  347103                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                  357648                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                  360143                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                  352519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                  360415                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                  366331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                  369242                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                  363669                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                  348773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                  345482                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                  344727                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                  344824                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                  344885                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                    3385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                    1650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                     604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                      97                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                      31                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       342539                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       57.843329                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.521871                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     154.976885                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127         323661     94.49%     94.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         6094      1.78%     96.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383         3799      1.11%     97.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511         3166      0.92%     98.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639         2047      0.60%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767         1015      0.30%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895          434      0.13%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023          232      0.07%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151          216      0.06%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279          243      0.07%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407          260      0.08%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535          243      0.07%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663          266      0.08%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791          205      0.06%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919          173      0.05%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047          140      0.04%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175          112      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303           85      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431           54      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559           35      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2687           16      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2688-2815           10      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-2943           10      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2944-3071            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3199            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3200-3327            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3456-3583            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3711            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-3967            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-4991            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7295            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         342539                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       342539                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.535580                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.453224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.814987                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            137631     40.18%     40.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             16969      4.95%     45.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18            130905     38.22%     83.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             35240     10.29%     93.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20              6787      1.98%     95.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              3900      1.14%     96.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              2904      0.85%     97.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23              1877      0.55%     98.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              1382      0.40%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25              1497      0.44%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26              1111      0.32%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27               819      0.24%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28               637      0.19%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29               482      0.14%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30               285      0.08%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31                80      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32                25      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33                 6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::34                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         342539                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  2065856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1270136192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             384554112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               411753274.70892358                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               124664910.67343916                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3084702023500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      119309.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        25408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data   1043063104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher    224981824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    384423680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 8236.775921903916                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 338140627.363568961620                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 72934700.519097313285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 124622627.173870280385                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          397                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     16329467                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher      3516014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      6008658                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     10197482                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 606883723819                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 125206578727                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 172204075692475                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25686.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     37164.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     35610.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  28659323.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        25408                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data   1045085888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher    225024896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1270136192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        25408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        25408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    384554112                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    384554112                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           397                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      16329467                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher      3516014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         19845878                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      6008658                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         6008658                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            8237                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       338796374                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher     72948664                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          411753275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         8237                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           8237                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    124664911                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         124664911                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    124664911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           8237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      338796374                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher     72948664                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         536418185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              19813599                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              6006620                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        639750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        624197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        644618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        635424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        636409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        625254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        625695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        620677                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        624412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        642242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       621549                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       626980                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       596025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       617013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       613988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       615308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16       606869                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17       616774                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18       577636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19       599690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20       587806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21       610858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22       606873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23       625732                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24       626226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25       612519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26       615082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27       616152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28       625851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29       623210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30       644675                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31       608105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        192074                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        185273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        193691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        183911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        190468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        184109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        193035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        182849                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        190396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        192112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       184113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       191086                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       183981                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       190581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       188972                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       190092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16       187038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17       190276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18       175109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19       191650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20       173603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21       192502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22       184507                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23       191822                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24       183956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25       192075                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26       184298                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27       192864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28       192411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29       183469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30       190252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31       184045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             385521026320                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            66018911868                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        732100500028                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19457.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36949.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              8869924                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             4384770                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             44.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            73.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     12565512                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   131.509991                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    86.580236                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   203.873650                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      9923943     78.98%     78.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1460774     11.63%     90.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       272990      2.17%     92.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       154015      1.23%     94.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       113589      0.90%     94.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        79867      0.64%     95.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        64959      0.52%     96.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        55754      0.44%     96.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       439621      3.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     12565512                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead             1268070336                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           384423680                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               411.083565                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               124.622627                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                51.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     19689788532.957127                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     26177300689.686836                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    42103300468.592728                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   11338416498.529871                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 548876918252.242859                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1948274651615.179932                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 516714138902.602173                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   3113174514962.956055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower   1009.230199                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 780807039038                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 138667550000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2165227512962                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     19498967691.837410                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     25923594388.816711                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    41238973873.578011                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   11237440744.993647                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 548876918252.242859                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1944243239113.450195                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 519811721389.759644                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   3110830855457.728027                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower   1008.470430                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 785664328877                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 138667550000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2160370223123                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            19600231                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       6008658                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13832269                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             245647                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            245647                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       19600231                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     59532683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                59532683                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port   1654690304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1654690304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           19845878                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 19845878    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             19845878                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3084702102000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         31871010460                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        52872570472                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       39686805                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     19841431                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
