// Seed: 1588176900
module module_0;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    input  logic id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  uwire id_5,
    output tri1  id_6,
    input  wire  id_7
    , id_9
);
  assign id_9 = id_2;
  wire  id_10;
  module_0();
  uwire id_11 = 1;
  always @(posedge id_9 or posedge 1 == id_3) begin
    id_1 = #1 1'd0;
    id_9 = #id_12 1;
  end
endmodule
module module_2 ();
  always @* id_1 <= 1;
  module_0();
endmodule
