Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Mar 20 15:14:39 2023
| Host         : amass-MacBookPro running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.776     -575.611                    707                58067        0.050        0.000                      0                58067        0.264        0.000                       0                 20380  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0        {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clkout0                   {0.000 2.500}        5.000           200.000         
  clkout1                   {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  clkout2                   {0.000 2.500}        5.000           200.000         
  clkout3                   {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb       {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0             12.385        0.000                      0                 1712        0.166        0.000                      0                 1712       15.373        0.000                       0                   408  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       8.793        0.000                      0                    7        0.171        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                         1.245        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                         0.261        0.000                      0                 8622        0.077        0.000                      0                 8622        3.000        0.000                       0                  3182  
    clk_core                     -1.482     -355.574                    695                31769        0.052        0.000                      0                31769        8.750        0.000                       0                 16567  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                     2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                     2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi                          98.656        0.000                      0                   31        0.131        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                        97.433        0.000                      0                   81        0.166        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.892        0.000                      0                    1        0.280        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_31_5_clk_wiz_0      -18.776     -220.037                     12                   12        5.096        0.000                      0                   12  
clk_core            clkout1                   3.780        0.000                      0                  155        1.045        0.000                      0                  155  
clkout1             clk_core                  3.491        0.000                      0                   91        0.050        0.000                      0                   91  
tck_dtmcs           clk_core                 13.847        0.000                      0                    2        1.892        0.000                      0                    2  
clk_core            tck_dtmcs                10.659        0.000                      0                   32        1.683        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 4.146        0.000                      0                15482        0.418        0.000                      0                15482  
**async_default**  clkout1            clkout1                  4.276        0.000                      0                  326        0.530        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.580ns  (logic 2.317ns (12.471%)  route 16.263ns (87.529%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 28.798 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.656    16.165    swervolf/vga/dtg_n_44
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484    28.798    swervolf/vga/clk_31_5
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.418    29.216    
                         clock uncertainty           -0.142    29.074    
    SLICE_X66Y128        FDRE (Setup_fdre_C_R)       -0.524    28.550    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         28.550    
                         arrival time                         -16.165    
  -------------------------------------------------------------------
                         slack                                 12.385    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.580ns  (logic 2.317ns (12.471%)  route 16.263ns (87.529%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 28.798 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.656    16.165    swervolf/vga/dtg_n_44
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484    28.798    swervolf/vga/clk_31_5
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.418    29.216    
                         clock uncertainty           -0.142    29.074    
    SLICE_X66Y128        FDRE (Setup_fdre_C_R)       -0.524    28.550    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         28.550    
                         arrival time                         -16.165    
  -------------------------------------------------------------------
                         slack                                 12.385    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 0.642ns (3.412%)  route 18.175ns (96.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 29.020 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X54Y131        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.518    -1.906 f  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)         16.401    14.495    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_6
    SLICE_X23Y155        LUT6 (Prop_lut6_I0_O)        0.124    14.619 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_gate_74_LOPT_REMAP/O
                         net (fo=1, routed)           1.774    16.393    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_sig_71
    RAMB36_X1Y31         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.705    29.020    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.418    29.438    
                         clock uncertainty           -0.142    29.296    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.853    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.853    
                         arrival time                         -16.393    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.480ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.580ns  (logic 2.317ns (12.471%)  route 16.263ns (87.529%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 28.798 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.656    16.165    swervolf/vga/dtg_n_44
    SLICE_X67Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484    28.798    swervolf/vga/clk_31_5
    SLICE_X67Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.418    29.216    
                         clock uncertainty           -0.142    29.074    
    SLICE_X67Y128        FDRE (Setup_fdre_C_R)       -0.429    28.645    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                         -16.165    
  -------------------------------------------------------------------
                         slack                                 12.480    

Slack (MET) :             12.541ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.519ns  (logic 2.317ns (12.511%)  route 16.202ns (87.489%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 28.798 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.595    16.104    swervolf/vga/dtg_n_44
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484    28.798    swervolf/vga/clk_31_5
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.418    29.216    
                         clock uncertainty           -0.142    29.074    
    SLICE_X65Y128        FDRE (Setup_fdre_C_R)       -0.429    28.645    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 12.541    

Slack (MET) :             12.541ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.519ns  (logic 2.317ns (12.511%)  route 16.202ns (87.489%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 28.798 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.595    16.104    swervolf/vga/dtg_n_44
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484    28.798    swervolf/vga/clk_31_5
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.418    29.216    
                         clock uncertainty           -0.142    29.074    
    SLICE_X65Y128        FDRE (Setup_fdre_C_R)       -0.429    28.645    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 12.541    

Slack (MET) :             12.594ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.683ns  (logic 0.642ns (3.436%)  route 18.041ns (96.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 29.021 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X54Y131        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.518    -1.906 f  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)         16.260    14.354    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_6
    SLICE_X23Y154        LUT6 (Prop_lut6_I0_O)        0.124    14.478 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           1.781    16.260    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_70
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.706    29.021    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.418    29.439    
                         clock uncertainty           -0.142    29.297    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.854    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.854    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                 12.594    

Slack (MET) :             12.632ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.425ns  (logic 2.317ns (12.575%)  route 16.108ns (87.425%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 28.796 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.501    16.011    swervolf/vga/dtg_n_44
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482    28.796    swervolf/vga/clk_31_5
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.418    29.214    
                         clock uncertainty           -0.142    29.072    
    SLICE_X67Y127        FDRE (Setup_fdre_C_R)       -0.429    28.643    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                 12.632    

Slack (MET) :             12.632ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.425ns  (logic 2.317ns (12.575%)  route 16.108ns (87.425%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 28.796 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.501    16.011    swervolf/vga/dtg_n_44
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482    28.796    swervolf/vga/clk_31_5
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.418    29.214    
                         clock uncertainty           -0.142    29.072    
    SLICE_X67Y127        FDRE (Setup_fdre_C_R)       -0.429    28.643    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                 12.632    

Slack (MET) :             12.821ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 2.317ns (12.705%)  route 15.920ns (87.295%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 28.796 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    -2.415    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y131        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=119, routed)         9.447     7.488    swervolf/vga/B_gang/pixel_column[4]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  swervolf/vga/B_gang/vga_r_reg[3]_i_4836/O
                         net (fo=1, routed)           0.000     7.612    swervolf/vga/B_gang/vga_r_reg[3]_i_4836_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.013 r  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036/CO[3]
                         net (fo=1, routed)           0.000     8.013    swervolf/vga/B_gang/vga_r_reg_reg[3]_i_3036_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.284 f  swervolf/vga/B_gang/vga_r_reg_reg[3]_i_1373/CO[0]
                         net (fo=1, routed)           1.548     9.832    swervolf/vga/alien_pix3107_out
    SLICE_X32Y150        LUT4 (Prop_lut4_I0_O)        0.373    10.205 f  swervolf/vga/vga_r_reg[3]_i_455/O
                         net (fo=2, routed)           0.830    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_28_3
    SLICE_X28Y141        LUT4 (Prop_lut4_I2_O)        0.118    11.153 f  swervolf/vga/dtg/vga_r_reg[3]_i_134/O
                         net (fo=1, routed)           0.441    11.594    swervolf/vga/dtg/vga_r_reg[3]_i_134_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.326    11.920 f  swervolf/vga/dtg/vga_r_reg[3]_i_28/O
                         net (fo=1, routed)           1.169    13.088    swervolf/vga/dtg/vga_r_reg[3]_i_28_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.212 f  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=1, routed)           1.173    14.385    swervolf/vga/dtg/alienB_output[3]
    SLICE_X46Y133        LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          1.313    15.822    swervolf/vga/dtg_n_44
    SLICE_X64Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482    28.796    swervolf/vga/clk_31_5
    SLICE_X64Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.418    29.214    
                         clock uncertainty           -0.142    29.072    
    SLICE_X64Y127        FDRE (Setup_fdre_C_R)       -0.429    28.643    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -15.822    
  -------------------------------------------------------------------
                         slack                                 12.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.164ns (21.758%)  route 0.590ns (78.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.550    -0.864    swervolf/vga/dtg/clk_31_5
    SLICE_X54Y130        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.700 r  swervolf/vga/dtg/pix_num_reg[15]/Q
                         net (fo=65, routed)          0.590    -0.110    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.963    -1.148    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.692    -0.456    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180    -0.276    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.164ns (19.788%)  route 0.665ns (80.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.548    -0.866    swervolf/vga/dtg/clk_31_5
    SLICE_X54Y127        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.702 r  swervolf/vga/dtg/pix_num_reg[3]/Q
                         net (fo=65, routed)          0.665    -0.037    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.963    -1.148    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.692    -0.456    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.273    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.557    -0.857    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y133        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  swervolf/vga/A_gang/motion_counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.608    swervolf/vga/A_gang/motion_counter_reg_n_0_[3]
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.500 r  swervolf/vga/A_gang/motion_counter_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000    -0.500    swervolf/vga/A_gang/motion_counter_reg[0]_i_2__1_n_4
    SLICE_X39Y133        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.827    -1.284    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y133        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[3]/C
                         clock pessimism              0.427    -0.857    
    SLICE_X39Y133        FDRE (Hold_fdre_C_D)         0.105    -0.752    swervolf/vga/A_gang/motion_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.558    -0.856    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y134        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  swervolf/vga/A_gang/motion_counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.607    swervolf/vga/A_gang/motion_counter_reg_n_0_[7]
    SLICE_X39Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.499 r  swervolf/vga/A_gang/motion_counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.499    swervolf/vga/A_gang/motion_counter_reg[4]_i_1__1_n_4
    SLICE_X39Y134        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.828    -1.283    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y134        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[7]/C
                         clock pessimism              0.427    -0.856    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.105    -0.751    swervolf/vga/A_gang/motion_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 swervolf/vga/C_gang/motion_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/C_gang/motion_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.552    -0.862    swervolf/vga/C_gang/clk_31_5
    SLICE_X43Y128        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  swervolf/vga/C_gang/motion_counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.613    swervolf/vga/C_gang/motion_counter_reg_n_0_[3]
    SLICE_X43Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.505 r  swervolf/vga/C_gang/motion_counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.505    swervolf/vga/C_gang/motion_counter_reg[0]_i_2__0_n_4
    SLICE_X43Y128        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.820    -1.291    swervolf/vga/C_gang/clk_31_5
    SLICE_X43Y128        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[3]/C
                         clock pessimism              0.429    -0.862    
    SLICE_X43Y128        FDRE (Hold_fdre_C_D)         0.105    -0.757    swervolf/vga/C_gang/motion_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 swervolf/vga/C_gang/motion_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/C_gang/motion_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.553    -0.861    swervolf/vga/C_gang/clk_31_5
    SLICE_X43Y129        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  swervolf/vga/C_gang/motion_counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.612    swervolf/vga/C_gang/motion_counter_reg_n_0_[7]
    SLICE_X43Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.504 r  swervolf/vga/C_gang/motion_counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.504    swervolf/vga/C_gang/motion_counter_reg[4]_i_1__0_n_4
    SLICE_X43Y129        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/C_gang/clk_31_5
    SLICE_X43Y129        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[7]/C
                         clock pessimism              0.429    -0.861    
    SLICE_X43Y129        FDRE (Hold_fdre_C_D)         0.105    -0.756    swervolf/vga/C_gang/motion_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 swervolf/vga/B_gang/motion_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/B_gang/motion_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.568    -0.846    swervolf/vga/B_gang/clk_31_5
    SLICE_X10Y140        FDRE                                         r  swervolf/vga/B_gang/motion_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  swervolf/vga/B_gang/motion_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.567    swervolf/vga/B_gang/motion_counter_reg_n_0_[6]
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.457 r  swervolf/vga/B_gang/motion_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.457    swervolf/vga/B_gang/motion_counter_reg[4]_i_1_n_5
    SLICE_X10Y140        FDRE                                         r  swervolf/vga/B_gang/motion_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.839    -1.272    swervolf/vga/B_gang/clk_31_5
    SLICE_X10Y140        FDRE                                         r  swervolf/vga/B_gang/motion_counter_reg[6]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X10Y140        FDRE (Hold_fdre_C_D)         0.134    -0.712    swervolf/vga/B_gang/motion_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.558    -0.856    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y134        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  swervolf/vga/A_gang/motion_counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.610    swervolf/vga/A_gang/motion_counter_reg_n_0_[4]
    SLICE_X39Y134        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.495 r  swervolf/vga/A_gang/motion_counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.495    swervolf/vga/A_gang/motion_counter_reg[4]_i_1__1_n_7
    SLICE_X39Y134        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.828    -1.283    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y134        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[4]/C
                         clock pessimism              0.427    -0.856    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.105    -0.751    swervolf/vga/A_gang/motion_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.558    -0.856    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y135        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  swervolf/vga/A_gang/motion_counter_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.610    swervolf/vga/A_gang/motion_counter_reg_n_0_[8]
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.495 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.495    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_7
    SLICE_X39Y135        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.829    -1.282    swervolf/vga/A_gang/clk_31_5
    SLICE_X39Y135        FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[8]/C
                         clock pessimism              0.426    -0.856    
    SLICE_X39Y135        FDRE (Hold_fdre_C_D)         0.105    -0.751    swervolf/vga/A_gang/motion_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 swervolf/vga/C_gang/motion_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/C_gang/motion_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.553    -0.861    swervolf/vga/C_gang/clk_31_5
    SLICE_X43Y129        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  swervolf/vga/C_gang/motion_counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.615    swervolf/vga/C_gang/motion_counter_reg_n_0_[4]
    SLICE_X43Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.500 r  swervolf/vga/C_gang/motion_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.500    swervolf/vga/C_gang/motion_counter_reg[4]_i_1__0_n_7
    SLICE_X43Y129        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/C_gang/clk_31_5
    SLICE_X43Y129        FDRE                                         r  swervolf/vga/C_gang/motion_counter_reg[4]/C
                         clock pessimism              0.429    -0.861    
    SLICE_X43Y129        FDRE (Hold_fdre_C_D)         0.105    -0.756    swervolf/vga/C_gang/motion_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y28     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y28     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y29     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y29     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y12     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y12     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y29     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y29     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y6      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y6      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y127    swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X67Y127    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y127    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y127    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y127    swervolf/vga/vga_r_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y127    swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X67Y127    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X39Y134    swervolf/vga/A_gang/motion_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X39Y134    swervolf/vga/A_gang/motion_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X39Y134    swervolf/vga/A_gang/motion_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X8Y46      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_135_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X9Y46      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X9Y45      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_169_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X66Y128    swervolf/vga/vga_r_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y127    swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X67Y127    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X66Y128    swervolf/vga/vga_r_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y128    swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y127    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y128    swervolf/vga/vga_r_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.489     2.971    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     4.053    ddr2/ldc/subfragments_reset0
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.278    12.689    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.260    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X87Y144        FDRE (Setup_fdre_C_D)       -0.067    12.847    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.489     2.971    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.641     4.068    ddr2/ldc/subfragments_reset3
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.278    12.689    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.282    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X87Y144        FDRE (Setup_fdre_C_D)       -0.058    12.878    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.489     2.971    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.636     4.063    ddr2/ldc/subfragments_reset2
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.278    12.689    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.282    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X87Y144        FDRE (Setup_fdre_C_D)       -0.061    12.875    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.489     2.971    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.419     3.390 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.772    ddr2/ldc/subfragments_reset5
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.278    12.689    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.282    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.256    12.680    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.489     2.971    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     3.947    ddr2/ldc/subfragments_reset1
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.278    12.689    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.282    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X87Y144        FDRE (Setup_fdre_C_D)       -0.081    12.855    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.489     2.971    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.521     3.948    ddr2/ldc/subfragments_reset6
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.278    12.689    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.282    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.061    12.875    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.489     2.971    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.338     3.765    ddr2/ldc/subfragments_reset4
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.278    12.689    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.260    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.047    12.867    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.625     0.875    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141     1.016 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.118     1.134    ddr2/ldc/subfragments_reset4
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.728     1.166    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.278     0.888    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.075     0.963    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.625     0.875    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.128     1.003 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.122    ddr2/ldc/subfragments_reset5
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.728     1.166    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.291     0.875    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.012     0.887    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.625     0.875    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141     1.016 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.172     1.188    ddr2/ldc/subfragments_reset6
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.728     1.166    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.291     0.875    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.070     0.945    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.625     0.875    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141     1.016 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.186    ddr2/ldc/subfragments_reset1
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.728     1.166    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.291     0.875    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.066     0.941    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.625     0.875    ddr2/ldc/clk
    SLICE_X86Y144        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141     1.016 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.240    ddr2/ldc/subfragments_reset0
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.728     1.166    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.278     0.888    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.070     0.958    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.625     0.875    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141     1.016 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.232     1.247    ddr2/ldc/subfragments_reset3
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.728     1.166    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.291     0.875    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.072     0.947    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.625     0.875    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141     1.016 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.232     1.247    ddr2/ldc/subfragments_reset2
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.728     1.166    ddr2/ldc/clk
    SLICE_X87Y144        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.291     0.875    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.070     0.945    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y144   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y144   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y144   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y144   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y144   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y144   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y144   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y144   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y144   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y144   ddr2/ldc/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y144   ddr2/ldc/FD_6/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y144   ddr2/ldc/FD_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y144   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y144   ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y144   ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.456     6.816 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.199     7.015    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607     8.008    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.352     8.360    
                         clock uncertainty           -0.053     8.307    
    SLICE_X86Y85         FDPE (Setup_fdpe_C_D)       -0.047     8.260    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.518     6.874 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.756    ddr2/ldc/reset_counter[2]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.880 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.070    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.351    11.356    
                         clock uncertainty           -0.053    11.303    
    SLICE_X84Y84         FDSE (Setup_fdse_C_CE)      -0.169    11.134    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.518     6.874 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.756    ddr2/ldc/reset_counter[2]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.880 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.070    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.351    11.356    
                         clock uncertainty           -0.053    11.303    
    SLICE_X84Y84         FDSE (Setup_fdse_C_CE)      -0.169    11.134    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.518     6.874 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.756    ddr2/ldc/reset_counter[2]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.880 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.070    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.351    11.356    
                         clock uncertainty           -0.053    11.303    
    SLICE_X84Y84         FDSE (Setup_fdse_C_CE)      -0.169    11.134    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.518     6.874 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.756    ddr2/ldc/reset_counter[2]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.880 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.070    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.351    11.356    
                         clock uncertainty           -0.053    11.303    
    SLICE_X84Y84         FDSE (Setup_fdse_C_CE)      -0.169    11.134    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.478     6.834 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.906    ddr2/ldc/reset_counter[1]
    SLICE_X84Y84         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.201    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.351    11.356    
                         clock uncertainty           -0.053    11.303    
    SLICE_X84Y84         FDSE (Setup_fdse_C_D)        0.081    11.384    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.478     6.834 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.914    ddr2/ldc/reset_counter[1]
    SLICE_X84Y84         LUT2 (Prop_lut2_I1_O)        0.317     8.231 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.231    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.351    11.356    
                         clock uncertainty           -0.053    11.303    
    SLICE_X84Y84         FDSE (Setup_fdse_C_D)        0.118    11.421    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.478     6.834 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.906    ddr2/ldc/reset_counter[1]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.323     8.229 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.229    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.351    11.356    
                         clock uncertainty           -0.053    11.303    
    SLICE_X84Y84         FDSE (Setup_fdse_C_D)        0.118    11.421    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.795%)  route 0.516ns (55.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.419     6.779 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.516     7.295    ddr2/ldc/iodelay_rst
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.311    11.316    
                         clock uncertainty           -0.053    11.263    
    SLICE_X84Y84         FDSE (Setup_fdse_C_S)       -0.699    10.564    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.795%)  route 0.516ns (55.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.419     6.779 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.516     7.295    ddr2/ldc/iodelay_rst
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.311    11.316    
                         clock uncertainty           -0.053    11.263    
    SLICE_X84Y84         FDSE (Setup_fdse_C_S)       -0.699    10.564    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  3.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.141     2.023 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.065     2.089    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.551     1.882    
    SLICE_X86Y85         FDPE (Hold_fdpe_C_D)         0.075     1.957    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.164     2.045 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.115     2.161    ddr2/ldc/reset_counter[0]
    SLICE_X85Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.206 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.206    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X85Y84         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X85Y84         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.537     1.894    
    SLICE_X85Y84         FDRE (Hold_fdre_C_D)         0.091     1.985    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.164     2.045 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.220    ddr2/ldc/reset_counter[2]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.048     2.268 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.268    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X84Y84         FDSE (Hold_fdse_C_D)         0.131     2.012    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.164     2.045 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.220    ddr2/ldc/reset_counter[2]
    SLICE_X84Y84         LUT3 (Prop_lut3_I2_O)        0.045     2.265 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.265    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X84Y84         FDSE (Hold_fdse_C_D)         0.121     2.002    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.338%)  route 0.196ns (48.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.164     2.045 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     2.242    ddr2/ldc/reset_counter[0]
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.043     2.285 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.285    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X84Y84         FDSE (Hold_fdse_C_D)         0.131     2.012    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.578%)  route 0.196ns (48.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.164     2.045 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     2.242    ddr2/ldc/reset_counter[0]
    SLICE_X84Y84         LUT1 (Prop_lut1_I0_O)        0.045     2.287 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    ddr2/ldc/reset_counter0[0]
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X84Y84         FDSE (Hold_fdse_C_D)         0.120     2.001    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.584%)  route 0.195ns (60.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.195     2.206    ddr2/ldc/iodelay_rst
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.917    
    SLICE_X84Y84         FDSE (Hold_fdse_C_S)        -0.045     1.872    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.584%)  route 0.195ns (60.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.195     2.206    ddr2/ldc/iodelay_rst
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.917    
    SLICE_X84Y84         FDSE (Hold_fdse_C_S)        -0.045     1.872    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.584%)  route 0.195ns (60.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.195     2.206    ddr2/ldc/iodelay_rst
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.917    
    SLICE_X84Y84         FDSE (Hold_fdse_C_S)        -0.045     1.872    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.584%)  route 0.195ns (60.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X86Y85         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.195     2.206    ddr2/ldc/iodelay_rst
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X84Y84         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.917    
    SLICE_X84Y84         FDSE (Hold_fdse_C_S)        -0.045     1.872    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y85     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y85     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X85Y84     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y85     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y85     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y84     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y84     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y85     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y85     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y84     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y84     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y85     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y85     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y84     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB_D1/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC_D1/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMS32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMS32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 1.480ns (16.775%)  route 7.343ns (83.225%))
  Logic Levels:           6  (LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713     6.345    ddr2/ldc/clk_0
    SLICE_X85Y108        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.055     7.857    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRB0
    SLICE_X84Y108        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.009 r  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMB/O
                         net (fo=9, routed)           1.826     9.835    ddr2/ldc/tag_do_tag[8]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.348    10.183 f  ddr2/ldc/subfragments_roundrobin6_grant_i_5/O
                         net (fo=4, routed)           0.446    10.629    ddr2/ldc/subfragments_roundrobin6_grant_i_5_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.753 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.744    11.496    ddr2/ldc/storage_9_reg_0_15_0_5_i_9_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.673    12.293    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.759    14.176    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.152    14.328 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain6_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.839    15.168    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WE
    SLICE_X84Y94         RAMS32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/WCLK
    SLICE_X84Y94         RAMS32                                       r  ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD_D1/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.757    15.429    ddr2/ldc/data_mem_grain6_reg_0_1_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 1.891ns (20.776%)  route 7.211ns (79.224%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 15.998 - 10.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.618     6.250    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_fdce_C_Q)         0.478     6.728 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/Q
                         net (fo=78, routed)          0.850     7.578    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q
    SLICE_X70Y101        LUT2 (Prop_lut2_I0_O)        0.321     7.899 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/storage_10_reg_0_i_84/O
                         net (fo=3, routed)           0.805     8.704    ddr2/ldc/mem\\.w_valid
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.348     9.052 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=149, routed)         1.052    10.105    ddr2/ldc/grant_reg_0
    SLICE_X65Y106        LUT6 (Prop_lut6_I3_O)        0.124    10.229 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.729    10.957    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.124    11.081 f  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.732    11.813    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X61Y108        LUT6 (Prop_lut6_I3_O)        0.124    11.937 r  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_6/O
                         net (fo=1, routed)           0.650    12.587    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_6_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.711 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.747    13.458    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.582 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.909    14.490    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.614 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.738    15.352    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X76Y96         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.597    15.998    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X76Y96         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.232    16.230    
                         clock uncertainty           -0.057    16.173    
    SLICE_X76Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.640    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                         -15.352    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 1.891ns (20.776%)  route 7.211ns (79.224%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 15.998 - 10.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.618     6.250    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_fdce_C_Q)         0.478     6.728 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/Q
                         net (fo=78, routed)          0.850     7.578    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q
    SLICE_X70Y101        LUT2 (Prop_lut2_I0_O)        0.321     7.899 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/storage_10_reg_0_i_84/O
                         net (fo=3, routed)           0.805     8.704    ddr2/ldc/mem\\.w_valid
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.348     9.052 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=149, routed)         1.052    10.105    ddr2/ldc/grant_reg_0
    SLICE_X65Y106        LUT6 (Prop_lut6_I3_O)        0.124    10.229 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.729    10.957    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.124    11.081 f  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.732    11.813    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X61Y108        LUT6 (Prop_lut6_I3_O)        0.124    11.937 r  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_6/O
                         net (fo=1, routed)           0.650    12.587    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_6_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.711 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.747    13.458    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.582 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.909    14.490    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.614 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.738    15.352    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X76Y96         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.597    15.998    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X76Y96         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.232    16.230    
                         clock uncertainty           -0.057    16.173    
    SLICE_X76Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.640    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                         -15.352    
  -------------------------------------------------------------------
                         slack                                  0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.205     2.217    ddr2/ldc/storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X88Y119        RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.862     2.423    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y119        RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y119        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.140    ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_w_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_10_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.154%)  route 0.178ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.595     1.874    ddr2/ldc/clk_0
    SLICE_X73Y94         FDRE                                         r  ddr2/ldc/write_w_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDRE (Prop_fdre_C_Q)         0.141     2.015 r  ddr2/ldc/write_w_buffer_produce_reg[0]/Q
                         net (fo=6, routed)           0.178     2.194    ddr2/ldc/write_w_buffer_produce_reg[0]
    RAMB36_X2Y18         RAMB36E1                                     r  ddr2/ldc/storage_10_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.908     2.468    ddr2/ldc/clk_0
    RAMB36_X2Y18         RAMB36E1                                     r  ddr2/ldc/storage_10_reg_0/CLKBWRCLK
                         clock pessimism             -0.536     1.932    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.115    ddr2/ldc/storage_10_reg_0
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X89Y120        FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.128     1.999 r  ddr2/ldc/uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.223     2.223    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X88Y120        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.861     2.422    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X88Y120        RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.537     1.884    
    SLICE_X88Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.139    ddr2/ldc/storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y54    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y54    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y106   ddr2/ldc/storage_7_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y96    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :          695  Failing Endpoints,  Worst Slack       -1.482ns,  Total Violation     -355.574ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.482ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.233ns  (logic 3.594ns (16.927%)  route 17.639ns (83.073%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.718ns = ( 29.718 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           0.742    26.083    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124    26.207 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          1.177    27.384    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124    27.508 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.457    27.966    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.090 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         1.245    29.334    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124    29.458 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.572    30.030    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X34Y74         LUT3 (Prop_lut3_I2_O)        0.124    30.154 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           1.412    31.566    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124    31.690 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[61]_i_1__4/O
                         net (fo=1, routed)           0.000    31.690    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[29]
    SLICE_X14Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.520    29.718    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X14Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.472    30.190    
                         clock uncertainty           -0.062    30.127    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)        0.081    30.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         30.208    
                         arrival time                         -31.690    
  -------------------------------------------------------------------
                         slack                                 -1.482    

Slack (VIOLATED) :        -1.451ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.196ns  (logic 3.594ns (16.956%)  route 17.602ns (83.044%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           0.742    26.083    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124    26.207 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          1.177    27.384    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124    27.508 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.457    27.966    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.090 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         1.245    29.334    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124    29.458 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.572    30.030    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X34Y74         LUT3 (Prop_lut3_I2_O)        0.124    30.154 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           1.375    31.529    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I5_O)        0.124    31.653 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[57]_i_1__10/O
                         net (fo=1, routed)           0.000    31.653    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[25]
    SLICE_X12Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.518    29.716    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/C
                         clock pessimism              0.472    30.188    
                         clock uncertainty           -0.062    30.125    
    SLICE_X12Y88         FDCE (Setup_fdce_C_D)        0.077    30.202    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]
  -------------------------------------------------------------------
                         required time                         30.202    
                         arrival time                         -31.653    
  -------------------------------------------------------------------
                         slack                                 -1.451    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.185ns  (logic 3.594ns (16.965%)  route 17.591ns (83.035%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.717ns = ( 29.717 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           0.742    26.083    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124    26.207 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          1.177    27.384    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124    27.508 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.457    27.966    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.090 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         1.245    29.334    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124    29.458 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.572    30.030    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X34Y74         LUT3 (Prop_lut3_I2_O)        0.124    30.154 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           1.364    31.518    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I5_O)        0.124    31.642 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[56]_i_1__10/O
                         net (fo=1, routed)           0.000    31.642    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[24]
    SLICE_X12Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.519    29.717    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/C
                         clock pessimism              0.472    30.189    
                         clock uncertainty           -0.062    30.126    
    SLICE_X12Y89         FDCE (Setup_fdce_C_D)        0.077    30.203    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]
  -------------------------------------------------------------------
                         required time                         30.203    
                         arrival time                         -31.642    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 3.594ns (17.054%)  route 17.480ns (82.945%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           0.742    26.083    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124    26.207 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          1.177    27.384    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124    27.508 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.457    27.966    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.090 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         1.245    29.334    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124    29.458 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.572    30.030    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X34Y74         LUT3 (Prop_lut3_I2_O)        0.124    30.154 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           1.253    31.407    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I5_O)        0.124    31.531 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[60]_i_1__6/O
                         net (fo=1, routed)           0.000    31.531    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[28]
    SLICE_X14Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.518    29.716    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X14Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]/C
                         clock pessimism              0.472    30.188    
                         clock uncertainty           -0.062    30.125    
    SLICE_X14Y88         FDCE (Setup_fdce_C_D)        0.081    30.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]
  -------------------------------------------------------------------
                         required time                         30.206    
                         arrival time                         -31.531    
  -------------------------------------------------------------------
                         slack                                 -1.325    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.802ns  (logic 3.346ns (16.085%)  route 17.456ns (83.915%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.851ns = ( 29.851 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.151    26.492    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.616 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         0.854    27.470    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X57Y25         LUT4 (Prop_lut4_I1_O)        0.124    27.594 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.325    27.920    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124    28.044 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=136, routed)         1.497    29.541    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.124    29.665 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         1.595    31.260    swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X59Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.654    29.851    swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X59Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism              0.480    30.332    
                         clock uncertainty           -0.062    30.269    
    SLICE_X59Y24         FDCE (Setup_fdce_C_CE)      -0.205    30.064    swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         30.064    
                         arrival time                         -31.260    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[32]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.802ns  (logic 3.346ns (16.085%)  route 17.456ns (83.915%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.851ns = ( 29.851 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.151    26.492    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.616 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         0.854    27.470    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X57Y25         LUT4 (Prop_lut4_I1_O)        0.124    27.594 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.325    27.920    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124    28.044 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=136, routed)         1.497    29.541    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.124    29.665 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         1.595    31.260    swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X59Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.654    29.851    swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X59Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[32]/C
                         clock pessimism              0.480    30.332    
                         clock uncertainty           -0.062    30.269    
    SLICE_X59Y24         FDCE (Setup_fdce_C_CE)      -0.205    30.064    swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[32]
  -------------------------------------------------------------------
                         required time                         30.064    
                         arrival time                         -31.260    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.752ns  (logic 3.346ns (16.124%)  route 17.406ns (83.876%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.860ns = ( 29.860 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.339    26.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.804 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.874    27.678    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124    27.802 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.569    28.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X62Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3/O
                         net (fo=136, routed)         1.233    29.728    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib2
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.124    29.852 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.357    31.209    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X68Y20         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.663    29.860    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X68Y20         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.480    30.341    
                         clock uncertainty           -0.062    30.278    
    SLICE_X68Y20         FDCE (Setup_fdce_C_CE)      -0.205    30.073    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.073    
                         arrival time                         -31.209    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.722ns  (logic 3.594ns (17.344%)  route 17.128ns (82.656%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=2 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 29.699 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           0.742    26.083    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124    26.207 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          1.177    27.384    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124    27.508 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.457    27.966    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.090 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         1.289    29.379    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124    29.503 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__123/O
                         net (fo=4, routed)           0.461    29.963    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.087 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__361/O
                         net (fo=1, routed)           0.495    30.582    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_1
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.124    30.706 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__992/O
                         net (fo=1, routed)           0.473    31.179    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/din_new
    SLICE_X29Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.501    29.699    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X29Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.472    30.171    
                         clock uncertainty           -0.062    30.108    
    SLICE_X29Y75         FDCE (Setup_fdce_C_D)       -0.047    30.061    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.061    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.840ns  (logic 3.346ns (16.056%)  route 17.494ns (83.944%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.872ns = ( 29.872 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.339    26.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.874    27.678    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124    27.802 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.459    28.261    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    28.385 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.067    29.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124    29.576 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.721    31.297    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X12Y22         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.675    29.872    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y22         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.552    30.425    
                         clock uncertainty           -0.062    30.362    
    SLICE_X12Y22         FDCE (Setup_fdce_C_CE)      -0.169    30.193    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         30.193    
                         arrival time                         -31.297    
  -------------------------------------------------------------------
                         slack                                 -1.104    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.840ns  (logic 3.346ns (16.056%)  route 17.494ns (83.944%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.872ns = ( 29.872 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.796    10.458    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456    10.914 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          1.610    12.523    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.647 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.652    13.299    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.448    13.871    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.995 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.686    14.681    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.805 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.818    15.623    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.747 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.747    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.279 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.819    17.098    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.222 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.644    17.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.990 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          1.588    19.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_4
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.150    19.729 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[15]_i_13/O
                         net (fo=5, routed)           0.884    20.613    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_13__2_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.348    20.961 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1/O
                         net (fo=13, routed)          1.269    22.229    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_5__1_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.124    22.353 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[2]_i_2__9/O
                         net (fo=5, routed)           0.950    23.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_2
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    23.428 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14/O
                         net (fo=1, routed)           0.811    24.239    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_14_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8/O
                         net (fo=1, routed)           0.854    25.217    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.339    26.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.874    27.678    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124    27.802 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.459    28.261    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    28.385 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.067    29.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124    29.576 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.721    31.297    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X12Y22         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.675    29.872    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y22         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]/C
                         clock pessimism              0.552    30.425    
                         clock uncertainty           -0.062    30.362    
    SLICE_X12Y22         FDCE (Setup_fdce_C_CE)      -0.169    30.193    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         30.193    
                         arrival time                         -31.297    
  -------------------------------------------------------------------
                         slack                                 -1.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.598%)  route 0.244ns (63.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.567     3.214    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X64Y98         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDCE (Prop_fdce_C_Q)         0.141     3.355 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size][1]/Q
                         net (fo=2, routed)           0.244     3.600    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size_n_0_][1]
    SLICE_X70Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.837     4.098    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X70Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/C
                         clock pessimism             -0.613     3.484    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.063     3.547    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.610%)  route 0.244ns (63.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.620     3.268    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     3.409 r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=2, routed)           0.244     3.653    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dec_i0_pc_e3[15]
    SLICE_X52Y29         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.891     4.152    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y29         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism             -0.622     3.530    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.070     3.600    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.042%)  route 0.250ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.601     3.248    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X7Y96          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.141     3.389 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[41]/Q
                         net (fo=1, routed)           0.250     3.640    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[41]_1
    SLICE_X7Y100         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.870     4.132    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X7Y100         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[41]/C
                         clock pessimism             -0.613     3.518    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.066     3.584    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[41]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.502%)  route 0.222ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.620     3.268    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y29         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.164     3.432 r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[21]/Q
                         net (fo=2, routed)           0.222     3.654    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dec_i0_pc_e3[22]
    SLICE_X52Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.893     4.154    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[21]/C
                         clock pessimism             -0.622     3.532    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.066     3.598    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i1e4pcff/genblock.dff/dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.604%)  route 0.255ns (64.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.620     3.268    swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.141     3.409 r  swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=2, routed)           0.255     3.664    swervolf/swerv_eh1/swerv/dec/decode/i1e4pcff/genblock.dff/dffs/dec_i1_pc_e3[18]
    SLICE_X53Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e4pcff/genblock.dff/dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.894     4.155    swervolf/swerv_eh1/swerv/dec/decode/i1e4pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e4pcff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism             -0.622     3.533    
    SLICE_X53Y32         FDCE (Hold_fdce_C_D)         0.070     3.603    swervolf/swerv_eh1/swerv/dec/decode/i1e4pcff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.913%)  route 0.201ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.574     3.221    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X13Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128     3.349 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[48]/Q
                         net (fo=1, routed)           0.201     3.550    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[48]_0
    SLICE_X13Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.843     4.104    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X13Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[48]/C
                         clock pessimism             -0.613     3.490    
    SLICE_X13Y101        FDCE (Hold_fdce_C_D)        -0.002     3.488    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[48]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.642%)  route 0.255ns (64.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.574     3.221    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X13Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.141     3.362 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[32]/Q
                         net (fo=1, routed)           0.255     3.617    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[32]_1
    SLICE_X12Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.841     4.103    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[32]/C
                         clock pessimism             -0.613     3.489    
    SLICE_X12Y105        FDCE (Hold_fdce_C_D)         0.059     3.548    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.554%)  route 0.267ns (65.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.620     3.268    swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y19         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDCE (Prop_fdce_C_Q)         0.141     3.409 r  swervolf/swerv_eh1/swerv/dec/instbuff/pc0ff/genblock.dff/dffs/dout_reg[6]/Q
                         net (fo=8, routed)           0.267     3.676    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dec_i0_pc_d[6]
    SLICE_X44Y18         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.898     4.159    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y18         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism             -0.622     3.537    
    SLICE_X44Y18         FDCE (Hold_fdce_C_D)         0.070     3.607    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.856%)  route 0.237ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.622     3.270    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y30         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.164     3.434 r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.237     3.671    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[24]_0
    SLICE_X55Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.893     4.154    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism             -0.622     3.532    
    SLICE_X55Y31         FDCE (Hold_fdce_C_D)         0.070     3.602    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.224ns (41.566%)  route 0.315ns (58.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.567     3.214    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.128     3.342 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[9]/Q
                         net (fo=32, routed)          0.315     3.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg_n_0_[9]
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.096     3.753 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[19]_i_1__91/O
                         net (fo=1, routed)           0.000     3.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[19]_1
    SLICE_X34Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.910     4.171    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X34Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism             -0.618     3.552    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.131     3.683    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y13    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y13    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y64    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y63    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y63    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y52    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y53    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y53    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.656ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.419ns (38.967%)  route 0.656ns (61.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.709     3.638    tap/dmi_tck
    SLICE_X5Y142         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.419     4.057 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.656     4.713    tap/dmi[31]
    SLICE_X5Y142         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.589   103.249    tap/dmi_tck
    SLICE_X5Y142         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.388   103.638    
                         clock uncertainty           -0.035   103.602    
    SLICE_X5Y142         FDRE (Setup_fdre_C_D)       -0.233   103.369    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.369    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                 98.656    

Slack (MET) :             98.656ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.419ns (38.967%)  route 0.656ns (61.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 103.250 - 100.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.710     3.639    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.419     4.058 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.656     4.714    tap/dmi[8]
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.590   103.250    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.388   103.639    
                         clock uncertainty           -0.035   103.603    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)       -0.233   103.370    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        103.370    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                 98.656    

Slack (MET) :             98.758ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.330%)  route 0.647ns (58.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 103.250 - 100.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.710     3.639    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.647     4.742    tap/dmi[19]
    SLICE_X5Y143         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.590   103.250    tap/dmi_tck
    SLICE_X5Y143         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.366   103.617    
                         clock uncertainty           -0.035   103.581    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)       -0.081   103.500    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.500    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                 98.758    

Slack (MET) :             98.776ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.569%)  route 0.615ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 103.250 - 100.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.710     3.639    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.615     4.710    tap/dmi[11]
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.590   103.250    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.366   103.617    
                         clock uncertainty           -0.035   103.581    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)       -0.095   103.486    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        103.486    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 98.776    

Slack (MET) :             98.784ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.537%)  route 0.642ns (58.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 103.250 - 100.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.710     3.639    tap/dmi_tck
    SLICE_X5Y143         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.642     4.736    tap/dmi[17]
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.590   103.250    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.363   103.614    
                         clock uncertainty           -0.035   103.578    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)       -0.058   103.520    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.520    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                 98.784    

Slack (MET) :             98.784ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.543%)  route 0.642ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.709     3.638    tap/dmi_tck
    SLICE_X5Y141         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDSE (Prop_fdse_C_Q)         0.456     4.094 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.642     4.735    tap/dmi[4]
    SLICE_X4Y141         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.589   103.249    tap/dmi_tck
    SLICE_X4Y141         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.366   103.616    
                         clock uncertainty           -0.035   103.580    
    SLICE_X4Y141         FDRE (Setup_fdre_C_D)       -0.061   103.519    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        103.519    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 98.784    

Slack (MET) :             98.785ns  (required time - arrival time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.505%)  route 0.643ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 103.250 - 100.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.710     3.639    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.643     4.737    tap/dmi[15]
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.590   103.250    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism              0.388   103.639    
                         clock uncertainty           -0.035   103.603    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)       -0.081   103.522    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                        103.522    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 98.785    

Slack (MET) :             98.793ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.709     3.638    tap/dmi_tck
    SLICE_X4Y141         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     4.094 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.626     4.720    tap/dmi[1]
    SLICE_X5Y141         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.589   103.249    tap/dmi_tck
    SLICE_X5Y141         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.366   103.616    
                         clock uncertainty           -0.035   103.580    
    SLICE_X5Y141         FDSE (Setup_fdse_C_D)       -0.067   103.513    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.513    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                 98.793    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.429%)  route 0.645ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 103.250 - 100.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.710     3.639    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.645     4.739    tap/dmi[16]
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.590   103.250    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.388   103.639    
                         clock uncertainty           -0.035   103.603    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)       -0.061   103.542    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        103.542    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                 98.803    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.429%)  route 0.645ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.709     3.638    tap/dmi_tck
    SLICE_X4Y142         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.456     4.094 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.645     4.738    tap/dmi[26]
    SLICE_X4Y142         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.589   103.249    tap/dmi_tck
    SLICE_X4Y142         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.388   103.638    
                         clock uncertainty           -0.035   103.602    
    SLICE_X4Y142         FDRE (Setup_fdre_C_D)       -0.061   103.541    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        103.541    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                 98.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.599     1.335    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141     1.476 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.065     1.542    tap/dmi[10]
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.869     1.725    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.390     1.335    
    SLICE_X4Y144         FDRE (Hold_fdre_C_D)         0.075     1.410    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.598     1.334    tap/dmi_tck
    SLICE_X5Y142         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.113     1.588    tap/dmi[27]
    SLICE_X4Y142         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.868     1.724    tap/dmi_tck
    SLICE_X4Y142         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.377     1.347    
    SLICE_X4Y142         FDRE (Hold_fdre_C_D)         0.072     1.419    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.599     1.335    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.128     1.463 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.117     1.580    tap/dmi[9]
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.869     1.725    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism             -0.377     1.348    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.021     1.369    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.468%)  route 0.169ns (54.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.599     1.335    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141     1.476 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.169     1.645    tap/dmi[7]
    SLICE_X5Y141         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.868     1.724    tap/dmi_tck
    SLICE_X5Y141         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.374     1.350    
    SLICE_X5Y141         FDSE (Hold_fdse_C_D)         0.072     1.422    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.991%)  route 0.172ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.598     1.334    tap/dmi_tck
    SLICE_X4Y142         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.172     1.648    tap/dmi[23]
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.869     1.725    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism             -0.374     1.351    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.072     1.423    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.599     1.335    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141     1.476 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.179     1.656    tap/dmi[22]
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.869     1.725    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism             -0.390     1.335    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.070     1.405    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.462%)  route 0.176ns (55.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.598     1.334    tap/dmi_tck
    SLICE_X4Y141         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.176     1.651    tap/dmi[3]
    SLICE_X4Y141         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.868     1.724    tap/dmi_tck
    SLICE_X4Y141         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.390     1.334    
    SLICE_X4Y141         FDRE (Hold_fdre_C_D)         0.066     1.400    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.127%)  route 0.202ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.599     1.335    tap/dmi_tck
    SLICE_X4Y144         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141     1.476 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.202     1.678    tap/dmi[14]
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.869     1.725    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism             -0.377     1.348    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.070     1.418    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.005%)  route 0.165ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.599     1.335    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141     1.476 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.165     1.642    tap/dmi[12]
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.869     1.725    tap/dmi_tck
    SLICE_X5Y144         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.390     1.335    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.046     1.381    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.005%)  route 0.165ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.598     1.334    tap/dmi_tck
    SLICE_X5Y142         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.165     1.641    tap/dmi[28]
    SLICE_X5Y142         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.868     1.724    tap/dmi_tck
    SLICE_X5Y142         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.390     1.334    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.046     1.380    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y141   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y144   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y144   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y144   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y144   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y144   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y144   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y144   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y143   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y141   tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y141   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y141   tap/dmi_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y141   tap/dmi_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y142   tap/dmi_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y142   tap/dmi_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y142   tap/dmi_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y142   tap/dmi_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y142   tap/dmi_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y142   tap/dmi_reg[25]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y141   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y144   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y144   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y144   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y144   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y144   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y144   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y144   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y144   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y144   tap/dmi_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.433ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.671ns (26.193%)  route 1.891ns (73.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X70Y71         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518     3.924 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.891     5.815    tap/dtmcs[34]
    SLICE_X69Y75         LUT3 (Prop_lut3_I2_O)        0.153     5.968 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.968    tap/dtmcs[33]_i_2_n_0
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.326   103.361    
                         clock uncertainty           -0.035   103.326    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)        0.075   103.401    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.401    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                 97.433    

Slack (MET) :             97.952ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.718ns (35.137%)  route 1.325ns (64.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 103.118 - 100.000 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.693     3.482    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.419     3.901 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.325     5.227    tap/dtmcs[25]
    SLICE_X72Y74         LUT3 (Prop_lut3_I2_O)        0.299     5.526 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.526    tap/dtmcs[24]_i_1_n_0
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.575   103.118    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.364   103.482    
                         clock uncertainty           -0.035   103.447    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.031   103.478    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.478    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 97.952    

Slack (MET) :             98.006ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.743ns (38.885%)  route 1.168ns (61.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.700     3.489    tap/dtmcs_tck
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.419     3.908 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           1.168     5.076    tap/dtmcs[3]
    SLICE_X71Y71         LUT3 (Prop_lut3_I2_O)        0.324     5.400 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.400    tap/dtmcs[2]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.326   103.366    
                         clock uncertainty           -0.035   103.331    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.075   103.406    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.406    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 98.006    

Slack (MET) :             98.114ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.580ns (32.989%)  route 1.178ns (67.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.700     3.489    tap/dtmcs_tck
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.456     3.945 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           1.178     5.123    tap/dtmcs[15]
    SLICE_X71Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.247 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     5.247    tap/dtmcs[14]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.326   103.366    
                         clock uncertainty           -0.035   103.331    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.031   103.362    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.362    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 98.114    

Slack (MET) :             98.226ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.608ns (32.732%)  route 1.250ns (67.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 103.118 - 100.000 ) 
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.611     3.400    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.456     3.856 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           1.250     5.106    tap/dtmcs[28]
    SLICE_X72Y74         LUT3 (Prop_lut3_I2_O)        0.152     5.258 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     5.258    tap/dtmcs[27]_i_1_n_0
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.575   103.118    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.326   103.444    
                         clock uncertainty           -0.035   103.409    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.075   103.484    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.484    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 98.226    

Slack (MET) :             98.238ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.744ns (41.301%)  route 1.057ns (58.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.419     3.825 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           1.057     4.882    tap/dtmcs[6]
    SLICE_X69Y71         LUT3 (Prop_lut3_I2_O)        0.325     5.207 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.207    tap/dtmcs[5]_i_1_n_0
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.366   103.406    
                         clock uncertainty           -0.035   103.371    
    SLICE_X69Y71         FDRE (Setup_fdre_C_D)        0.075   103.446    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        103.446    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                 98.238    

Slack (MET) :             98.285ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.518ns (32.562%)  route 1.073ns (67.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 103.041 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X70Y71         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518     3.924 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.073     4.997    tap/dtmcs[34]
    SLICE_X69Y69         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.498   103.041    tap/dtmcs_tck
    SLICE_X69Y69         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism              0.343   103.384    
                         clock uncertainty           -0.035   103.349    
    SLICE_X69Y69         FDRE (Setup_fdre_C_D)       -0.067   103.282    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                        103.282    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 98.285    

Slack (MET) :             98.313ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.419ns (30.455%)  route 0.957ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 103.038 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDRE (Prop_fdre_C_Q)         0.419     3.825 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.957     4.782    tap/dtmcs[20]
    SLICE_X67Y72         FDRE                                         r  tap/dtmcs_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.495   103.038    tap/dtmcs_tck
    SLICE_X67Y72         FDRE                                         r  tap/dtmcs_r_reg[20]/C
                         clock pessimism              0.326   103.364    
                         clock uncertainty           -0.035   103.329    
    SLICE_X67Y72         FDRE (Setup_fdre_C_D)       -0.234   103.095    tap/dtmcs_r_reg[20]
  -------------------------------------------------------------------
                         required time                        103.095    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                 98.313    

Slack (MET) :             98.318ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.740ns (43.563%)  route 0.959ns (56.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.419     3.825 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.959     4.784    tap/dtmcs[5]
    SLICE_X71Y71         LUT3 (Prop_lut3_I2_O)        0.321     5.105 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     5.105    tap/dtmcs[4]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.343   103.383    
                         clock uncertainty           -0.035   103.348    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.075   103.423    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.423    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 98.318    

Slack (MET) :             98.333ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.478ns (33.502%)  route 0.949ns (66.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X70Y71         FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.478     3.884 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           0.949     4.833    tap/dtmcs[38]
    SLICE_X70Y71         FDRE                                         r  tap/dtmcs_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X70Y71         FDRE                                         r  tap/dtmcs_reg[37]/C
                         clock pessimism              0.366   103.406    
                         clock uncertainty           -0.035   103.371    
    SLICE_X70Y71         FDRE (Setup_fdre_C_D)       -0.205   103.166    tap/dtmcs_reg[37]
  -------------------------------------------------------------------
                         required time                        103.166    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 98.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.223    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDRE (Prop_fdre_C_Q)         0.141     1.364 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.110     1.474    tap/dtmcs[14]
    SLICE_X71Y70         FDRE                                         r  tap/dtmcs_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X71Y70         FDRE                                         r  tap/dtmcs_r_reg[14]/C
                         clock pessimism             -0.364     1.238    
    SLICE_X71Y70         FDRE (Hold_fdre_C_D)         0.070     1.308    tap/dtmcs_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.580     1.247    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.128     1.375 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.073     1.448    tap/dtmcs[26]
    SLICE_X73Y74         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.849     1.624    tap/dtmcs_tck
    SLICE_X73Y74         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism             -0.364     1.260    
    SLICE_X73Y74         FDRE (Hold_fdre_C_D)         0.022     1.282    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.430%)  route 0.128ns (47.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.223    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141     1.364 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           0.128     1.492    tap/dtmcs[19]
    SLICE_X67Y72         FDRE                                         r  tap/dtmcs_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.600    tap/dtmcs_tck
    SLICE_X67Y72         FDRE                                         r  tap/dtmcs_r_reg[19]/C
                         clock pessimism             -0.342     1.258    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.066     1.324    tap/dtmcs_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.580     1.247    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.098     1.486    tap/dtmcs[22]
    SLICE_X73Y74         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.849     1.624    tap/dtmcs_tck
    SLICE_X73Y74         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.364     1.260    
    SLICE_X73Y74         FDRE (Hold_fdre_C_D)         0.057     1.317    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.805%)  route 0.116ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.584     1.251    tap/dtmcs_tck
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141     1.392 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.116     1.509    tap/dtmcs[16]
    SLICE_X73Y71         FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.628    tap/dtmcs_tck
    SLICE_X73Y71         FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism             -0.364     1.264    
    SLICE_X73Y71         FDRE (Hold_fdre_C_D)         0.047     1.311    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.783%)  route 0.148ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.580     1.247    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           0.148     1.536    tap/dtmcs[23]
    SLICE_X73Y74         FDRE                                         r  tap/dtmcs_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.849     1.624    tap/dtmcs_tck
    SLICE_X73Y74         FDRE                                         r  tap/dtmcs_r_reg[23]/C
                         clock pessimism             -0.364     1.260    
    SLICE_X73Y74         FDRE (Hold_fdre_C_D)         0.059     1.319    tap/dtmcs_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.280%)  route 0.127ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.223    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.128     1.351 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.127     1.478    tap/dtmcs[5]
    SLICE_X68Y70         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X68Y70         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.364     1.238    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.019     1.257    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.868%)  route 0.124ns (49.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.584     1.251    tap/dtmcs_tck
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.128     1.379 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.124     1.503    tap/dtmcs[3]
    SLICE_X73Y71         FDRE                                         r  tap/dtmcs_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.628    tap/dtmcs_tck
    SLICE_X73Y71         FDRE                                         r  tap/dtmcs_r_reg[3]/C
                         clock pessimism             -0.364     1.264    
    SLICE_X73Y71         FDRE (Hold_fdre_C_D)         0.018     1.282    tap/dtmcs_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.246%)  route 0.132ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.223    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.128     1.351 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.132     1.483    tap/dtmcs[8]
    SLICE_X68Y70         FDRE                                         r  tap/dtmcs_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X68Y70         FDRE                                         r  tap/dtmcs_r_reg[8]/C
                         clock pessimism             -0.364     1.238    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.023     1.261    tap/dtmcs_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.006%)  route 0.133ns (50.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.223    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.128     1.351 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           0.133     1.484    tap/dtmcs[6]
    SLICE_X68Y70         FDRE                                         r  tap/dtmcs_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X68Y70         FDRE                                         r  tap/dtmcs_r_reg[6]/C
                         clock pessimism             -0.364     1.238    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.022     1.260    tap/dtmcs_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y70   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X73Y71   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y70   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y70   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y70   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y70   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X73Y71   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X73Y71   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X73Y71   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y71   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y71   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y71   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y71   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y72   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y72   tap/dtmcs_r_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y72   tap/dtmcs_r_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y71   tap/dtmcs_r_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y74   tap/dtmcs_r_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y74   tap/dtmcs_r_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y70   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y70   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y70   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y70   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y70   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y70   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y70   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y70   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y70   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y70   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.892ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 100.940 - 100.000 ) 
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.103     1.103    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     1.559 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.522     2.081    tap/idcode[0]
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.205    tap/idcode[0]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.940   100.940    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.163   101.103    
                         clock uncertainty           -0.035   101.068    
    SLICE_X28Y79         FDRE (Setup_fdre_C_D)        0.029   101.097    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                          -2.205    
  -------------------------------------------------------------------
                         slack                                 98.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.495ns
    Source Clock Delay      (SCD):    0.427ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.427     0.427    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     0.568 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.185     0.753    tap/idcode[0]
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.798 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.798    tap/idcode[0]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.495     0.495    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.068     0.427    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.091     0.518    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y79  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_31_5_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack      -18.776ns,  Total Violation     -220.037ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.776ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.393ns  (logic 2.079ns (38.552%)  route 3.314ns (61.448%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 1457.369 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.527  1475.014    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I3_O)        0.124  1475.138 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.519  1475.657    swervolf/vga/dtg_n_45
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484  1457.369    swervolf/vga/clk_31_5
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.000  1457.369    
                         clock uncertainty           -0.441  1456.928    
    SLICE_X65Y128        FDRE (Setup_fdre_C_D)       -0.047  1456.881    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       1456.881    
                         arrival time                       -1475.657    
  -------------------------------------------------------------------
                         slack                                -18.776    

Slack (VIOLATED) :        -18.605ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.229ns  (logic 2.079ns (39.761%)  route 3.150ns (60.239%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 1457.369 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.527  1475.014    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I3_O)        0.124  1475.138 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.355  1475.493    swervolf/vga/dtg_n_45
    SLICE_X67Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484  1457.369    swervolf/vga/clk_31_5
    SLICE_X67Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.000  1457.369    
                         clock uncertainty           -0.441  1456.928    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)       -0.040  1456.888    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.888    
                         arrival time                       -1475.493    
  -------------------------------------------------------------------
                         slack                                -18.605    

Slack (VIOLATED) :        -18.603ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.222ns  (logic 2.079ns (39.814%)  route 3.143ns (60.186%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 1457.367 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.527  1475.014    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I3_O)        0.124  1475.138 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.348  1475.486    swervolf/vga/dtg_n_45
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482  1457.367    swervolf/vga/clk_31_5
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.000  1457.367    
                         clock uncertainty           -0.441  1456.926    
    SLICE_X65Y127        FDRE (Setup_fdre_C_D)       -0.043  1456.883    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.883    
                         arrival time                       -1475.486    
  -------------------------------------------------------------------
                         slack                                -18.603    

Slack (VIOLATED) :        -18.566ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.201ns  (logic 2.079ns (39.970%)  route 3.122ns (60.030%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 1457.369 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.323  1474.809    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X67Y127        LUT6 (Prop_lut6_I4_O)        0.124  1474.933 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.532  1475.465    swervolf/vga/dtg_n_47
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484  1457.369    swervolf/vga/clk_31_5
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.000  1457.369    
                         clock uncertainty           -0.441  1456.928    
    SLICE_X66Y128        FDRE (Setup_fdre_C_D)       -0.028  1456.900    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       1456.900    
                         arrival time                       -1475.466    
  -------------------------------------------------------------------
                         slack                                -18.566    

Slack (VIOLATED) :        -18.452ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.076ns  (logic 2.079ns (40.958%)  route 2.997ns (59.042%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 1457.369 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.387  1474.873    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I3_O)        0.124  1474.997 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.343  1475.340    swervolf/vga/dtg_n_46
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484  1457.369    swervolf/vga/clk_31_5
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.000  1457.369    
                         clock uncertainty           -0.441  1456.928    
    SLICE_X65Y128        FDRE (Setup_fdre_C_D)       -0.040  1456.888    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.888    
                         arrival time                       -1475.340    
  -------------------------------------------------------------------
                         slack                                -18.452    

Slack (VIOLATED) :        -18.421ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.069ns  (logic 2.079ns (41.014%)  route 2.990ns (58.986%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 1457.369 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.387  1474.873    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I3_O)        0.124  1474.997 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.336  1475.333    swervolf/vga/dtg_n_46
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.484  1457.369    swervolf/vga/clk_31_5
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.000  1457.369    
                         clock uncertainty           -0.441  1456.928    
    SLICE_X66Y128        FDRE (Setup_fdre_C_D)       -0.016  1456.912    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       1456.912    
                         arrival time                       -1475.333    
  -------------------------------------------------------------------
                         slack                                -18.421    

Slack (VIOLATED) :        -18.383ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.005ns  (logic 2.079ns (41.537%)  route 2.926ns (58.463%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 1457.367 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.323  1474.809    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X67Y127        LUT6 (Prop_lut6_I4_O)        0.124  1474.933 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.336  1475.269    swervolf/vga/dtg_n_47
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482  1457.367    swervolf/vga/clk_31_5
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.000  1457.367    
                         clock uncertainty           -0.441  1456.926    
    SLICE_X65Y127        FDRE (Setup_fdre_C_D)       -0.040  1456.886    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.886    
                         arrival time                       -1475.269    
  -------------------------------------------------------------------
                         slack                                -18.383    

Slack (VIOLATED) :        -18.247ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.866ns  (logic 2.079ns (42.725%)  route 2.787ns (57.275%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 1457.367 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.187  1474.673    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I3_O)        0.124  1474.797 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.333  1475.130    swervolf/vga/dtg_n_530
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482  1457.367    swervolf/vga/clk_31_5
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000  1457.367    
                         clock uncertainty           -0.441  1456.926    
    SLICE_X67Y127        FDRE (Setup_fdre_C_D)       -0.043  1456.883    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.883    
                         arrival time                       -1475.130    
  -------------------------------------------------------------------
                         slack                                -18.247    

Slack (VIOLATED) :        -18.129ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.699ns  (logic 2.079ns (44.242%)  route 2.620ns (55.758%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 1457.367 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.187  1474.673    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I3_O)        0.124  1474.797 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.166  1474.963    swervolf/vga/dtg_n_530
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482  1457.367    swervolf/vga/clk_31_5
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.000  1457.367    
                         clock uncertainty           -0.441  1456.926    
    SLICE_X65Y127        FDRE (Setup_fdre_C_D)       -0.092  1456.834    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.834    
                         arrival time                       -1474.963    
  -------------------------------------------------------------------
                         slack                                -18.129    

Slack (VIOLATED) :        -18.039ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.733ns  (logic 2.079ns (43.924%)  route 2.654ns (56.076%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 1457.367 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.264ns = ( 1470.264 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.603  1470.264    swervolf/btn/clk_core_BUFG
    SLICE_X59Y120        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.456  1470.720 r  swervolf/btn/btn_col_reg_reg[4]_replica/Q
                         net (fo=13, routed)          0.859  1471.579    swervolf/btn/Q[4]_repN
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.124  1471.703 r  swervolf/btn/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000  1471.703    swervolf/vga/dfnder/_inferred__3/i__carry__1_1[0]
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.216 r  swervolf/vga/dfnder/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1472.216    swervolf/vga/dfnder/_inferred__3/i__carry__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.333 r  swervolf/vga/dfnder/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000  1472.333    swervolf/vga/dfnder/_inferred__3/i__carry__1_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.587 f  swervolf/vga/dfnder/_inferred__3/i__carry__2/CO[0]
                         net (fo=1, routed)           0.667  1473.254    swervolf/vga/dtg/vga_r_reg[3]_i_46_1[0]
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.367  1473.621 f  swervolf/vga/dtg/vga_r_reg[3]_i_209/O
                         net (fo=1, routed)           0.742  1474.362    swervolf/vga/dtg/vga_r_reg[3]_i_209_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124  1474.486 f  swervolf/vga/dtg/vga_r_reg[3]_i_46/O
                         net (fo=4, routed)           0.387  1474.873    swervolf/vga/dtg/vga_r_reg[3]_i_46_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I3_O)        0.124  1474.997 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.000  1474.997    swervolf/vga/dtg_n_46
    SLICE_X64Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         1.482  1457.367    swervolf/vga/clk_31_5
    SLICE_X64Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.000  1457.367    
                         clock uncertainty           -0.441  1456.926    
    SLICE_X64Y127        FDRE (Setup_fdre_C_D)        0.032  1456.958    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.958    
                         arrival time                       -1474.997    
  -------------------------------------------------------------------
                         slack                                -18.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.490ns (42.972%)  route 0.650ns (57.028%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.257     3.979    swervolf/vga/dfnder/CO[0]
    SLICE_X65Y126        LUT2 (Prop_lut2_I0_O)        0.114     4.093 r  swervolf/vga/dfnder/vga_r_reg[3]_i_45/O
                         net (fo=4, routed)           0.202     4.295    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X65Y127        LUT6 (Prop_lut6_I2_O)        0.045     4.340 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.000     4.340    swervolf/vga/dtg_n_530
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/clk_31_5
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.441    -0.849    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.092    -0.757    swervolf/vga/vga_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.166ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.490ns (40.485%)  route 0.720ns (59.515%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.288     4.009    swervolf/vga/dtg/vga_r_reg_reg[0]_1[0]
    SLICE_X64Y125        LUT6 (Prop_lut6_I4_O)        0.114     4.123 r  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.242     4.365    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I1_O)        0.045     4.410 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.000     4.410    swervolf/vga/dtg_n_46
    SLICE_X64Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/clk_31_5
    SLICE_X64Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.441    -0.849    
    SLICE_X64Y127        FDRE (Hold_fdre_C_D)         0.092    -0.757    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.191ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.490ns (39.685%)  route 0.745ns (60.315%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.257     3.979    swervolf/vga/dfnder/CO[0]
    SLICE_X65Y126        LUT2 (Prop_lut2_I0_O)        0.114     4.093 r  swervolf/vga/dfnder/vga_r_reg[3]_i_45/O
                         net (fo=4, routed)           0.296     4.389    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X67Y127        LUT6 (Prop_lut6_I2_O)        0.045     4.434 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.000     4.434    swervolf/vga/dtg_n_47
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/clk_31_5
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.441    -0.849    
    SLICE_X67Y127        FDRE (Hold_fdre_C_D)         0.092    -0.757    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.205ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.490ns (40.693%)  route 0.714ns (59.307%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.257     3.979    swervolf/vga/dfnder/CO[0]
    SLICE_X65Y126        LUT2 (Prop_lut2_I0_O)        0.114     4.093 r  swervolf/vga/dfnder/vga_r_reg[3]_i_45/O
                         net (fo=4, routed)           0.202     4.295    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X65Y127        LUT6 (Prop_lut6_I2_O)        0.045     4.340 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.064     4.404    swervolf/vga/dtg_n_530
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/clk_31_5
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.441    -0.849    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.047    -0.802    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                           4.404    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.225ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.490ns (39.106%)  route 0.763ns (60.894%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.257     3.979    swervolf/vga/dfnder/CO[0]
    SLICE_X65Y126        LUT2 (Prop_lut2_I0_O)        0.114     4.093 r  swervolf/vga/dfnder/vga_r_reg[3]_i_45/O
                         net (fo=4, routed)           0.202     4.295    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X65Y127        LUT6 (Prop_lut6_I2_O)        0.045     4.340 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.113     4.452    swervolf/vga/dtg_n_530
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/clk_31_5
    SLICE_X67Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.441    -0.849    
    SLICE_X67Y127        FDRE (Hold_fdre_C_D)         0.076    -0.773    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                           4.452    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.233ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.490ns (38.864%)  route 0.771ns (61.136%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.257     3.979    swervolf/vga/dfnder/CO[0]
    SLICE_X65Y126        LUT2 (Prop_lut2_I0_O)        0.114     4.093 r  swervolf/vga/dfnder/vga_r_reg[3]_i_45/O
                         net (fo=4, routed)           0.198     4.291    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X66Y127        LUT6 (Prop_lut6_I2_O)        0.045     4.336 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.124     4.460    swervolf/vga/dtg_n_45
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.821    -1.290    swervolf/vga/clk_31_5
    SLICE_X65Y127        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.441    -0.849    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.076    -0.773    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                           4.460    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.242ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.490ns (38.498%)  route 0.783ns (61.502%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.257     3.979    swervolf/vga/dfnder/CO[0]
    SLICE_X65Y126        LUT2 (Prop_lut2_I0_O)        0.114     4.093 r  swervolf/vga/dfnder/vga_r_reg[3]_i_45/O
                         net (fo=4, routed)           0.198     4.291    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X66Y127        LUT6 (Prop_lut6_I2_O)        0.045     4.336 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.136     4.472    swervolf/vga/dtg_n_45
    SLICE_X67Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.822    -1.289    swervolf/vga/clk_31_5
    SLICE_X67Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.441    -0.848    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.078    -0.770    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.303ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.490ns (36.728%)  route 0.844ns (63.272%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.288     4.009    swervolf/vga/dtg/vga_r_reg_reg[0]_1[0]
    SLICE_X64Y125        LUT6 (Prop_lut6_I4_O)        0.114     4.123 r  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.242     4.365    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I1_O)        0.045     4.410 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.124     4.534    swervolf/vga/dtg_n_46
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.822    -1.289    swervolf/vga/clk_31_5
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.441    -0.848    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.078    -0.770    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.311ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.490ns (37.006%)  route 0.834ns (62.994%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.288     4.009    swervolf/vga/dtg/vga_r_reg_reg[0]_1[0]
    SLICE_X64Y125        LUT6 (Prop_lut6_I4_O)        0.114     4.123 r  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.242     4.365    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I1_O)        0.045     4.410 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.114     4.524    swervolf/vga/dtg_n_46
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.822    -1.289    swervolf/vga/clk_31_5
    SLICE_X66Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.441    -0.848    
    SLICE_X66Y128        FDRE (Hold_fdre_C_D)         0.060    -0.788    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.316ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.490ns (36.464%)  route 0.854ns (63.536%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.552     3.199    swervolf/btn/clk_core_BUFG
    SLICE_X63Y123        FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     3.340 f  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=13, routed)          0.191     3.531    swervolf/btn/Q[5]_repN_1
    SLICE_X63Y122        LUT4 (Prop_lut4_I0_O)        0.051     3.582 r  swervolf/btn/player_active2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.582    swervolf/vga/dfnder/player_active2_carry__0_0[2]
    SLICE_X63Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     3.676 r  swervolf/vga/dfnder/player_active2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    swervolf/vga/dfnder/player_active2_carry_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.721 r  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=3, routed)           0.257     3.979    swervolf/vga/dfnder/CO[0]
    SLICE_X65Y126        LUT2 (Prop_lut2_I0_O)        0.114     4.093 r  swervolf/vga/dfnder/vga_r_reg[3]_i_45/O
                         net (fo=4, routed)           0.198     4.291    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X66Y127        LUT6 (Prop_lut6_I2_O)        0.045     4.336 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.207     4.543    swervolf/vga/dtg_n_45
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=406, routed)         0.822    -1.289    swervolf/vga/clk_31_5
    SLICE_X65Y128        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.441    -0.848    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075    -0.773    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  5.316    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.580ns (29.335%)  route 1.397ns (70.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 15.914 - 10.000 ) 
    Source Clock Delay      (SCD):    10.294ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.632    10.294    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.456    10.750 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           1.397    12.147    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][1]
    SLICE_X70Y98         LUT4 (Prop_lut4_I0_O)        0.124    12.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    12.271    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[0]
    SLICE_X70Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.513    15.914    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism              0.232    16.146    
                         clock uncertainty           -0.172    15.973    
    SLICE_X70Y98         FDCE (Setup_fdce_C_D)        0.077    16.050    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.716ns (37.366%)  route 1.200ns (62.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X68Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.419    10.700 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           1.200    11.900    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][26]
    SLICE_X67Y101        LUT4 (Prop_lut4_I0_O)        0.297    12.197 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    12.197    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[26]
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.497    15.897    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.172    15.957    
    SLICE_X67Y101        FDCE (Setup_fdce_C_D)        0.031    15.988    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.642ns (33.693%)  route 1.263ns (66.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 15.979 - 10.000 ) 
    Source Clock Delay      (SCD):    10.365ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.704    10.365    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X74Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDRE (Prop_fdre_C_Q)         0.518    10.883 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           1.263    12.147    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][17]
    SLICE_X73Y105        LUT4 (Prop_lut4_I0_O)        0.124    12.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000    12.271    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[17]
    SLICE_X73Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.579    15.979    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X73Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.232    16.211    
                         clock uncertainty           -0.172    16.039    
    SLICE_X73Y105        FDCE (Setup_fdce_C_D)        0.032    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         16.071    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.716ns (38.039%)  route 1.166ns (61.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns = ( 15.997 - 10.000 ) 
    Source Clock Delay      (SCD):    10.375ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.419    10.794 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           1.166    11.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][63]
    SLICE_X73Y99         LUT4 (Prop_lut4_I3_O)        0.297    12.257 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    12.257    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[62]
    SLICE_X73Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.596    15.997    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.232    16.229    
                         clock uncertainty           -0.172    16.056    
    SLICE_X73Y99         FDCE (Setup_fdce_C_D)        0.031    16.087    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         16.087    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.220%)  route 1.278ns (68.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    10.293ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.631    10.293    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.456    10.749 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           1.278    12.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X71Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.150 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000    12.150    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X71Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.512    15.913    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.232    16.145    
                         clock uncertainty           -0.172    15.972    
    SLICE_X71Y94         FDCE (Setup_fdce_C_D)        0.031    16.003    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.774ns (40.745%)  route 1.126ns (59.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 15.982 - 10.000 ) 
    Source Clock Delay      (SCD):    10.365ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.704    10.365    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X74Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDRE (Prop_fdre_C_Q)         0.478    10.843 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           1.126    11.969    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][34]
    SLICE_X76Y100        LUT4 (Prop_lut4_I0_O)        0.296    12.265 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[66]_i_1/O
                         net (fo=1, routed)           0.000    12.265    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[34]
    SLICE_X76Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.582    15.982    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X76Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.232    16.214    
                         clock uncertainty           -0.172    16.042    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)        0.079    16.121    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         16.121    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.715ns (41.393%)  route 1.012ns (58.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    10.374ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.712    10.374    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.419    10.793 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           1.012    11.805    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X71Y93         LUT4 (Prop_lut4_I0_O)        0.296    12.101 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[34]_i_1/O
                         net (fo=1, routed)           0.000    12.101    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[33]
    SLICE_X71Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.512    15.913    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.232    16.145    
                         clock uncertainty           -0.172    15.972    
    SLICE_X71Y93         FDCE (Setup_fdce_C_D)        0.029    16.001    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         16.001    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.642ns (36.024%)  route 1.140ns (63.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    10.293ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.631    10.293    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X70Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDRE (Prop_fdre_C_Q)         0.518    10.811 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           1.140    11.951    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X71Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.075 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[65]_i_1/O
                         net (fo=1, routed)           0.000    12.075    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[64]
    SLICE_X71Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.512    15.913    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism              0.232    16.145    
                         clock uncertainty           -0.172    15.972    
    SLICE_X71Y95         FDCE (Setup_fdce_C_D)        0.032    16.004    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.580ns (32.236%)  route 1.219ns (67.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 15.893 - 10.000 ) 
    Source Clock Delay      (SCD):    10.280ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.619    10.280    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X64Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.456    10.736 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           1.219    11.955    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][17]
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124    12.079 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    12.079    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[17]
    SLICE_X60Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.493    15.893    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X60Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.232    16.125    
                         clock uncertainty           -0.172    15.953    
    SLICE_X60Y104        FDCE (Setup_fdce_C_D)        0.079    16.032    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.642ns (36.111%)  route 1.136ns (63.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 15.893 - 10.000 ) 
    Source Clock Delay      (SCD):    10.277ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.616    10.277    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X60Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.518    10.795 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           1.136    11.931    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][16]
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124    12.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000    12.055    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[16]
    SLICE_X60Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.493    15.893    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X60Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.232    16.125    
                         clock uncertainty           -0.172    15.953    
    SLICE_X60Y104        FDCE (Setup_fdce_C_D)        0.079    16.032    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  3.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.561     3.208    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X57Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/Q
                         net (fo=1, routed)           0.052     3.402    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[26]
    SLICE_X56Y104        LUT4 (Prop_lut4_I1_O)        0.045     3.447 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[58]_i_1/O
                         net (fo=1, routed)           0.000     3.447    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[26]
    SLICE_X56Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.829     2.389    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism             -0.280     2.108    
                         clock uncertainty            0.172     2.281    
    SLICE_X56Y104        FDCE (Hold_fdce_C_D)         0.121     2.402    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.560     3.207    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X55Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           0.054     3.403    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][34]
    SLICE_X54Y106        LUT4 (Prop_lut4_I0_O)        0.045     3.448 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000     3.448    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[34]
    SLICE_X54Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.827     2.388    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.280     2.107    
                         clock uncertainty            0.172     2.280    
    SLICE_X54Y106        FDCE (Hold_fdce_C_D)         0.121     2.401    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141     3.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/Q
                         net (fo=1, routed)           0.087     3.469    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][10]
    SLICE_X74Y92         LUT4 (Prop_lut4_I3_O)        0.045     3.514 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[10]_i_1/O
                         net (fo=1, routed)           0.000     3.514    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[9]
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism             -0.280     2.148    
                         clock uncertainty            0.172     2.321    
    SLICE_X74Y92         FDCE (Hold_fdce_C_D)         0.120     2.441    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.563     3.210    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.141     3.351 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.058     3.410    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][44]
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.045     3.455 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     3.455    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[43]
    SLICE_X68Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.836     2.396    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.280     2.115    
                         clock uncertainty            0.172     2.288    
    SLICE_X68Y87         FDCE (Hold_fdce_C_D)         0.091     2.379    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.560     3.207    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X55Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][70]/Q
                         net (fo=1, routed)           0.091     3.440    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][33]
    SLICE_X54Y106        LUT4 (Prop_lut4_I0_O)        0.045     3.485 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[70]_i_1/O
                         net (fo=1, routed)           0.000     3.485    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[33]
    SLICE_X54Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.827     2.388    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.280     2.107    
                         clock uncertainty            0.172     2.280    
    SLICE_X54Y106        FDCE (Hold_fdce_C_D)         0.121     2.401    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    3.213ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.566     3.213    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X70Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDRE (Prop_fdre_C_Q)         0.164     3.377 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           0.049     3.426    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][5]
    SLICE_X71Y95         LUT4 (Prop_lut4_I0_O)        0.045     3.471 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[4]
    SLICE_X71Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.840     2.400    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.280     2.119    
                         clock uncertainty            0.172     2.292    
    SLICE_X71Y95         FDCE (Hold_fdce_C_D)         0.092     2.384    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X66Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     3.376 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][40]/Q
                         net (fo=1, routed)           0.051     3.428    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[14]
    SLICE_X67Y101        LUT4 (Prop_lut4_I1_O)        0.045     3.473 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     3.473    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[14]
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.091     2.378    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.596%)  route 0.111ns (37.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.590     3.237    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     3.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/Q
                         net (fo=1, routed)           0.111     3.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][62]
    SLICE_X74Y87         LUT4 (Prop_lut4_I3_O)        0.045     3.534 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[62]_i_1/O
                         net (fo=1, routed)           0.000     3.534    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[61]
    SLICE_X74Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.866     2.426    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism             -0.280     2.145    
                         clock uncertainty            0.172     2.318    
    SLICE_X74Y87         FDCE (Hold_fdce_C_D)         0.121     2.439    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.564     3.211    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X68Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDRE (Prop_fdre_C_Q)         0.141     3.352 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           0.085     3.437    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][27]
    SLICE_X69Y103        LUT4 (Prop_lut4_I0_O)        0.045     3.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[53]_i_1/O
                         net (fo=1, routed)           0.000     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[27]
    SLICE_X69Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.834     2.394    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.280     2.113    
                         clock uncertainty            0.172     2.286    
    SLICE_X69Y103        FDCE (Hold_fdce_C_D)         0.092     2.378    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.591     3.238    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X72Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.141     3.379 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           0.086     3.465    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[8]
    SLICE_X73Y105        LUT4 (Prop_lut4_I1_O)        0.045     3.510 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[34]_i_1/O
                         net (fo=1, routed)           0.000     3.510    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[8]
    SLICE_X73Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.860     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X73Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.280     2.140    
                         clock uncertainty            0.172     2.313    
    SLICE_X73Y105        FDCE (Hold_fdce_C_D)         0.091     2.404    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  1.107    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.096ns  (logic 0.642ns (6.359%)  route 9.454ns (93.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.688ns = ( 29.688 - 20.000 ) 
    Source Clock Delay      (SCD):    6.241ns = ( 16.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.609    16.241    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X58Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518    16.759 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           9.454    26.213    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][3]
    SLICE_X60Y113        LUT4 (Prop_lut4_I0_O)        0.124    26.337 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    26.337    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[3]
    SLICE_X60Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.491    29.688    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.232    29.920    
                         clock uncertainty           -0.173    29.747    
    SLICE_X60Y113        FDCE (Setup_fdce_C_D)        0.081    29.828    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.828    
                         arrival time                         -26.337    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.896ns  (logic 0.580ns (5.861%)  route 9.316ns (94.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 16.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.712    16.345    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.456    16.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/Q
                         net (fo=1, routed)           9.316    26.117    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][33]
    SLICE_X81Y82         LUT4 (Prop_lut4_I3_O)        0.124    26.241 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    26.241    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[30]
    SLICE_X81Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.592    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.232    30.022    
                         clock uncertainty           -0.173    29.849    
    SLICE_X81Y82         FDCE (Setup_fdce_C_D)        0.031    29.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         29.880    
                         arrival time                         -26.241    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.572ns  (logic 0.776ns (8.107%)  route 8.796ns (91.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.793ns = ( 29.793 - 20.000 ) 
    Source Clock Delay      (SCD):    6.351ns = ( 16.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.718    16.351    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.478    16.829 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/Q
                         net (fo=1, routed)           8.796    25.625    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][73]
    SLICE_X78Y89         LUT4 (Prop_lut4_I0_O)        0.298    25.923 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[73]_i_1__0/O
                         net (fo=1, routed)           0.000    25.923    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[70]
    SLICE_X78Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.595    29.793    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.232    30.025    
                         clock uncertainty           -0.173    29.852    
    SLICE_X78Y89         FDCE (Setup_fdce_C_D)        0.079    29.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -25.923    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.496ns  (logic 0.580ns (6.108%)  route 8.916ns (93.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.792ns = ( 29.792 - 20.000 ) 
    Source Clock Delay      (SCD):    6.350ns = ( 16.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.717    16.350    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456    16.806 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][21]/Q
                         net (fo=1, routed)           8.916    25.722    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][21]
    SLICE_X80Y84         LUT4 (Prop_lut4_I0_O)        0.124    25.846 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    25.846    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[18]
    SLICE_X80Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.594    29.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.232    30.024    
                         clock uncertainty           -0.173    29.851    
    SLICE_X80Y84         FDCE (Setup_fdce_C_D)        0.077    29.928    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         29.928    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.343ns  (logic 0.642ns (6.872%)  route 8.701ns (93.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.793ns = ( 29.793 - 20.000 ) 
    Source Clock Delay      (SCD):    6.351ns = ( 16.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.718    16.351    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518    16.869 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/Q
                         net (fo=1, routed)           8.701    25.570    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][69]
    SLICE_X78Y89         LUT4 (Prop_lut4_I0_O)        0.124    25.694 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[69]_i_1__0/O
                         net (fo=1, routed)           0.000    25.694    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[66]
    SLICE_X78Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.595    29.793    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.232    30.025    
                         clock uncertainty           -0.173    29.852    
    SLICE_X78Y89         FDCE (Setup_fdce_C_D)        0.081    29.933    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.316ns  (logic 0.580ns (6.226%)  route 8.736ns (93.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.792ns = ( 29.792 - 20.000 ) 
    Source Clock Delay      (SCD):    6.350ns = ( 16.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.717    16.350    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456    16.806 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           8.736    25.542    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X80Y84         LUT4 (Prop_lut4_I0_O)        0.124    25.666 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    25.666    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[28]
    SLICE_X80Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.594    29.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.232    30.024    
                         clock uncertainty           -0.173    29.851    
    SLICE_X80Y84         FDCE (Setup_fdce_C_D)        0.081    29.932    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         29.932    
                         arrival time                         -25.666    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][62]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.872ns  (logic 0.642ns (7.236%)  route 8.230ns (92.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.787ns = ( 29.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.710    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y78         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.518    16.861 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][62]/Q
                         net (fo=1, routed)           8.230    25.091    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][62]
    SLICE_X80Y79         LUT4 (Prop_lut4_I0_O)        0.124    25.215 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[62]_i_1__0/O
                         net (fo=1, routed)           0.000    25.215    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[59]
    SLICE_X80Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.589    29.787    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism              0.232    30.019    
                         clock uncertainty           -0.173    29.846    
    SLICE_X80Y79         FDCE (Setup_fdce_C_D)        0.079    29.925    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         29.925    
                         arrival time                         -25.215    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.697ns  (logic 0.642ns (7.382%)  route 8.055ns (92.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 29.797 - 20.000 ) 
    Source Clock Delay      (SCD):    6.354ns = ( 16.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.721    16.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.518    16.872 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/Q
                         net (fo=1, routed)           8.055    24.927    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][32]
    SLICE_X85Y82         LUT4 (Prop_lut4_I0_O)        0.124    25.051 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[32]_i_1__0/O
                         net (fo=1, routed)           0.000    25.051    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[29]
    SLICE_X85Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.599    29.797    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.232    30.029    
                         clock uncertainty           -0.173    29.856    
    SLICE_X85Y82         FDCE (Setup_fdce_C_D)        0.029    29.885    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         29.885    
                         arrival time                         -25.051    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.708ns  (logic 0.580ns (6.660%)  route 8.128ns (93.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.788ns = ( 29.788 - 20.000 ) 
    Source Clock Delay      (SCD):    6.342ns = ( 16.342 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.709    16.342    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.456    16.798 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           8.128    24.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][63]
    SLICE_X80Y81         LUT4 (Prop_lut4_I0_O)        0.124    25.050 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    25.050    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X80Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.590    29.788    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.232    30.020    
                         clock uncertainty           -0.173    29.847    
    SLICE_X80Y81         FDCE (Setup_fdce_C_D)        0.079    29.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                         -25.050    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.638ns  (logic 0.580ns (6.715%)  route 8.058ns (93.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.791ns = ( 29.791 - 20.000 ) 
    Source Clock Delay      (SCD):    6.346ns = ( 16.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713    16.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y77         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.456    16.802 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           8.058    24.860    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][40]
    SLICE_X84Y77         LUT4 (Prop_lut4_I3_O)        0.124    24.984 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[40]_i_1__0/O
                         net (fo=1, routed)           0.000    24.984    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[37]
    SLICE_X84Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.593    29.791    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism              0.232    30.023    
                         clock uncertainty           -0.173    29.850    
    SLICE_X84Y77         FDCE (Setup_fdce_C_D)        0.081    29.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -24.984    
  -------------------------------------------------------------------
                         slack                                  4.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.624ns (13.283%)  route 4.074ns (86.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.379ns
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.602     6.003    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.385     6.388 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           4.074    10.462    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][59]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.239    10.701 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    10.701    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[56]
    SLICE_X84Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.717    10.379    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.232    10.146    
                         clock uncertainty            0.173    10.319    
    SLICE_X84Y81         FDCE (Hold_fdce_C_D)         0.331    10.650    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                        -10.650    
                         arrival time                          10.701    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.467ns (10.029%)  route 4.189ns (89.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.382ns
    Source Clock Delay      (SCD):    6.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.604     6.005    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.367     6.372 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           4.189    10.561    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][7]
    SLICE_X83Y83         LUT4 (Prop_lut4_I0_O)        0.100    10.661 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.661    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[4]
    SLICE_X83Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.720    10.382    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.232    10.149    
                         clock uncertainty            0.173    10.322    
    SLICE_X83Y83         FDCE (Hold_fdce_C_D)         0.271    10.593    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.593    
                         arrival time                          10.661    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.578ns (12.410%)  route 4.079ns (87.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.370ns
    Source Clock Delay      (SCD):    5.996ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.595     5.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y76         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.337     6.333 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           4.079    10.412    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][4]
    SLICE_X83Y74         LUT4 (Prop_lut4_I3_O)        0.241    10.653 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.653    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[1]
    SLICE_X83Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.708    10.370    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.232    10.137    
                         clock uncertainty            0.173    10.310    
    SLICE_X83Y74         FDCE (Hold_fdce_C_D)         0.270    10.580    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.580    
                         arrival time                          10.653    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.467ns (9.997%)  route 4.204ns (90.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.381ns
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.599     6.000    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y79         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.367     6.367 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           4.204    10.571    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][67]
    SLICE_X85Y82         LUT4 (Prop_lut4_I0_O)        0.100    10.671 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    10.671    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[64]
    SLICE_X85Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.232    10.148    
                         clock uncertainty            0.173    10.321    
    SLICE_X85Y82         FDCE (Hold_fdce_C_D)         0.271    10.592    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                        -10.592    
                         arrival time                          10.671    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.578ns (12.199%)  route 4.160ns (87.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.381ns
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.597     5.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.337     6.335 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/Q
                         net (fo=1, routed)           4.160    10.495    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][70]
    SLICE_X80Y88         LUT4 (Prop_lut4_I3_O)        0.241    10.736 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[70]_i_1__0/O
                         net (fo=1, routed)           0.000    10.736    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[67]
    SLICE_X80Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.232    10.148    
                         clock uncertainty            0.173    10.321    
    SLICE_X80Y88         FDCE (Hold_fdce_C_D)         0.331    10.652    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                        -10.652    
                         arrival time                          10.736    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.467ns (9.967%)  route 4.218ns (90.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.378ns
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592     5.993    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.367     6.360 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/Q
                         net (fo=1, routed)           4.218    10.578    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][29]
    SLICE_X82Y80         LUT4 (Prop_lut4_I3_O)        0.100    10.678 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    10.678    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[26]
    SLICE_X82Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.716    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism             -0.232    10.145    
                         clock uncertainty            0.173    10.318    
    SLICE_X82Y80         FDCE (Hold_fdce_C_D)         0.270    10.588    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                        -10.588    
                         arrival time                          10.678    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.467ns (9.851%)  route 4.273ns (90.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.377ns
    Source Clock Delay      (SCD):    5.999ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.598     5.999    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y78         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.367     6.366 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][37]/Q
                         net (fo=1, routed)           4.273    10.639    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][37]
    SLICE_X84Y79         LUT4 (Prop_lut4_I3_O)        0.100    10.739 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[37]_i_1__0/O
                         net (fo=1, routed)           0.000    10.739    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[34]
    SLICE_X84Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.232    10.144    
                         clock uncertainty            0.173    10.317    
    SLICE_X84Y79         FDCE (Hold_fdce_C_D)         0.331    10.648    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                        -10.648    
                         arrival time                          10.739    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.578ns (12.343%)  route 4.105ns (87.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.379ns
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.597     5.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.337     6.335 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/Q
                         net (fo=1, routed)           4.105    10.439    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][47]
    SLICE_X81Y86         LUT4 (Prop_lut4_I0_O)        0.241    10.680 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[47]_i_1__0/O
                         net (fo=1, routed)           0.000    10.680    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[44]
    SLICE_X81Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.717    10.379    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism             -0.232    10.146    
                         clock uncertainty            0.173    10.319    
    SLICE_X81Y86         FDCE (Hold_fdce_C_D)         0.269    10.588    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                        -10.588    
                         arrival time                          10.680    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.467ns (9.970%)  route 4.217ns (90.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.375ns
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.593     5.994    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y81         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.367     6.361 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           4.217    10.578    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][39]
    SLICE_X81Y82         LUT4 (Prop_lut4_I3_O)        0.100    10.678 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    10.678    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[36]
    SLICE_X81Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.232    10.142    
                         clock uncertainty            0.173    10.315    
    SLICE_X81Y82         FDCE (Hold_fdce_C_D)         0.270    10.585    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                        -10.585    
                         arrival time                          10.678    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.578ns (12.346%)  route 4.104ns (87.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.373ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.596     5.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y77         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.337     6.334 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           4.104    10.437    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][54]
    SLICE_X82Y77         LUT4 (Prop_lut4_I3_O)        0.241    10.678 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    10.678    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[51]
    SLICE_X82Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.711    10.373    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.232    10.140    
                         clock uncertainty            0.173    10.313    
    SLICE_X82Y77         FDCE (Hold_fdce_C_D)         0.270    10.583    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                        -10.583    
                         arrival time                          10.678    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       13.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.847ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 0.456ns (3.727%)  route 11.779ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        6.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.781ns = ( 29.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X75Y70         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.456     3.947 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          11.779    15.726    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X75Y69         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.583    29.781    tap/clk_core_BUFG
    SLICE_X75Y69         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.781    
                         clock uncertainty           -0.140    29.641    
    SLICE_X75Y69         FDCE (Setup_fdce_C_D)       -0.067    29.574    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                 13.847    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.326ns  (logic 0.419ns (3.699%)  route 10.907ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        6.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.781ns = ( 29.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X75Y70         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.419     3.910 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          10.907    14.818    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X75Y69         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.583    29.781    tap/clk_core_BUFG
    SLICE_X75Y69         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.781    
                         clock uncertainty           -0.140    29.641    
    SLICE_X75Y69         FDCE (Setup_fdce_C_D)       -0.233    29.408    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                 14.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.141ns (2.839%)  route 4.826ns (97.161%))
  Logic Levels:           0  
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.253    tap/dtmcs_tck
    SLICE_X75Y70         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           4.826     6.221    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X75Y69         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.858     4.119    tap/clk_core_BUFG
    SLICE_X75Y69         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.119    
                         clock uncertainty            0.140     4.259    
    SLICE_X75Y69         FDCE (Hold_fdce_C_D)         0.070     4.329    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.329    
                         arrival time                           6.221    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.128ns (2.587%)  route 4.819ns (97.413%))
  Logic Levels:           0  
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.253    tap/dtmcs_tck
    SLICE_X75Y70         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.128     1.381 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           4.819     6.201    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X75Y69         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.858     4.119    tap/clk_core_BUFG
    SLICE_X75Y69         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.119    
                         clock uncertainty            0.140     4.259    
    SLICE_X75Y69         FDCE (Hold_fdce_C_D)         0.018     4.277    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.277    
                         arrival time                           6.201    
  -------------------------------------------------------------------
                         slack                                  1.924    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.953ns  (logic 0.608ns (31.125%)  route 1.345ns (68.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 90.363 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.701    90.362    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDCE (Prop_fdce_C_Q)         0.456    90.818 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           1.345    92.164    tap/dmi_reg_rdata[0]
    SLICE_X71Y71         LUT3 (Prop_lut3_I0_O)        0.152    92.316 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    92.316    tap/dtmcs[2]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.140   102.900    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.075   102.975    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        102.975    
                         arrival time                         -92.316    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.682ns  (logic 0.642ns (38.176%)  route 1.040ns (61.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 90.363 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.701    90.362    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDCE (Prop_fdce_C_Q)         0.518    90.880 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           1.040    91.920    tap/dmi_reg_rdata[15]
    SLICE_X71Y71         LUT3 (Prop_lut3_I0_O)        0.124    92.044 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    92.044    tap/dtmcs[17]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.140   102.900    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.032   102.932    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        102.932    
                         arrival time                         -92.044    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.981ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.635ns  (logic 0.610ns (37.319%)  route 1.025ns (62.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.355ns = ( 90.354 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.693    90.354    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDCE (Prop_fdce_C_Q)         0.456    90.810 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           1.025    91.835    tap/dmi_reg_rdata[31]
    SLICE_X69Y75         LUT3 (Prop_lut3_I0_O)        0.154    91.989 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000    91.989    tap/dtmcs[33]_i_2_n_0
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)        0.075   102.970    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        102.970    
                         arrival time                         -91.989    
  -------------------------------------------------------------------
                         slack                                 10.981    

Slack (MET) :             10.990ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.710ns  (logic 0.608ns (35.555%)  route 1.102ns (64.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    10.276ns = ( 90.276 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.614    90.275    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X68Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDCE (Prop_fdce_C_Q)         0.456    90.731 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           1.102    91.834    tap/dmi_reg_rdata[11]
    SLICE_X71Y71         LUT3 (Prop_lut3_I0_O)        0.152    91.986 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000    91.986    tap/dtmcs[13]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.140   102.900    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.075   102.975    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        102.975    
                         arrival time                         -91.986    
  -------------------------------------------------------------------
                         slack                                 10.990    

Slack (MET) :             11.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.652ns  (logic 0.642ns (38.868%)  route 1.010ns (61.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    10.364ns = ( 90.364 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.702    90.363    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y70         FDCE (Prop_fdce_C_Q)         0.518    90.881 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           1.010    91.891    tap/dmi_reg_rdata[14]
    SLICE_X73Y70         LUT3 (Prop_lut3_I0_O)        0.124    92.015 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    92.015    tap/dtmcs[16]_i_1_n_0
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.581   103.124    tap/dtmcs_tck
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.124    
                         clock uncertainty           -0.140   102.984    
    SLICE_X73Y70         FDRE (Setup_fdre_C_D)        0.031   103.015    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.015    
                         arrival time                         -92.015    
  -------------------------------------------------------------------
                         slack                                 11.000    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.590ns  (logic 0.580ns (36.488%)  route 1.010ns (63.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.276ns = ( 90.276 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.614    90.275    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDCE (Prop_fdce_C_Q)         0.456    90.731 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           1.010    91.741    tap/dmi_reg_rdata[26]
    SLICE_X69Y75         LUT3 (Prop_lut3_I0_O)        0.124    91.865 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    91.865    tap/dtmcs[28]_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)        0.029   102.924    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        102.924    
                         arrival time                         -91.865    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.077ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.571ns  (logic 0.580ns (36.912%)  route 0.991ns (63.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 90.281 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.619    90.280    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X68Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDCE (Prop_fdce_C_Q)         0.456    90.736 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.991    91.728    tap/dmi_reg_rdata[8]
    SLICE_X69Y71         LUT3 (Prop_lut3_I0_O)        0.124    91.852 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    91.852    tap/dtmcs[10]_i_1_n_0
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.140   102.900    
    SLICE_X69Y71         FDRE (Setup_fdre_C_D)        0.029   102.929    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        102.929    
                         arrival time                         -91.852    
  -------------------------------------------------------------------
                         slack                                 11.077    

Slack (MET) :             11.085ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.609ns  (logic 0.670ns (41.634%)  route 0.939ns (58.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.276ns = ( 90.276 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.614    90.275    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDCE (Prop_fdce_C_Q)         0.518    90.793 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.939    91.733    tap/dmi_reg_rdata[29]
    SLICE_X69Y75         LUT3 (Prop_lut3_I0_O)        0.152    91.885 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000    91.885    tap/dtmcs[31]_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)        0.075   102.970    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        102.970    
                         arrival time                         -91.885    
  -------------------------------------------------------------------
                         slack                                 11.085    

Slack (MET) :             11.108ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.464ns  (logic 0.580ns (39.630%)  route 0.884ns (60.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.355ns = ( 90.354 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.693    90.354    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDCE (Prop_fdce_C_Q)         0.456    90.810 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.884    91.694    tap/dmi_reg_rdata[30]
    SLICE_X69Y75         LUT3 (Prop_lut3_I0_O)        0.124    91.818 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    91.818    tap/dtmcs[32]_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)        0.031   102.926    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        102.926    
                         arrival time                         -91.818    
  -------------------------------------------------------------------
                         slack                                 11.108    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.655ns  (logic 0.609ns (36.792%)  route 1.046ns (63.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 103.118 - 100.000 ) 
    Source Clock Delay      (SCD):    10.276ns = ( 90.276 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.614    90.275    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDCE (Prop_fdce_C_Q)         0.456    90.731 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           1.046    91.778    tap/dmi_reg_rdata[24]
    SLICE_X72Y74         LUT3 (Prop_lut3_I0_O)        0.153    91.931 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000    91.931    tap/dtmcs[26]_i_1_n_0
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.575   103.118    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000   103.118    
                         clock uncertainty           -0.140   102.978    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.075   103.053    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.053    
                         arrival time                         -91.931    
  -------------------------------------------------------------------
                         slack                                 11.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDCE (Prop_fdce_C_Q)         0.141     3.345 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.138     3.484    tap/dmi_reg_rdata[7]
    SLICE_X69Y71         LUT3 (Prop_lut3_I0_O)        0.048     3.532 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     3.532    tap/dtmcs[9]_i_1_n_0
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.601    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.601    
                         clock uncertainty            0.140     1.741    
    SLICE_X69Y71         FDRE (Hold_fdre_C_D)         0.107     1.848    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.100%)  route 0.143ns (42.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.141     3.373 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.143     3.516    tap/dmi_reg_rdata[1]
    SLICE_X73Y70         LUT3 (Prop_lut3_I0_O)        0.049     3.565 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     3.565    tap/dtmcs[3]_i_1_n_0
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.854     1.629    tap/dtmcs_tck
    SLICE_X73Y70         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     1.629    
                         clock uncertainty            0.140     1.769    
    SLICE_X73Y70         FDRE (Hold_fdre_C_D)         0.107     1.876    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.311%)  route 0.126ns (37.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDCE (Prop_fdce_C_Q)         0.164     3.367 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.126     3.494    tap/dmi_reg_rdata[16]
    SLICE_X69Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.539 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     3.539    tap/dtmcs[18]_i_1_n_0
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.601    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000     1.601    
                         clock uncertainty            0.140     1.741    
    SLICE_X69Y71         FDRE (Hold_fdre_C_D)         0.092     1.833    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.744%)  route 0.154ns (45.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.154     3.523    tap/dmi_reg_rdata[21]
    SLICE_X72Y74         LUT3 (Prop_lut3_I0_O)        0.045     3.568 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     3.568    tap/dtmcs[23]_i_1_n_0
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.849     1.624    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.624    
                         clock uncertainty            0.140     1.764    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.092     1.856    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.041%)  route 0.178ns (48.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDCE (Prop_fdce_C_Q)         0.141     3.345 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.178     3.524    tap/dmi_reg_rdata[9]
    SLICE_X71Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.569 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.569    tap/dtmcs[11]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.601    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.601    
                         clock uncertainty            0.140     1.741    
    SLICE_X71Y71         FDRE (Hold_fdre_C_D)         0.091     1.832    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.900%)  route 0.195ns (51.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.195     3.540    tap/dmi_reg_rdata[27]
    SLICE_X69Y75         LUT3 (Prop_lut3_I0_O)        0.046     3.586 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     3.586    tap/dtmcs[29]_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.822     1.597    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.140     1.737    
    SLICE_X69Y75         FDRE (Hold_fdre_C_D)         0.107     1.844    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.273%)  route 0.199ns (51.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.553     3.200    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.141     3.341 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.199     3.541    tap/dmi_reg_rdata[5]
    SLICE_X69Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.586 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     3.586    tap/dtmcs[7]_i_1_n_0
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.601    tap/dtmcs_tck
    SLICE_X69Y71         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.601    
                         clock uncertainty            0.140     1.741    
    SLICE_X69Y71         FDRE (Hold_fdre_C_D)         0.092     1.833    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (45.960%)  route 0.215ns (54.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.215     3.560    tap/dmi_reg_rdata[2]
    SLICE_X71Y71         LUT3 (Prop_lut3_I0_O)        0.042     3.602 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     3.602    tap/dtmcs[4]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.601    tap/dtmcs_tck
    SLICE_X71Y71         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000     1.601    
                         clock uncertainty            0.140     1.741    
    SLICE_X71Y71         FDRE (Hold_fdre_C_D)         0.107     1.848    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.761ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.888%)  route 0.202ns (52.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.202     3.572    tap/dmi_reg_rdata[22]
    SLICE_X72Y74         LUT3 (Prop_lut3_I0_O)        0.045     3.617 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     3.617    tap/dtmcs[24]_i_1_n_0
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.849     1.624    tap/dtmcs_tck
    SLICE_X72Y74         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000     1.624    
                         clock uncertainty            0.140     1.764    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.092     1.856    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.737%)  route 0.187ns (47.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDCE (Prop_fdce_C_Q)         0.164     3.367 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.187     3.555    tap/dmi_reg_rdata[28]
    SLICE_X69Y75         LUT3 (Prop_lut3_I0_O)        0.045     3.600 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.600    tap/dtmcs[30]_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.822     1.597    tap/dtmcs_tck
    SLICE_X69Y75         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.140     1.737    
    SLICE_X69Y75         FDRE (Hold_fdre_C_D)         0.092     1.829    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  1.770    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.031ns  (logic 0.642ns (4.271%)  route 14.389ns (95.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.696ns = ( 29.696 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        9.124    25.546    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[31]_1
    SLICE_X48Y107        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.499    29.696    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/clk_core_BUFG
    SLICE_X48Y107        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12]/C
                         clock pessimism              0.464    30.160    
                         clock uncertainty           -0.062    30.098    
    SLICE_X48Y107        FDCE (Recov_fdce_C_CLR)     -0.405    29.693    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         29.693    
                         arrival time                         -25.546    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.031ns  (logic 0.642ns (4.271%)  route 14.389ns (95.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.696ns = ( 29.696 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        9.124    25.546    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[31]_1
    SLICE_X48Y107        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.499    29.696    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/clk_core_BUFG
    SLICE_X48Y107        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13]/C
                         clock pessimism              0.464    30.160    
                         clock uncertainty           -0.062    30.098    
    SLICE_X48Y107        FDCE (Recov_fdce_C_CLR)     -0.405    29.693    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.693    
                         arrival time                         -25.546    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.031ns  (logic 0.642ns (4.271%)  route 14.389ns (95.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.696ns = ( 29.696 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        9.124    25.546    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[31]_1
    SLICE_X48Y107        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.499    29.696    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/clk_core_BUFG
    SLICE_X48Y107        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[6]/C
                         clock pessimism              0.464    30.160    
                         clock uncertainty           -0.062    30.098    
    SLICE_X48Y107        FDCE (Recov_fdce_C_CLR)     -0.405    29.693    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         29.693    
                         arrival time                         -25.546    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.994ns  (logic 0.642ns (4.282%)  route 14.352ns (95.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.701ns = ( 29.701 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        9.088    25.510    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[31]_1
    SLICE_X40Y108        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.504    29.701    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/clk_core_BUFG
    SLICE_X40Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[2]/C
                         clock pessimism              0.464    30.165    
                         clock uncertainty           -0.062    30.103    
    SLICE_X40Y108        FDCE (Recov_fdce_C_CLR)     -0.405    29.698    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         29.698    
                         arrival time                         -25.510    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.994ns  (logic 0.642ns (4.282%)  route 14.352ns (95.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.701ns = ( 29.701 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        9.088    25.510    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[31]_1
    SLICE_X40Y108        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.504    29.701    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/clk_core_BUFG
    SLICE_X40Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[4]/C
                         clock pessimism              0.464    30.165    
                         clock uncertainty           -0.062    30.103    
    SLICE_X40Y108        FDCE (Recov_fdce_C_CLR)     -0.405    29.698    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.698    
                         arrival time                         -25.510    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.849ns  (logic 0.642ns (4.323%)  route 14.207ns (95.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.692ns = ( 29.692 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        8.943    25.365    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]_0
    SLICE_X36Y129        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.495    29.692    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.config_gw_inst/int_pend_ff/clk_core_BUFG
    SLICE_X36Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/C
                         clock pessimism              0.464    30.156    
                         clock uncertainty           -0.062    30.094    
    SLICE_X36Y129        FDCE (Recov_fdce_C_CLR)     -0.405    29.689    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.689    
                         arrival time                         -25.365    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.658ns  (logic 0.642ns (4.380%)  route 14.016ns (95.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.686ns = ( 29.686 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        8.751    25.173    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]_0
    SLICE_X47Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.489    29.686    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/clk_core_BUFG
    SLICE_X47Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/C
                         clock pessimism              0.464    30.150    
                         clock uncertainty           -0.062    30.088    
    SLICE_X47Y130        FDCE (Recov_fdce_C_CLR)     -0.405    29.683    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.683    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.658ns  (logic 0.642ns (4.380%)  route 14.016ns (95.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.686ns = ( 29.686 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        8.751    25.173    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]_8
    SLICE_X47Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.489    29.686    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/clk_core_BUFG
    SLICE_X47Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]/C
                         clock pessimism              0.464    30.150    
                         clock uncertainty           -0.062    30.088    
    SLICE_X47Y130        FDCE (Recov_fdce_C_CLR)     -0.405    29.683    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.683    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.658ns  (logic 0.642ns (4.380%)  route 14.016ns (95.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.686ns = ( 29.686 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        8.751    25.173    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]_8
    SLICE_X47Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.489    29.686    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/clk_core_BUFG
    SLICE_X47Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/C
                         clock pessimism              0.464    30.150    
                         clock uncertainty           -0.062    30.088    
    SLICE_X47Y130        FDCE (Recov_fdce_C_CLR)     -0.405    29.683    swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.683    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.558ns  (logic 0.642ns (4.410%)  route 13.916ns (95.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.701ns = ( 29.701 - 20.000 ) 
    Source Clock Delay      (SCD):    10.516ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.854    10.516    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.518    11.034 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.265    16.298    clk_gen/rst_core
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.422 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        8.651    25.073    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[31]_1
    SLICE_X36Y109        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       1.504    29.701    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/clk_core_BUFG
    SLICE_X36Y109        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0]/C
                         clock pessimism              0.464    30.165    
                         clock uncertainty           -0.062    30.103    
    SLICE_X36Y109        FDCE (Recov_fdce_C_CLR)     -0.405    29.698    swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.698    
                         arrival time                         -25.073    
  -------------------------------------------------------------------
                         slack                                  4.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.175     3.639    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X81Y45         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X81Y45         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]/C
                         clock pessimism             -0.876     3.314    
    SLICE_X81Y45         FDCE (Remov_fdce_C_CLR)     -0.092     3.222    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.175     3.639    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X81Y45         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X81Y45         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]/C
                         clock pessimism             -0.876     3.314    
    SLICE_X81Y45         FDCE (Remov_fdce_C_CLR)     -0.092     3.222    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/rf_push_q_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.175     3.639    swervolf/uart16550_0/regs/receiver/rst_core
    SLICE_X81Y45         FDCE                                         f  swervolf/uart16550_0/regs/receiver/rf_push_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/clk_core_BUFG
    SLICE_X81Y45         FDCE                                         r  swervolf/uart16550_0/regs/receiver/rf_push_q_reg/C
                         clock pessimism             -0.876     3.314    
    SLICE_X81Y45         FDCE (Remov_fdce_C_CLR)     -0.092     3.222    swervolf/uart16550_0/regs/receiver/rf_push_q_reg
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/lcr_reg[1]/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.856%)  route 0.385ns (70.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.134ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.385     3.850    swervolf/uart16550_0/regs/rst_core
    SLICE_X81Y52         FDPE                                         f  swervolf/uart16550_0/regs/lcr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.873     4.134    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X81Y52         FDPE                                         r  swervolf/uart16550_0/regs/lcr_reg[1]/C
                         clock pessimism             -0.618     3.515    
    SLICE_X81Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     3.420    swervolf/uart16550_0/regs/lcr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.767%)  route 0.248ns (60.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.248     3.713    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X79Y46         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X79Y46         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][1]/C
                         clock pessimism             -0.851     3.339    
    SLICE_X79Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.247    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.767%)  route 0.248ns (60.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.248     3.713    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X79Y46         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X79Y46         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]/C
                         clock pessimism             -0.851     3.339    
    SLICE_X79Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.247    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.767%)  route 0.248ns (60.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.248     3.713    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X79Y46         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X79Y46         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]/C
                         clock pessimism             -0.851     3.339    
    SLICE_X79Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.247    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.735%)  route 0.271ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.271     3.736    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X80Y46         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X80Y46         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][0]/C
                         clock pessimism             -0.873     3.317    
    SLICE_X80Y46         FDCE (Remov_fdce_C_CLR)     -0.067     3.250    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[10][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.735%)  route 0.271ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.271     3.736    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X80Y46         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[10][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X80Y46         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[10][0]/C
                         clock pessimism             -0.873     3.317    
    SLICE_X80Y46         FDCE (Remov_fdce_C_CLR)     -0.067     3.250    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.735%)  route 0.271ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.653     3.301    clk_gen/clk_core_BUFG
    SLICE_X80Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.164     3.465 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.271     3.736    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X80Y46         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16466, routed)       0.929     4.190    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X80Y46         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][0]/C
                         clock pessimism             -0.873     3.317    
    SLICE_X80Y46         FDCE (Remov_fdce_C_CLR)     -0.067     3.250    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.419ns (8.641%)  route 4.430ns (91.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 15.889 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.430    11.209    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X52Y102        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.489    15.889    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X52Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism              0.232    16.121    
                         clock uncertainty           -0.057    16.064    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.580    15.484    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.419ns (8.641%)  route 4.430ns (91.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 15.889 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.430    11.209    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X52Y102        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.489    15.889    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X52Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.232    16.121    
                         clock uncertainty           -0.057    16.064    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.580    15.484    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/rptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.419ns (8.641%)  route 4.430ns (91.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 15.889 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.430    11.209    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/user_rst
    SLICE_X52Y102        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/rptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.489    15.889    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/user_clk
    SLICE_X52Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/rptr_q_reg[1]/C
                         clock pessimism              0.232    16.121    
                         clock uncertainty           -0.057    16.064    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.580    15.484    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/rptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.419ns (9.180%)  route 4.145ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.145    10.924    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X54Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.488    15.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.232    16.120    
                         clock uncertainty           -0.057    16.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.494    15.569    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.419ns (9.180%)  route 4.145ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.145    10.924    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X54Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.488    15.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism              0.232    16.120    
                         clock uncertainty           -0.057    16.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.494    15.569    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.419ns (9.180%)  route 4.145ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.145    10.924    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X54Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.488    15.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.232    16.120    
                         clock uncertainty           -0.057    16.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.494    15.569    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.419ns (9.180%)  route 4.145ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.145    10.924    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X54Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.488    15.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.232    16.120    
                         clock uncertainty           -0.057    16.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.494    15.569    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.419ns (9.519%)  route 3.983ns (90.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        3.983    10.761    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X53Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.488    15.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X53Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism              0.232    16.120    
                         clock uncertainty           -0.057    16.063    
    SLICE_X53Y104        FDCE (Recov_fdce_C_CLR)     -0.580    15.483    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.419ns (9.519%)  route 3.983ns (90.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        3.983    10.761    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X53Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.488    15.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X53Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.232    16.120    
                         clock uncertainty           -0.057    16.063    
    SLICE_X53Y104        FDCE (Recov_fdce_C_CLR)     -0.580    15.483    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.419ns (9.519%)  route 3.983ns (90.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.419     6.779 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        3.983    10.761    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X53Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.488    15.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X53Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.232    16.120    
                         clock uncertainty           -0.057    16.063    
    SLICE_X53Y104        FDCE (Recov_fdce_C_CLR)     -0.580    15.483    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.228%)  route 0.295ns (69.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.295     2.306    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X83Y88         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.876     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X83Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.514     1.921    
    SLICE_X83Y88         FDCE (Remov_fdce_C_CLR)     -0.146     1.775    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.228%)  route 0.295ns (69.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.295     2.306    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X83Y88         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.876     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X83Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.514     1.921    
    SLICE_X83Y88         FDCE (Remov_fdce_C_CLR)     -0.146     1.775    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.920%)  route 0.300ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.300     2.310    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X82Y88         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.876     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X82Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.514     1.921    
    SLICE_X82Y88         FDCE (Remov_fdce_C_CLR)     -0.146     1.775    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.920%)  route 0.300ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.300     2.310    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X82Y88         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.876     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X82Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.514     1.921    
    SLICE_X82Y88         FDCE (Remov_fdce_C_CLR)     -0.146     1.775    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.920%)  route 0.300ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.300     2.310    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_rst
    SLICE_X82Y88         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.876     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/C
                         clock pessimism             -0.514     1.921    
    SLICE_X82Y88         FDCE (Remov_fdce_C_CLR)     -0.146     1.775    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.920%)  route 0.300ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.300     2.310    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_rst
    SLICE_X82Y88         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.876     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/C
                         clock pessimism             -0.514     1.921    
    SLICE_X82Y88         FDCE (Remov_fdce_C_CLR)     -0.146     1.775    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.630%)  route 0.559ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.559     2.569    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X74Y96         FDCE (Remov_fdce_C_CLR)     -0.121     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.630%)  route 0.559ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.559     2.569    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X74Y96         FDCE (Remov_fdce_C_CLR)     -0.121     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.630%)  route 0.559ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.559     2.569    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X74Y96         FDCE (Remov_fdce_C_CLR)     -0.121     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.630%)  route 0.559ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X87Y86         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.559     2.569    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X74Y96         FDCE (Remov_fdce_C_CLR)     -0.121     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.775    





