unity_excercise_design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_processing_system7_0_0/sim/unity_excercise_design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"
unity_excercise_design_1_pl_top_0_0.vhd,vhdl,xil_defaultlib,../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_pl_top_0_0/sim/unity_excercise_design_1_pl_top_0_0.vhd,incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"
unity_excercise_design_1_axi_uartlite_0_1.vhd,vhdl,xil_defaultlib,../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_axi_uartlite_0_1/sim/unity_excercise_design_1_axi_uartlite_0_1.vhd,incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"
unity_excercise_design_1_rst_ps7_0_50M_1.vhd,vhdl,xil_defaultlib,../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_rst_ps7_0_50M_1/sim/unity_excercise_design_1_rst_ps7_0_50M_1.vhd,incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"
unity_excercise_design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_auto_pc_0/sim/unity_excercise_design_1_auto_pc_0.v,incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"
unity_excercise_design_1.vhd,vhdl,xil_defaultlib,../../../bd/unity_excercise_design_1/sim/unity_excercise_design_1.vhd,incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/ec67/hdl"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
