Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  6 15:56:09 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_udp_send_test_timing_summary_routed.rpt -pb eth_udp_send_test_timing_summary_routed.pb -rpx eth_udp_send_test_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_udp_send_test
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.886        0.000                      0                  657        0.114        0.000                      0                  633        3.500        0.000                       0                   386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 10.000}       20.000          50.000          
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 4.000}        8.000           125.000         
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_pll       15.965        0.000                      0                  176        0.114        0.000                      0                  176        9.500        0.000                       0                   127  
  clk_out2_pll        3.886        0.000                      0                  368        0.121        0.000                      0                  368        3.500        0.000                       0                   255  
  clkfbout_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll        6.784        0.000                      0                   12                                                                        
clk_out1_pll  clk_out2_pll       18.917        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll       clk_out1_pll            18.149        0.000                      0                   47        0.428        0.000                      0                   47  
**async_default**  clk_out2_pll       clk_out2_pll             5.929        0.000                      0                   42        0.433        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.965ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.404ns (38.287%)  route 2.263ns (61.713%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.862ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369    -1.862    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y12         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.433    -1.429 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/Q
                         net (fo=2, routed)           0.791    -0.638    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/RD_PNTR_WR[2]
    SLICE_X10Y14         LUT4 (Prop_lut4_I0_O)        0.105    -0.533 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    -0.533    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    -0.089 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.089    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.042 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.661     0.703    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X11Y16         LUT5 (Prop_lut5_I0_O)        0.291     0.994 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.811     1.805    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X11Y15         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.256    18.555    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X11Y15         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.447    18.108    
                         clock uncertainty           -0.102    18.006    
    SLICE_X11Y15         FDPE (Setup_fdpe_C_D)       -0.236    17.770    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                 15.965    

Slack (MET) :             15.965ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.404ns (38.287%)  route 2.263ns (61.713%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.862ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369    -1.862    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y12         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.433    -1.429 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/Q
                         net (fo=2, routed)           0.791    -0.638    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/RD_PNTR_WR[2]
    SLICE_X10Y14         LUT4 (Prop_lut4_I0_O)        0.105    -0.533 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    -0.533    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    -0.089 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.089    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.042 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.661     0.703    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X11Y16         LUT5 (Prop_lut5_I0_O)        0.291     0.994 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.811     1.805    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X11Y15         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.256    18.555    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X11Y15         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.447    18.108    
                         clock uncertainty           -0.102    18.006    
    SLICE_X11Y15         FDPE (Setup_fdpe_C_D)       -0.236    17.770    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                 15.965    

Slack (MET) :             16.315ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.735ns (20.945%)  route 2.774ns (79.055%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.862ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369    -1.862    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y11         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.398    -1.464 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           1.046    -0.418    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.232    -0.186 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.928     0.743    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.105     0.848 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.800     1.647    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X8Y14          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.257    18.556    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y14          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.464    18.092    
                         clock uncertainty           -0.102    17.990    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)       -0.027    17.963    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 16.315    

Slack (MET) :             16.423ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.840ns (24.145%)  route 2.639ns (75.855%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.862ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369    -1.862    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y11         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.398    -1.464 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           1.046    -0.418    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.232    -0.186 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.928     0.743    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.105     0.848 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.664     1.512    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.105     1.617 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.617    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X11Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.447    18.110    
                         clock uncertainty           -0.102    18.008    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.032    18.040    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         18.040    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 16.423    

Slack (MET) :             16.574ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.389ns (41.359%)  route 1.969ns (58.641%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.424    -1.807    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.379    -1.428 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.707    -0.721    cnt_reg[12]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.105    -0.616 r  wr_en_i_3/O
                         net (fo=2, routed)           0.537    -0.079    wr_en_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.105     0.026 r  cnt[0]_i_2/O
                         net (fo=14, routed)          0.726     0.751    cnt[0]_i_2_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.105     0.856 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.856    cnt[0]_i_3_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.188 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    cnt_reg[0]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.286 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.286    cnt_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.551 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.551    cnt_reg[8]_i_1_n_6
    SLICE_X3Y21          FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.318    18.617    clk_50m
    SLICE_X3Y21          FDCE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.448    18.169    
                         clock uncertainty           -0.102    18.067    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.059    18.126    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.126    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 16.574    

Slack (MET) :             16.579ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.384ns (41.272%)  route 1.969ns (58.728%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.424    -1.807    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.379    -1.428 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.707    -0.721    cnt_reg[12]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.105    -0.616 r  wr_en_i_3/O
                         net (fo=2, routed)           0.537    -0.079    wr_en_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.105     0.026 r  cnt[0]_i_2/O
                         net (fo=14, routed)          0.726     0.751    cnt[0]_i_2_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.105     0.856 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.856    cnt[0]_i_3_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.188 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    cnt_reg[0]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.286 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.286    cnt_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.546 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.546    cnt_reg[8]_i_1_n_4
    SLICE_X3Y21          FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.318    18.617    clk_50m
    SLICE_X3Y21          FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.448    18.169    
                         clock uncertainty           -0.102    18.067    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.059    18.126    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.126    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                 16.579    

Slack (MET) :             16.584ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.403ns (41.603%)  route 1.969ns (58.397%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.424    -1.807    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.379    -1.428 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.707    -0.721    cnt_reg[12]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.105    -0.616 r  wr_en_i_3/O
                         net (fo=2, routed)           0.537    -0.079    wr_en_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.105     0.026 r  cnt[0]_i_2/O
                         net (fo=14, routed)          0.726     0.751    cnt[0]_i_2_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.105     0.856 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.856    cnt[0]_i_3_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.188 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    cnt_reg[0]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.286 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.286    cnt_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.384 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.384    cnt_reg[8]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.565 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.565    cnt_reg[12]_i_1_n_7
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.318    18.617    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.424    18.193    
                         clock uncertainty           -0.102    18.091    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.059    18.150    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.150    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                 16.584    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.354ns (40.742%)  route 1.969ns (59.258%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.424    -1.807    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.379    -1.428 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.707    -0.721    cnt_reg[12]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.105    -0.616 r  wr_en_i_3/O
                         net (fo=2, routed)           0.537    -0.079    wr_en_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.105     0.026 r  cnt[0]_i_2/O
                         net (fo=14, routed)          0.726     0.751    cnt[0]_i_2_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.105     0.856 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.856    cnt[0]_i_3_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.188 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    cnt_reg[0]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.286 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.286    cnt_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.384 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.384    cnt_reg[8]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.516 r  cnt_reg[12]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.516    cnt_reg[12]_i_1_n_2
    SLICE_X3Y22          FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.318    18.617    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.424    18.193    
                         clock uncertainty           -0.102    18.091    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.046    18.137    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.137    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.324ns (40.202%)  route 1.969ns (59.798%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.424    -1.807    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.379    -1.428 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.707    -0.721    cnt_reg[12]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.105    -0.616 r  wr_en_i_3/O
                         net (fo=2, routed)           0.537    -0.079    wr_en_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.105     0.026 r  cnt[0]_i_2/O
                         net (fo=14, routed)          0.726     0.751    cnt[0]_i_2_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.105     0.856 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.856    cnt[0]_i_3_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.188 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    cnt_reg[0]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.286 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.286    cnt_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.486 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.486    cnt_reg[8]_i_1_n_5
    SLICE_X3Y21          FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.318    18.617    clk_50m
    SLICE_X3Y21          FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.448    18.169    
                         clock uncertainty           -0.102    18.067    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.059    18.126    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.126    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.305ns (39.855%)  route 1.969ns (60.145%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.424    -1.807    clk_50m
    SLICE_X3Y22          FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.379    -1.428 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.707    -0.721    cnt_reg[12]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.105    -0.616 r  wr_en_i_3/O
                         net (fo=2, routed)           0.537    -0.079    wr_en_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.105     0.026 r  cnt[0]_i_2/O
                         net (fo=14, routed)          0.726     0.751    cnt[0]_i_2_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.105     0.856 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.856    cnt[0]_i_3_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.188 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    cnt_reg[0]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.286 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.286    cnt_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.467 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.467    cnt_reg[8]_i_1_n_7
    SLICE_X3Y21          FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.318    18.617    clk_50m
    SLICE_X3Y21          FDCE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.448    18.169    
                         clock uncertainty           -0.102    18.067    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.059    18.126    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.126    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 16.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.385%)  route 0.226ns (61.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561    -0.526    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.226    -0.159    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.865    -0.261    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.456    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.273    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.562    -0.525    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.329    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X11Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.295    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.075    -0.450    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561    -0.526    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y16          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055    -0.330    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X9Y16          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.829    -0.297    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y16          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.229    -0.526    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.075    -0.451    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.524    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.328    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.832    -0.294    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.075    -0.449    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.332    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X11Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.827    -0.299    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.229    -0.528    
    SLICE_X11Y18         FDPE (Hold_fdpe_C_D)         0.075    -0.453    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.524    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.328    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.832    -0.294    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.071    -0.453    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561    -0.526    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/Q
                         net (fo=2, routed)           0.067    -0.318    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]_0[8]
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.829    -0.297    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.229    -0.526    
    SLICE_X11Y16         FDCE (Hold_fdce_C_D)         0.071    -0.455    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.523    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.304    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X8Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.834    -0.292    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.231    -0.523    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.064    -0.459    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.560    -0.527    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055    -0.308    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X8Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.828    -0.298    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.229    -0.527    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.060    -0.467    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.560    -0.527    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDPE (Prop_fdpe_C_Q)         0.164    -0.363 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.308    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X10Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.828    -0.298    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.229    -0.527    
    SLICE_X10Y17         FDPE (Hold_fdpe_C_D)         0.060    -0.467    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y3     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y19     cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y21     cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y21     cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y22     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y13    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y16    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y15    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y15    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y16     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y16     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y15     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y19     cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y19     cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y21     cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y21     cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y21     cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y21     cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y22     cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y22     cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y13    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y13    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 2.198ns (54.044%)  route 1.869ns (45.956%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.435    -1.796    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.379    -1.417 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/Q
                         net (fo=4, routed)           0.540    -0.877    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR_RD[0]
    SLICE_X6Y13          LUT2 (Prop_lut2_I0_O)        0.105    -0.772 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000    -0.772    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505    -0.267 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry/O[3]
                         net (fo=1, routed)           0.658     0.391    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[3]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     0.973 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.973    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.071 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.071    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.336 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.671     2.007    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[9]
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.264     2.271 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i[9]_i_1/O
                         net (fo=1, routed)           0.000     2.271    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[9]
    SLICE_X5Y17          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.322     6.621    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X5Y17          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[9]/C
                         clock pessimism             -0.448     6.173    
                         clock uncertainty           -0.085     6.088    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.069     6.157    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.770ns (22.443%)  route 2.661ns (77.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 6.594 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          0.915    -0.526    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.105    -0.421 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2/O
                         net (fo=3, routed)           0.616     0.195    eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.105     0.300 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_1/O
                         net (fo=9, routed)           0.644     0.943    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_en
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.127     1.070 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en/O
                         net (fo=1, routed)           0.486     1.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.294     6.594    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.464     6.130    
                         clock uncertainty           -0.085     6.045    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.568     5.477    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.477    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.029ns (25.872%)  route 2.948ns (74.128%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 6.547 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          1.216    -0.225    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.118    -0.107 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/i___1_i_2/O
                         net (fo=2, routed)           0.617     0.511    eth_udp_send_inst/eth_udp_tx_gmii_inst/i___1_i_2_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.268     0.779 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_inferred__2/i___1/O
                         net (fo=6, routed)           0.479     1.257    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_inferred__2/i___1_n_0
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.105     1.362 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[6]_i_2/O
                         net (fo=3, routed)           0.636     1.998    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[6]_i_2_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.105     2.103 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.103    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[5]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.248     6.547    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X9Y23          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[5]/C
                         clock pessimism             -0.464     6.083    
                         clock uncertainty           -0.085     5.998    
    SLICE_X9Y23          FDCE (Setup_fdce_C_D)        0.032     6.030    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.033ns (26.788%)  route 2.823ns (73.212%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 6.546 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.423    -1.808    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X6Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.375 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[3]/Q
                         net (fo=33, routed)          1.814     0.439    eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.115     0.554 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[5]_i_8/O
                         net (fo=1, routed)           0.206     0.761    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[5]_i_8_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.275     1.036 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[5]_i_6/O
                         net (fo=2, routed)           0.322     1.358    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[5]_i_6_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.105     1.463 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.480     1.943    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[3]_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.105     2.048 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.048    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data[3]_i_1_n_0
    SLICE_X10Y25         FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.247     6.546    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X10Y25         FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[3]/C
                         clock pessimism             -0.464     6.082    
                         clock uncertainty           -0.085     5.997    
    SLICE_X10Y25         FDCE (Setup_fdce_C_D)        0.072     6.069    eth_udp_send_inst/eth_udp_tx_gmii_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.069    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.770ns (21.483%)  route 2.814ns (78.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          0.915    -0.526    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.105    -0.421 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2/O
                         net (fo=3, routed)           0.616     0.195    eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.105     0.300 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_1/O
                         net (fo=9, routed)           0.629     0.928    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.127     1.055 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.655     1.710    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Setup_fdce_C_CE)      -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.770ns (21.483%)  route 2.814ns (78.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          0.915    -0.526    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.105    -0.421 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2/O
                         net (fo=3, routed)           0.616     0.195    eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.105     0.300 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_1/O
                         net (fo=9, routed)           0.629     0.928    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.127     1.055 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.655     1.710    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Setup_fdce_C_CE)      -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.770ns (21.483%)  route 2.814ns (78.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          0.915    -0.526    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.105    -0.421 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2/O
                         net (fo=3, routed)           0.616     0.195    eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.105     0.300 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_1/O
                         net (fo=9, routed)           0.629     0.928    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.127     1.055 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.655     1.710    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Setup_fdce_C_CE)      -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.770ns (21.483%)  route 2.814ns (78.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          0.915    -0.526    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.105    -0.421 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2/O
                         net (fo=3, routed)           0.616     0.195    eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.105     0.300 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_1/O
                         net (fo=9, routed)           0.629     0.928    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.127     1.055 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.655     1.710    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Setup_fdce_C_CE)      -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.770ns (21.483%)  route 2.814ns (78.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          0.915    -0.526    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.105    -0.421 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2/O
                         net (fo=3, routed)           0.616     0.195    eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.105     0.300 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_1/O
                         net (fo=9, routed)           0.629     0.928    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.127     1.055 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.655     1.710    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X4Y13          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y13          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X4Y13          FDPE (Setup_fdpe_C_CE)      -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.770ns (21.483%)  route 2.814ns (78.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.357    -1.874    eth_udp_send_inst/eth_udp_tx_gmii_inst/CLK
    SLICE_X8Y27          FDCE                                         r  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.433    -1.441 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state_reg[1]/Q
                         net (fo=20, routed)          0.915    -0.526    eth_udp_send_inst/eth_udp_tx_gmii_inst/curr_state[1]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.105    -0.421 f  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2/O
                         net (fo=3, routed)           0.616     0.195    eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.105     0.300 r  eth_udp_send_inst/eth_udp_tx_gmii_inst/eth_dcfifor_inst_i_1/O
                         net (fo=9, routed)           0.629     0.928    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.127     1.055 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.655     1.710    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X4Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X4Y13          FDCE (Setup_fdce_C_CE)      -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  4.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.590    -0.497    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.301    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.860    -0.266    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.231    -0.497    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.075    -0.422    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.523    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.327    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.292    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.231    -0.523    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.075    -0.448    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.557    -0.530    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y20          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.334    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X9Y20          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.825    -0.301    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y20          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.229    -0.530    
    SLICE_X9Y20          FDPE (Hold_fdpe_C_D)         0.075    -0.455    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.587    -0.500    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055    -0.304    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.856    -0.270    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.230    -0.500    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.075    -0.425    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.590    -0.497    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.301    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.860    -0.266    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.231    -0.497    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.071    -0.426    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.523    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.327    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X9Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.292    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.231    -0.523    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.071    -0.452    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.587    -0.500    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.304    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.856    -0.270    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.230    -0.500    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.071    -0.429    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.562    -0.525    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055    -0.306    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.295    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.064    -0.461    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.562    -0.525    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055    -0.306    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.295    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.064    -0.461    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.590    -0.497    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.278    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X6Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.860    -0.266    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.231    -0.497    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.060    -0.437    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y3     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   pll/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y20    eth_udp_send_inst/gmii_to_rgmii_inst/rgmii_tx_data_o[3].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y33    eth_udp_send_inst/gmii_to_rgmii_inst/ODDR_rgmii_clk/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y29    eth_udp_send_inst/gmii_to_rgmii_inst/ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y30    eth_udp_send_inst/gmii_to_rgmii_inst/rgmii_tx_data_o[0].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y34    eth_udp_send_inst/gmii_to_rgmii_inst/rgmii_tx_data_o[1].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y19    eth_udp_send_inst/gmii_to_rgmii_inst/rgmii_tx_data_o[2].ODDR_rgmii_txd/C
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X7Y19     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/CRC32_d8_inst/crc_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y29     eth_udp_send_inst/eth_udp_tx_gmii_inst/CRC32_d8_inst/crc_reg[26]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y29     eth_udp_send_inst/eth_udp_tx_gmii_inst/CRC32_d8_inst/crc_reg[28]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/CRC32_d8_inst/crc_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/CRC32_d8_inst/crc_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y30     eth_udp_send_inst/eth_udp_tx_gmii_inst/gmii_tx_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X4Y15     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y27     eth_udp_send_inst/eth_udp_tx_gmii_inst/cnt_eth_header_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y25     eth_udp_send_inst/eth_udp_tx_gmii_inst/dly_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y25     eth_udp_send_inst/eth_udp_tx_gmii_inst/dly_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y25     eth_udp_send_inst/eth_udp_tx_gmii_inst/dly_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y25     eth_udp_send_inst/eth_udp_tx_gmii_inst/dly_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y12     eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2   pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.784ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.014ns  (logic 0.398ns (39.242%)  route 0.616ns (60.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.616     1.014    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X9Y16          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)       -0.202     7.798    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.073ns  (logic 0.433ns (40.338%)  route 0.640ns (59.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.640     1.073    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X8Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)       -0.033     7.967    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.769ns  (logic 0.398ns (51.781%)  route 0.371ns (48.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371     0.769    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)       -0.203     7.797    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.308%)  route 0.349ns (46.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.349     0.747    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X9Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)       -0.202     7.798    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.787ns  (logic 0.398ns (50.568%)  route 0.389ns (49.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.389     0.787    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X8Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)       -0.156     7.844    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.126%)  route 0.366ns (47.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.366     0.764    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X10Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)       -0.159     7.841    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.784ns  (logic 0.433ns (55.228%)  route 0.351ns (44.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.351     0.784    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X11Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)       -0.075     7.925    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.792ns  (logic 0.433ns (54.689%)  route 0.359ns (45.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.359     0.792    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X8Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)       -0.033     7.967    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.790ns  (logic 0.433ns (54.828%)  route 0.357ns (45.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.357     0.790    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X10Y13         FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)       -0.033     7.967    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.789ns  (logic 0.433ns (54.897%)  route 0.356ns (45.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.356     0.789    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)       -0.031     7.969    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  7.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       18.917ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.923ns  (logic 0.398ns (43.132%)  route 0.525ns (56.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13                                      0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.525     0.923    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)       -0.160    19.840    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             18.933ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.994ns  (logic 0.433ns (43.557%)  route 0.561ns (56.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13                                      0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.561     0.994    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.073    19.927    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 18.933    

Slack (MET) :             18.985ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.145%)  route 0.459ns (56.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.807    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y11          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.208    19.792    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 18.985    

Slack (MET) :             19.028ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.809ns  (logic 0.348ns (43.041%)  route 0.461ns (56.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.461     0.809    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X8Y16          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)       -0.163    19.837    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.837    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 19.028    

Slack (MET) :             19.091ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.349     0.697    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.212    19.788    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 19.091    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.813ns  (logic 0.379ns (46.604%)  route 0.434ns (53.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.434     0.813    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)       -0.073    19.927    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.124ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.842%)  route 0.485ns (56.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.485     0.864    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X8Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)       -0.012    19.988    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.988    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 19.124    

Slack (MET) :             19.162ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.672ns  (logic 0.348ns (51.790%)  route 0.324ns (48.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.324     0.672    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y12          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)       -0.166    19.834    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 19.162    

Slack (MET) :             19.177ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.748ns  (logic 0.433ns (57.886%)  route 0.315ns (42.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.315     0.748    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X7Y17          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)       -0.075    19.925    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 19.177    

Slack (MET) :             19.193ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.776ns  (logic 0.433ns (55.769%)  route 0.343ns (44.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15                                       0.000     0.000 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.343     0.776    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X8Y13          FDRE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)       -0.031    19.969    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 19.193    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       18.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.433ns (31.387%)  route 0.947ns (68.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.947    -0.489    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.464    18.093    
                         clock uncertainty           -0.102    17.991    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.331    17.660    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.433ns (31.387%)  route 0.947ns (68.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.947    -0.489    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.464    18.093    
                         clock uncertainty           -0.102    17.991    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.331    17.660    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.433ns (31.387%)  route 0.947ns (68.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.947    -0.489    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.464    18.093    
                         clock uncertainty           -0.102    17.991    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.331    17.660    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.433ns (31.387%)  route 0.947ns (68.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.947    -0.489    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.464    18.093    
                         clock uncertainty           -0.102    17.991    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.331    17.660    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.433ns (31.387%)  route 0.947ns (68.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.947    -0.489    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.464    18.093    
                         clock uncertainty           -0.102    17.991    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.331    17.660    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.433ns (31.387%)  route 0.947ns (68.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.947    -0.489    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.464    18.093    
                         clock uncertainty           -0.102    17.991    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.331    17.660    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.433ns (31.387%)  route 0.947ns (68.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.947    -0.489    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.258    18.557    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.464    18.093    
                         clock uncertainty           -0.102    17.991    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.331    17.660    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.181ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.433ns (32.144%)  route 0.914ns (67.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.914    -0.522    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y14          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.257    18.556    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y14          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.464    18.092    
                         clock uncertainty           -0.102    17.990    
    SLICE_X9Y14          FDCE (Recov_fdce_C_CLR)     -0.331    17.659    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                 18.181    

Slack (MET) :             18.181ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.433ns (32.144%)  route 0.914ns (67.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.914    -0.522    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y14          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.257    18.556    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y14          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.464    18.092    
                         clock uncertainty           -0.102    17.990    
    SLICE_X9Y14          FDCE (Recov_fdce_C_CLR)     -0.331    17.659    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                 18.181    

Slack (MET) :             18.181ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.433ns (32.144%)  route 0.914ns (67.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.362    -1.869    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.433    -1.436 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.914    -0.522    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y14          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.300 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         1.257    18.556    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y14          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.464    18.092    
                         clock uncertainty           -0.102    17.990    
    SLICE_X9Y14          FDCE (Recov_fdce_C_CLR)     -0.331    17.659    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                 18.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.296%)  route 0.190ns (59.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDPE (Prop_fdpe_C_Q)         0.128    -0.400 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190    -0.211    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y17         FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.828    -0.298    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.215    -0.513    
    SLICE_X10Y17         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.638    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.296%)  route 0.190ns (59.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDPE (Prop_fdpe_C_Q)         0.128    -0.400 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190    -0.211    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y17         FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.828    -0.298    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.215    -0.513    
    SLICE_X10Y17         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.638    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.296%)  route 0.190ns (59.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDPE (Prop_fdpe_C_Q)         0.128    -0.400 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190    -0.211    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y17         FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.828    -0.298    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.215    -0.513    
    SLICE_X11Y17         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.662    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.571%)  route 0.221ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.164    -0.364 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.221    -0.143    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y16         FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.829    -0.297    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.215    -0.512    
    SLICE_X11Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.571%)  route 0.221ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.164    -0.364 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.221    -0.143    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y16         FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.829    -0.297    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.215    -0.512    
    SLICE_X11Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.571%)  route 0.221ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.164    -0.364 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.221    -0.143    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y16         FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.829    -0.297    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.215    -0.512    
    SLICE_X11Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.571%)  route 0.221ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.164    -0.364 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.221    -0.143    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y16         FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.829    -0.297    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.215    -0.512    
    SLICE_X11Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.571%)  route 0.221ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.559    -0.528    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.164    -0.364 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.221    -0.143    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y16         FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.829    -0.297    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y16         FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.215    -0.512    
    SLICE_X11Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.866%)  route 0.189ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.560    -0.527    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDPE (Prop_fdpe_C_Q)         0.148    -0.379 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.189    -0.190    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y15         FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.830    -0.296    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X11Y15         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.215    -0.511    
    SLICE_X11Y15         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.659    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.866%)  route 0.189ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.560    -0.527    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y17         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDPE (Prop_fdpe_C_Q)         0.148    -0.379 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.189    -0.190    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y15         FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=125, routed)         0.830    -0.296    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X11Y15         FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.215    -0.511    
    SLICE_X11Y15         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.659    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.379ns (22.485%)  route 1.307ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.307    -0.184    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X4Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X4Y13          FDCE (Recov_fdce_C_CLR)     -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.379ns (22.485%)  route 1.307ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.307    -0.184    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X4Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X4Y13          FDCE (Recov_fdce_C_CLR)     -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.379ns (22.485%)  route 1.307ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.307    -0.184    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X4Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X4Y13          FDCE (Recov_fdce_C_CLR)     -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.379ns (22.535%)  route 1.303ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.303    -0.188    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X5Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Recov_fdce_C_CLR)     -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.379ns (22.535%)  route 1.303ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.303    -0.188    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X5Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Recov_fdce_C_CLR)     -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.379ns (22.535%)  route 1.303ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.303    -0.188    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X5Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Recov_fdce_C_CLR)     -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.379ns (22.535%)  route 1.303ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.303    -0.188    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X5Y13          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y13          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X5Y13          FDCE (Recov_fdce_C_CLR)     -0.331     5.744    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.744    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.379ns (22.485%)  route 1.307ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.307    -0.184    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X4Y13          FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.325     6.624    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y13          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.464     6.160    
                         clock uncertainty           -0.085     6.075    
    SLICE_X4Y13          FDPE (Recov_fdpe_C_PRE)     -0.292     5.783    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.783    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.379ns (23.037%)  route 1.266ns (76.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.266    -0.225    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X4Y14          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.324     6.623    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y14          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.464     6.159    
                         clock uncertainty           -0.085     6.074    
    SLICE_X4Y14          FDCE (Recov_fdce_C_CLR)     -0.331     5.743    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.379ns (23.037%)  route 1.266ns (76.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.361    -1.870    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.379    -1.491 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.266    -0.225    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X4Y14          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         1.324     6.623    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y14          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.464     6.159    
                         clock uncertainty           -0.085     6.074    
    SLICE_X4Y14          FDCE (Recov_fdce_C_CLR)     -0.331     5.743    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  5.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.557    -0.530    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y20          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174    -0.228    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X9Y19          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.826    -0.300    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.146    -0.661    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.557    -0.530    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y20          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174    -0.228    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X9Y19          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.826    -0.300    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.146    -0.661    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.557    -0.530    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y20          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174    -0.228    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X9Y19          FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.826    -0.300    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X9Y19          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.664    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.558    -0.529    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.310    -0.078    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X6Y19          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.854    -0.272    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y19          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.195    -0.467    
    SLICE_X6Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.045%)  route 0.286ns (66.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.558    -0.529    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.286    -0.103    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X5Y19          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.854    -0.272    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y19          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.195    -0.467    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.045%)  route 0.286ns (66.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.558    -0.529    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.286    -0.103    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X5Y19          FDCE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.854    -0.272    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y19          FDCE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.195    -0.467    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.558    -0.529    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.310    -0.078    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X6Y19          FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.854    -0.272    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.195    -0.467    
    SLICE_X6Y19          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.538    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.558    -0.529    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.310    -0.078    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X6Y19          FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.854    -0.272    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.195    -0.467    
    SLICE_X6Y19          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.538    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.558    -0.529    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.310    -0.078    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X6Y19          FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.854    -0.272    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.195    -0.467    
    SLICE_X6Y19          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.538    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.558    -0.529    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.310    -0.078    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X7Y19          FDPE                                         f  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout2_buf/O
                         net (fo=253, routed)         0.854    -0.272    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y19          FDPE                                         r  eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.195    -0.467    
    SLICE_X7Y19          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.562    eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.484    





