{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733331619281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733331619282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 12:00:19 2024 " "Processing started: Wed Dec  4 12:00:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733331619282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331619282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331619282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733331619751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733331619751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithemticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithemticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "ArithemticLogicUnit.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ArithemticLogicUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625246 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ArithemticLogicUnit.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ArithemticLogicUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "ControlUnitCode.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ControlUnitCode.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625248 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnitCode.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ControlUnitCode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8by32memoryarray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8by32memoryarray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32_alt-behavior " "Found design unit 1: memory_8_by_32_alt-behavior" {  } { { "8by32MemoryArray.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/8by32MemoryArray.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625249 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32_alt " "Found entity 1: memory_8_by_32_alt" {  } { { "8by32MemoryArray.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/8by32MemoryArray.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcountercode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcountercode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "ProgramCounterCode.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ProgramCounterCode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625250 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounterCode.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ProgramCounterCode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "Register.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/Register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625252 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Register.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/Register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucomponentoutputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpucomponentoutputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-logic " "Found design unit 1: sevenseg-logic" {  } { { "CPUComponentOutputs.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/CPUComponentOutputs.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625253 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "CPUComponentOutputs.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/CPUComponentOutputs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625253 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \"end\", or \"port\", or \"generic\", or \"is\" SimpleCPU_Template.vhd(32) " "VHDL syntax error at SimpleCPU_Template.vhd(32) near text \"(\";  expecting \"end\", or \"port\", or \"generic\", or \"is\"" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/SimpleCPU_Template.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu_template.vhd 0 0 " "Found 0 design units, including 0 entities, in source file simplecpu_template.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twotoonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMux-behavior " "Found design unit 1: TwoToOneMux-behavior" {  } { { "TwoToOneMux.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/TwoToOneMux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625255 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/TwoToOneMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625255 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ControlUnit work ControlUnit.vhd(7) " "VHDL Primary Unit Declaration error at ControlUnit.vhd(7): primary unit \"ControlUnit\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ControlUnit.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733331625256 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ControlUnit ControlUnitCode.vhd(7) " "HDL error at ControlUnitCode.vhd(7): see declaration for object \"ControlUnit\"" {  } { { "ControlUnitCode.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ControlUnitCode.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733331625256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file controlunit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625257 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "alu work alu.vhd(7) " "VHDL Primary Unit Declaration error at alu.vhd(7): primary unit \"alu\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/alu.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733331625258 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "alu ArithemticLogicUnit.vhd(7) " "HDL error at ArithemticLogicUnit.vhd(7): see declaration for object \"alu\"" {  } { { "ArithemticLogicUnit.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ArithemticLogicUnit.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733331625258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_8_by_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_8_by_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/memory_8_by_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625259 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/memory_8_by_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733331625259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625259 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ProgramCounter work ProgramCounter.vhd(7) " "VHDL Primary Unit Declaration error at ProgramCounter.vhd(7): primary unit \"ProgramCounter\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ProgramCounter.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733331625260 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ProgramCounter ProgramCounterCode.vhd(7) " "HDL error at ProgramCounterCode.vhd(7): see declaration for object \"ProgramCounter\"" {  } { { "ProgramCounterCode.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/ProgramCounterCode.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733331625260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file programcounter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625260 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "reg work reg.vhd(7) " "VHDL Primary Unit Declaration error at reg.vhd(7): primary unit \"reg\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "reg.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/reg.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733331625261 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reg Register.vhd(7) " "HDL error at Register.vhd(7): see declaration for object \"reg\"" {  } { { "Register.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/Register.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733331625261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625262 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "sevenseg work sevenseg.vhd(6) " "VHDL Primary Unit Declaration error at sevenseg.vhd(6): primary unit \"sevenseg\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "sevenseg.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/sevenseg.vhd" 6 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733331625263 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sevenseg CPUComponentOutputs.vhd(6) " "HDL error at CPUComponentOutputs.vhd(6): see declaration for object \"sevenseg\"" {  } { { "CPUComponentOutputs.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/CPUComponentOutputs.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733331625263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sevenseg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625263 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "memory_8_by_32_alt work memory_8_by_32_alt.vhd(7) " "VHDL Primary Unit Declaration error at memory_8_by_32_alt.vhd(7): primary unit \"memory_8_by_32_alt\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "memory_8_by_32_alt.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/memory_8_by_32_alt.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733331625264 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "memory_8_by_32_alt 8by32MemoryArray.vhd(7) " "HDL error at 8by32MemoryArray.vhd(7): see declaration for object \"memory_8_by_32_alt\"" {  } { { "8by32MemoryArray.vhd" "" { Text "C:/Users/Lettc/Desktop/Final Project/8by32MemoryArray.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733331625264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_8_by_32_alt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memory_8_by_32_alt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733331625340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  4 12:00:25 2024 " "Processing ended: Wed Dec  4 12:00:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733331625340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733331625340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733331625340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625340 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 1  " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733331625932 ""}
