CAPI=2:
name: iobundle:opencryptohw:0.0.1
description: OpenCryptoHW, reconfigurable cryptographic hardware. 

filesets:
  lib:
    files:
      - submodules/LIB/hardware/iob_merge/iob_merge.v
      - submodules/LIB/hardware/iob_split/iob_split.v
      - submodules/LIB/hardware/iob_pulse_gen/iob_pulse_gen.v
      - submodules/LIB/hardware/iob_edge_detect/iob_edge_detect.v
    file_type: verilogSource

  mem:
    files:
      - submodules/MEM/hardware/rom/iob_rom_sp/iob_rom_sp.v
      - submodules/MEM/hardware/ram/iob_ram_dp/iob_ram_dp.v
      - submodules/MEM/hardware/ram/iob_ram_dp_be/iob_ram_dp_be.v
    file_type: verilogSource

  picorv:
    files:
      - submodules/PICORV32/hardware/src/picorv32.v
      - submodules/PICORV32/hardware/src/iob_picorv32.v
    file_type: verilogSource

  cache:
    files:
      - submodules/MEM/hardware/regfile/iob_regfile_sp/iob_regfile_sp.v
      - submodules/MEM/hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym.v
      - submodules/MEM/hardware/fifo/iob_fifo_sync/iob_fifo_sync.v
      - submodules/MEM/hardware/ram/iob_ram_2p/iob_ram_2p.v
      - submodules/MEM/hardware/ram/iob_ram_sp/iob_ram_sp.v
      - submodules/CACHE/hardware/include/iob_cache_swreg.vh: {is_include_file: true}
      - submodules/CACHE/hardware/include/iob-cache.vh: {is_include_file: true}
      - submodules/CACHE/hardware/src/back-end-axi.v
      - submodules/CACHE/hardware/src/back-end-native.v
      - submodules/CACHE/hardware/src/cache-control.v
      - submodules/CACHE/hardware/src/cache-memory.v
      - submodules/CACHE/hardware/src/front-end.v
      - submodules/CACHE/hardware/src/iob-cache-axi.v
      - submodules/CACHE/hardware/src/iob_cache.v
      - submodules/CACHE/hardware/src/onehot-to-bin-encoder.v
      - submodules/CACHE/hardware/src/read-channel-axi.v
      - submodules/CACHE/hardware/src/read-channel-native.v
      - submodules/CACHE/hardware/src/replacement-policy.v
      - submodules/CACHE/hardware/src/write-channel-axi.v
      - submodules/CACHE/hardware/src/write-channel-native.v
    file_type: verilogSource

  uart:
    files:
      - submodules/LIB/hardware/iob_reg/iob_reg.v
      - submodules/UART/hardware/include/inst_tb.vh: {is_include_file: true}
      - submodules/UART/hardware/include/inst.vh: {is_include_file: true}
      - submodules/UART/hardware/include/pio.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_lib.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_s_if.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_gen_if.vh: {is_include_file: true}
      - submodules/UART/hardware/src/uart_core.v
      - submodules/UART/hardware/src/iob_uart.v
    file_type: verilogSource

  timer:
    files:
      - submodules/LIB/hardware/iob_reg/iob_reg.v
      - submodules/TIMER/hardware/include/inst.vh: {is_include_file: true}
      - submodules/TIMER/hardware/include/iob_timer.vh: {is_include_file: true}
      - submodules/TIMER/hardware/src/iob_timer.v
      - submodules/TIMER/hardware/src/timer.v
    file_type: verilogSource

  ethernet:
    files:
      - submodules/ETHERNET/hardware/include/inst_tb.vh: {is_include_file: true}
      - submodules/ETHERNET/hardware/include/inst.vh: {is_include_file: true}
      - submodules/ETHERNET/hardware/include/iob_eth.vh: {is_include_file: true}
      - submodules/ETHERNET/hardware/include/pio.vh: {is_include_file: true}
        # TODO generate swregs
      - submodules/LIB/hardware/include/iob_lib.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_s_if.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_gen_if.vh: {is_include_file: true}
      - submodules/ETHERNET/hardware/src/iob_eth_crc.v
      - submodules/ETHERNET/hardware/src/iob_eth_rx.v
      - submodules/ETHERNET/hardware/src/iob_eth_tb_gen.v
      - submodules/ETHERNET/hardware/src/iob_eth_tx.v
      - submodules/ETHERNET/hardware/src/iob_eth.v
      - submodules/ETHERNET/hardware/src/mem_burst.v
      - submodules/LIB/hardware/iob_reg/iob_reg.v
      - submodules/MEM/hardware/ram/iob_ram_tdp/iob_ram_tdp.v
      - submodules/MEM/hardware/ram/iob_ram_tdp_be/iob_ram_tdp_be.v
    file_type: verilogSource

  versat:
    files:
      - submodules/MEM/hardware/ram/tdp_ram/iob_tdp_ram.v
      - submodules/MEM/hardware/ram/2p_ram/iob_2p_ram.v
      - submodules/MEM/hardware/ram/dp_ram/iob_dp_ram.v
      - submodules/MEM/hardware/fifo/sfifo/iob_sync_fifo.v
      - submodules/MEM/hardware/fifo/bin_counter.v
      - submodules/LIB/hardware/include/axil_tasks.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_gen_if.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_intercon.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_lib.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_m_if.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_s_if.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/inst.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/iob_versat.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/versat-io.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xaludefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xalulitedefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xbsdefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xconfdefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xdefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xmemdefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xmuladddefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xmuldefs.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/include/xversat.vh: {is_include_file: true}
      - submodules/VERSAT/hardware/src/AXIBoundary.v
      - submodules/VERSAT/hardware/src/AxiDelay.v
      - submodules/VERSAT/hardware/src/Buffer.v
      - submodules/VERSAT/hardware/src/Const.v
      - submodules/VERSAT/hardware/src/ext_addrgen.v
      - submodules/VERSAT/hardware/src/FixedBuffer.v
      - submodules/VERSAT/hardware/src/iob_versat.v
      - submodules/VERSAT/hardware/src/LookupTable.v
      - submodules/VERSAT/hardware/src/MemoryReader.v
      - submodules/VERSAT/hardware/src/MemoryWriter.v
      - submodules/VERSAT/hardware/src/Mem.v
      - submodules/VERSAT/hardware/src/Merge.v
      - submodules/VERSAT/hardware/src/Muladd.v
      - submodules/VERSAT/hardware/src/Mul.v
      - submodules/VERSAT/hardware/src/Mux2.v
      - submodules/VERSAT/hardware/src/MyAddressGen.v
      - submodules/VERSAT/hardware/src/PipelineRegister.v
      - submodules/VERSAT/hardware/src/Reg.v
      - submodules/VERSAT/hardware/src/SwapEndian.v
      - submodules/VERSAT/hardware/src/VRead.v
      - submodules/VERSAT/hardware/src/VWrite.v
      - submodules/VERSAT/hardware/src/xaddrgen2.v
      - submodules/VERSAT/hardware/src/xaddrgen.v
      - submodules/VERSAT/hardware/src/xalulite.v
      - submodules/VERSAT/hardware/src/xmux4.v
    file_type: verilogSource
  
  axi:
    files:
      - submodules/AXI/submodules/V_AXI/rtl/axi_interconnect.v
      - submodules/AXI/submodules/V_AXI/rtl/arbiter.v
      - submodules/AXI/submodules/V_AXI/rtl/priority_encoder.v
    file_type: verilogSource
  
  hw:
    files:
      - hardware/include/system.vh: {is_include_file: true}
      - submodules/LIB/hardware/include/iob_intercon.vh: {is_include_file: true}
      - hardware/src/ext_mem.v
      - hardware/src/boot_ctr.v
      - hardware/src/int_mem.v
      - hardware/src/sram.v
      - hardware/src/units/xunitF.v
      - hardware/src/units/xunitM.v
    file_type: verilogSource

  console:
    files:
      - software/console/eth_console
      - submodules/LIB/software/python/console
    file_type: user

  validate:
    files:
      - software/test/Makefile
      - software/test/validate_test.py
      - software/test/SHA256ShortMsg.rsp
    file_type: user

  tb:
    files:
      - submodules/AXI/submodules/V_AXI/rtl/axi_ram.v
      - submodules/AXI/submodules/V_AXI/rtl/axi_interconnect.v
      - submodules/AXI/submodules/V_AXI/rtl/arbiter.v
      - submodules/AXI/submodules/V_AXI/rtl/priority_encoder.v
      # TODO generate soc-in.bin
    file_type: verilogSource

targets:
  default: &default
    filesets:
      - lib
      - mem
      - picorv
      - cache
      - uart
      - timer
      - ethernet
      - versat
      - axi
      - hw
    generate:
      - versat_gen
      - cache_if_gen
      - uart_mkregs_gen_hw
      - timer_mkregs_gen_hw
      - #TODO ethernet mkregs generator
      - versat_if_gen
      - system_gen_hw
    toplevel: system

  sim:
    <<: *default
    filesets_append:
      - console
    generate_append: 
      - firmware_sim_gen
      - tb_gen_hw
      - input_gen
    top_level:
      - #TODO
    tools:
      verilator:
        #TODO
    hooks:
      pre_run: [console_hook]

  # sim:
  #   <<: *default
  #   description: Simulate the design
  #   default_tool: icarus
  #   filesets_append:
  #     - tb
  #   generate: [mkregs_gen_hw]
  #   toplevel: timer_tb
  #   tools:
  #     icarus:
  #       iverilog_options:
  #         - -W all -g2005-sv

scripts:
  console_hook:
    cmd: [scripts/console_hook.py, sim]

generate:
  versat_gen:
    generator: custom
    parameters:
      command: ./scripts/versat_gen.sh
      copy_core: true
      run_from_core: true
      output:
        files:
          - versat_instance.v
          - versat_defs.vh: {is_include_file: true}
          - AddRoundKey.v
          - AES.v
          - CH.v
          - Comb_F_Stage.v
          - ComplexAdder.v
          - ComplexMultiplier.v
          - ComplexShareConfig.v
          - Constants.v
          - ConvolutionStage.v
          - Convolution.v
          - DoRow.v
          - FirstLineKey.v
          - F_Stage.v
          - F.v
          - KeySchedule.v
          - MainRound.v
          - Maj.v
          - MatrixMultiplication.v
          - MatrixMultiplicationVread.v
          - MixColumns.v
          - MixProduct.v
          - M_Stage.v
          - M.v
          - OnlyInputToOutput.v
          - ReadWriteAES.v
          - SBox.v
          - SemiComplexAdder.v
          - ShaSingleState.v
          - ShaState.v
          - SHA.v
          - ShiftRows.v
          - sigma_stage.v
          - sigma.v
          - Sigma.v
          - SimpleAdder.v
          - SimpleShareConfig.v
          - StaticConst.v
          - StaticMuladd.v
          - StaticMux.v
          - StringHasher.v
          - T1.v
          - T2.v
          - T_Stage.v
          - VReadToVWrite.v

  firmware_sim_gen:
    generator: custom
    parameters:
      command: ./scripts/firmware_sim_gen.sh
      copy_core: true
      run_from_core: true
      output:
        files:
          - boot.hex
          - firmware.bin

  cache_if_gen:
    generator: custom
    parameters:
      command: ./scripts/cache_if_gen.sh
      copy_core: true
      run_from_core: true
      output:
        files:
          - m_axi_port.vh: {is_include_file: true}
          - m_axi_portmap.vh: {is_include_file: true}
          - m_axi_m_write_port.vh: {is_include_file: true}
          - m_axi_write_portmap.vh: {is_include_file: true}
          - m_axi_m_read_port.vh: {is_include_file: true}
          - m_axi_read_portmap.vh: {is_include_file: true}

  versat_if_gen:
    generator: custom
    parameters:
      command: ./scripts/versat_if_gen.sh
      copy_core: true
      run_from_core: true
      output:
        files:
          - m_versat_axi_m_port.vh: {is_include_file: true}
          - m_versat_axi_m_write_port.vh: {is_include_file: true}
          - m_versat_axi_m_read_port.vh: {is_include_file: true}
          - m_versat_axi_write_portmap.vh: {is_include_file: true}
          - m_versat_axi_read_portmap.vh: {is_include_file: true}

  uart_mkregs_gen_hw:
    generator: custom
    parameters:
      command: ./submodules/LIB/build/sw/python/mkregs.py iob_uart submodules/UART HW
      copy_core: true
      run_from_core: true
      output:
        files:
          - iob_uart_swreg_def.vh: {is_include_file: true}
          - iob_uart_swreg_gen.vh: {is_include_file: true}

  timer_mkregs_gen_hw:
    generator: custom
    parameters:
      command: ./submodules/LIB/build/sw/python/mkregs.py iob_timer submodules/TIMER HW
      copy_core: true
      run_from_core: true
      output:
        files:
          - iob_timer_swreg_def.vh: {is_include_file: true}
          - iob_timer_swreg_gen.vh: {is_include_file: true}

  system_gen_hw:
    generator: custom
    parameters:
      command: ./scripts/system_gen_hw.sh
      copy_core: true
      run_from_core: true
      output:
        files:
          - m_axi_wire.vh: {is_include_file: true}
          - system.v

  tb_gen_hw:
    generator: custom
    parameters:
      command: ./scripts/tb_gen_hw.sh
      copy_core: true
      run_from_core: true
      output:
        files:
          - s_axi_portmap.vh: {is_include_file: true}
          - system_top.v
          - system_tb.v

  input_gen:
    generator: custom
    parameters:
      command: ./scripts/input_gen.sh
      copy_core: true
      run_from_core: true
      output:
        files:
          - soc-in.bin

generators:
# example generator from https://github.com/fusesoc/fusesoc-generators
  custom:
    interpreter: python3
    command: scripts/custom.py
    description: Run custom command
    usage: |
      The custom generator allows the user to specify a custom command to run.
      As the custom generator doesn't know by itself what is produced by the
      command, the user is requrested to specify any created files and associated
      plusargs, defines etc in the output configuration parameter.

      Parameters:
        command (str): The command to run. Working directory for the command is
                       determined by the copy_core and run_from_core parameters
        copy_core (bool): Copy the working directory to a temporary location and 
                          run the command from there
        run_from_core (bool): Runs command from the directory specified as 
                              files_root in the configuration file
        output (dict): A dictionary describing the expected output from the 
                        command. These are written to the generated .core file
          files (list): A list of files, specified in the same format as CAPI2 
                        fileset files, which are expected to be generated by the 
                        command
          parameters (dict): A map of parameters, specified in the same format 
                            as CAPI2 parameters, which are used by the generated 
                            files
