

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17'
================================================================
* Date:           Wed Dec 20 21:42:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      217|      217|  2.170 us|  2.170 us|  217|  217|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_229_16_VITIS_LOOP_230_17  |      215|      215|        25|          1|          1|   192|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%norm_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %norm_8"   --->   Operation 32 'read' 'norm_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten40"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc218"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i"   --->   Operation 37 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i8 %indvar_flatten40" [backprop.c:229]   --->   Operation 38 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i7 %i_2" [backprop.c:229]   --->   Operation 39 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_2"   --->   Operation 40 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty, i2 0"   --->   Operation 41 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "%sub_ln231 = sub i8 %p_shl1, i8 %zext_ln229" [backprop.c:231]   --->   Operation 42 'sub' 'sub_ln231' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.86ns)   --->   "%icmp_ln229 = icmp_eq  i8 %indvar_flatten40_load, i8 192" [backprop.c:229]   --->   Operation 44 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.35ns)   --->   "%add_ln229 = add i8 %indvar_flatten40_load, i8 1" [backprop.c:229]   --->   Operation 45 'add' 'add_ln229' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc221, void %VITIS_LOOP_234_18.exitStub" [backprop.c:229]   --->   Operation 46 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [backprop.c:230]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%icmp_ln230 = icmp_eq  i2 %j_load, i2 3" [backprop.c:230]   --->   Operation 48 'icmp' 'icmp_ln230' <Predicate = (!icmp_ln229)> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.49ns)   --->   "%select_ln229 = select i1 %icmp_ln230, i2 0, i2 %j_load" [backprop.c:229]   --->   Operation 49 'select' 'select_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.27ns)   --->   "%add_ln229_1 = add i7 %i_2, i7 1" [backprop.c:229]   --->   Operation 50 'add' 'add_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i7 %add_ln229_1" [backprop.c:229]   --->   Operation 51 'zext' 'zext_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_33 = trunc i7 %add_ln229_1" [backprop.c:229]   --->   Operation 52 'trunc' 'empty_33' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl21_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_33, i2 0" [backprop.c:229]   --->   Operation 53 'bitconcatenate' 'p_shl21_mid1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%sub_ln231_1 = sub i8 %p_shl21_mid1, i8 %zext_ln229_1" [backprop.c:231]   --->   Operation 54 'sub' 'sub_ln231_1' <Predicate = (!icmp_ln229)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln231)   --->   "%select_ln229_1 = select i1 %icmp_ln230, i8 %sub_ln231_1, i8 %sub_ln231" [backprop.c:229]   --->   Operation 55 'select' 'select_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.51ns)   --->   "%select_ln229_2 = select i1 %icmp_ln230, i7 %add_ln229_1, i7 %i_2" [backprop.c:229]   --->   Operation 56 'select' 'select_ln229_2' <Predicate = (!icmp_ln229)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln231)   --->   "%zext_ln231 = zext i2 %select_ln229" [backprop.c:231]   --->   Operation 57 'zext' 'zext_ln231' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.35ns) (out node of the LUT)   --->   "%add_ln231 = add i8 %zext_ln231, i8 %select_ln229_1" [backprop.c:231]   --->   Operation 58 'add' 'add_ln231' <Predicate = (!icmp_ln229)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i8 %add_ln231" [backprop.c:231]   --->   Operation 59 'zext' 'zext_ln231_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln231_1" [backprop.c:231]   --->   Operation 60 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:231]   --->   Operation 61 'load' 'weights3_load' <Predicate = (!icmp_ln229)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 62 [1/1] (0.85ns)   --->   "%add_ln230 = add i2 %select_ln229, i2 1" [backprop.c:230]   --->   Operation 62 'add' 'add_ln230' <Predicate = (!icmp_ln229)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.84ns)   --->   "%store_ln230 = store i8 %add_ln229, i8 %indvar_flatten40" [backprop.c:230]   --->   Operation 63 'store' 'store_ln230' <Predicate = (!icmp_ln229)> <Delay = 0.84>
ST_1 : Operation 64 [1/1] (0.84ns)   --->   "%store_ln230 = store i7 %select_ln229_2, i7 %i" [backprop.c:230]   --->   Operation 64 'store' 'store_ln230' <Predicate = (!icmp_ln229)> <Delay = 0.84>
ST_1 : Operation 65 [1/1] (0.84ns)   --->   "%store_ln230 = store i2 %add_ln230, i2 %j" [backprop.c:230]   --->   Operation 65 'store' 'store_ln230' <Predicate = (!icmp_ln229)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 66 [1/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:231]   --->   Operation 66 'load' 'weights3_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln231 = bitcast i64 %weights3_load" [backprop.c:231]   --->   Operation 67 'bitcast' 'bitcast_ln231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [22/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 68 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 69 [21/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 69 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 70 [20/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 70 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 71 [19/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 71 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 72 [18/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 72 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 73 [17/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 73 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 74 [16/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 74 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 75 [15/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 75 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 76 [14/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 76 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 77 [13/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 77 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 78 [12/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 78 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 79 [11/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 79 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 80 [10/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 80 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 81 [9/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 81 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 82 [8/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 82 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 83 [7/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 83 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 84 [6/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 84 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 85 [5/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 85 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 86 [4/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 86 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 87 [3/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 87 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 88 [2/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 88 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 89 [1/22] (6.28ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8_read" [backprop.c:231]   --->   Operation 89 'ddiv' 'div5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln229)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.26>
ST_25 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_229_16_VITIS_LOOP_230_17_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 91 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 192, i64 192, i64 192"   --->   Operation 91 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [backprop.c:158]   --->   Operation 93 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln231_1 = bitcast i64 %div5" [backprop.c:231]   --->   Operation 94 'bitcast' 'bitcast_ln231_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 95 [1/1] (2.26ns)   --->   "%store_ln231 = store i64 %bitcast_ln231_1, i8 %weights3_addr" [backprop.c:231]   --->   Operation 95 'store' 'store_ln231' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_25 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln230 = br void %for.inc218" [backprop.c:230]   --->   Operation 96 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.25ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i') on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln229_1', backprop.c:229) [29]  (1.27 ns)
	'sub' operation ('sub_ln231_1', backprop.c:231) [33]  (1.36 ns)
	'select' operation ('select_ln229_1', backprop.c:229) [34]  (0 ns)
	'add' operation ('add_ln231', backprop.c:231) [39]  (1.36 ns)
	'getelementptr' operation ('weights3_addr', backprop.c:231) [41]  (0 ns)
	'load' operation ('weights3_load', backprop.c:231) on array 'weights3' [42]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('weights3_load', backprop.c:231) on array 'weights3' [42]  (2.27 ns)

 <State 3>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 4>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 5>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 6>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 7>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 8>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 9>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 10>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 11>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 12>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 13>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 14>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 15>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 16>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 17>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 18>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 19>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 20>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 21>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 22>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 23>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 24>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div5', backprop.c:231) [44]  (6.29 ns)

 <State 25>: 2.27ns
The critical path consists of the following:
	'store' operation ('store_ln231', backprop.c:231) of variable 'bitcast_ln231_1', backprop.c:231 on array 'weights3' [46]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
