<html><body><samp><pre>
<!@TC:1367605102>
#Build: Synplify Pro H-2013.03-1 , Build 274R, Mar  1 2013
#install: C:\FPGAtools\Synopsys\fpga_H2013031
#OS: Windows 7 6.1
#Hostname: TSTEZELBERG-S25

#Implementation: rev_1

<a name=compilerReport379>$ Start of Compile</a>
#Fri May 03 11:18:23 2013

<a name=compilerReport380>Synopsys HDL Compiler, version comp201303rc, Build 036R, built Feb 25 2013</a>
@N: : <!@TM:1367605108> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

Synopsys VHDL Compiler, version comp201303rc, Build 036R, built Feb 25 2013
@N: : <!@TM:1367605108> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1367605108> | Setting time resolution to ns
@N: : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:132:7:132:18:@N::@XP_MSG">ladder_fpga.vhd(132)</a><!@TM:1367605108> | Top entity is set to ladder_fpga.
VHDL syntax check successful!
Options changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

# Fri May 03 11:18:25 2013

###########################################################]
Synopsys Verilog Compiler, version comp201303rc, Build 045R, built Feb 28 2013
@N: : <!@TM:1367605108> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\altera.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\cycloneiii.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_lpm.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_primitives.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\umr_capim.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_objects.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_pipes.svh"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\hypermods.v"
@I::"U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v"
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

# Fri May 03 11:18:25 2013

###########################################################]
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1367605108> | Setting time resolution to ns
@N: : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:132:7:132:18:@N::@XP_MSG">ladder_fpga.vhd(132)</a><!@TM:1367605108> | Top entity is set to ladder_fpga.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:132:7:132:18:@N:CD630:@XP_MSG">ladder_fpga.vhd(132)</a><!@TM:1367605108> | Synthesizing work.ladder_fpga.ladder_fpga_arch 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:228:30:228:32:@N:CD231:@XP_MSG">ladder_fpga.vhd(228)</a><!@TM:1367605108> | Using onehot encoding for type state_event_controller (st_ev_ctrl_wait4hold="100000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:232:31:232:33:@N:CD231:@XP_MSG">ladder_fpga.vhd(232)</a><!@TM:1367605108> | Using onehot encoding for type state_level_shifter_dac (st_lev_shft_pre_cs="1000000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:236:26:236:28:@N:CD231:@XP_MSG">ladder_fpga.vhd(236)</a><!@TM:1367605108> | Using onehot encoding for type acquire_state_type (acq_idle="10000000000000000000")
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1329:24:1329:42:@W:CD609:@XP_MSG">ladder_fpga.vhd(1329)</a><!@TM:1367605108> | Index value 0 to 16 could be out of prefix range 0 to 15 </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1560:6:1560:20:@W:CD604:@XP_MSG">ladder_fpga.vhd(1560)</a><!@TM:1367605108> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1624:6:1624:20:@W:CD604:@XP_MSG">ladder_fpga.vhd(1624)</a><!@TM:1367605108> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:2253:6:2253:20:@W:CD604:@XP_MSG">ladder_fpga.vhd(2253)</a><!@TM:1367605108> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:584:7:584:36:@W:CD638:@XP_MSG">ladder_fpga.vhd(584)</a><!@TM:1367605108> | Signal ladder_fpga_fifo8_to_usb_wr_d is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:585:7:585:37:@W:CD638:@XP_MSG">ladder_fpga.vhd(585)</a><!@TM:1367605108> | Signal ladder_fpga_fifo8_to_usb_wr_dd is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mega_func_fifo8x256_cycloneIII.vhd:42:7:42:37:@N:CD630:@XP_MSG">mega_func_fifo8x256_cycloneIII.vhd(42)</a><!@TM:1367605108> | Synthesizing work.mega_func_fifo8x256_cycloneiii.syn 
Post processing for work.mega_func_fifo8x256_cycloneiii.syn
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mega_func_fifo21x32_cycloneIII.vhd:42:7:42:37:@N:CD630:@XP_MSG">mega_func_fifo21x32_cycloneIII.vhd(42)</a><!@TM:1367605108> | Synthesizing work.mega_func_fifo21x32_cycloneiii.syn 
Post processing for work.mega_func_fifo21x32_cycloneiii.syn
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:7:7:7:25:@N:CD630:@XP_MSG">mesure_temperature.vhd(7)</a><!@TM:1367605108> | Synthesizing work.mesure_temperature.structurel 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:21:19:21:21:@N:CD231:@XP_MSG">mesure_temperature.vhd(21)</a><!@TM:1367605108> | Using onehot encoding for type state_type (rst_max6575="100000000000")
Post processing for work.mesure_temperature.structurel
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@W:CL169:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Pruning register temperature_out_cl  </font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@A:CL282:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Feedback mux created for signal temperature3[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@A:CL282:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Feedback mux created for signal temperature2[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@A:CL282:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Feedback mux created for signal temperature1[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@A:CL282:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Feedback mux created for signal temperature0[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@A:CL282:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Feedback mux created for signal temperature_in_sync -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@A:CL282:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Feedback mux created for signal sTemp_in -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@W:CL190:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Optimizing register bit temperature_out to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mesure_temperature.vhd:50:6:50:8:@W:CL169:@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1367605108> | Pruning register temperature_out  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\shiftreg.vhd:42:7:42:15:@N:CD630:@XP_MSG">shiftreg.vhd(42)</a><!@TM:1367605108> | Synthesizing work.shiftreg.syn 
Post processing for work.shiftreg.syn
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\gestion_hybrides_v4.vhd:37:7:37:26:@N:CD630:@XP_MSG">gestion_hybrides_v4.vhd(37)</a><!@TM:1367605108> | Synthesizing work.gestion_hybrides_v4.gestion_hybrides_v4_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\memoire_tokenout_echelle.vhd:22:7:22:31:@N:CD630:@XP_MSG">memoire_tokenout_echelle.vhd(22)</a><!@TM:1367605108> | Synthesizing work.memoire_tokenout_echelle.bascule_16_rs_asynchrone 
Post processing for work.memoire_tokenout_echelle.bascule_16_rs_asynchrone
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\signaux_hybrides.vhd:54:7:54:23:@N:CD630:@XP_MSG">signaux_hybrides.vhd(54)</a><!@TM:1367605108> | Synthesizing work.signaux_hybrides.signaux_hybrides_arch 
Post processing for work.signaux_hybrides.signaux_hybrides_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\memoire_latchup_general.vhd:21:7:21:30:@N:CD630:@XP_MSG">memoire_latchup_general.vhd(21)</a><!@TM:1367605108> | Synthesizing work.memoire_latchup_general.a 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\memoire_latchup.vhd:39:7:39:22:@N:CD630:@XP_MSG">memoire_latchup.vhd(39)</a><!@TM:1367605108> | Synthesizing work.memoire_latchup.pilotage_alim 
Post processing for work.memoire_latchup.pilotage_alim
Post processing for work.memoire_latchup_general.a
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\filtre_latchup.vhd:42:7:42:21:@N:CD630:@XP_MSG">filtre_latchup.vhd(42)</a><!@TM:1367605108> | Synthesizing work.filtre_latchup.ignore_courant_de_demarrage 
Post processing for work.filtre_latchup.ignore_courant_de_demarrage
Post processing for work.gestion_hybrides_v4.gestion_hybrides_v4_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits.vhd:25:7:25:16:@N:CD630:@XP_MSG">dr_x_bits.vhd(25)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits.structural 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_cell.vhd:26:7:26:14:@N:CD630:@XP_MSG">dr_cell.vhd(26)</a><!@TM:1367605108> | Synthesizing work.dr_cell.behavioral 
Post processing for work.dr_cell.behavioral
Post processing for work.dr_x_bits.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits.vhd:25:7:25:16:@N:CD630:@XP_MSG">dr_x_bits.vhd(25)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits.vhd:25:7:25:16:@N:CD630:@XP_MSG">dr_x_bits.vhd(25)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits_avec_pulse.vhd:25:7:25:27:@N:CD630:@XP_MSG">dr_x_bits_avec_pulse.vhd(25)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits_avec_pulse.structural 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_cell_avec_pulse.vhd:23:7:23:25:@N:CD630:@XP_MSG">dr_cell_avec_pulse.vhd(23)</a><!@TM:1367605108> | Synthesizing work.dr_cell_avec_pulse.behavioral 
Post processing for work.dr_cell_avec_pulse.behavioral
Post processing for work.dr_x_bits_avec_pulse.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mux_2_1.vhd:16:7:16:14:@N:CD630:@XP_MSG">mux_2_1.vhd(16)</a><!@TM:1367605108> | Synthesizing work.mux_2_1.behavioral 
Post processing for work.mux_2_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mux_tdo.vhd:31:7:31:14:@N:CD630:@XP_MSG">mux_tdo.vhd(31)</a><!@TM:1367605108> | Synthesizing work.mux_tdo.behavioral 
Post processing for work.mux_tdo.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits_init.vhd:27:7:27:21:@N:CD630:@XP_MSG">dr_x_bits_init.vhd(27)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits_init.vhd:27:7:27:21:@N:CD630:@XP_MSG">dr_x_bits_init.vhd(27)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits_init.vhd:27:7:27:21:@N:CD630:@XP_MSG">dr_x_bits_init.vhd(27)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits.vhd:25:7:25:16:@N:CD630:@XP_MSG">dr_x_bits.vhd(25)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits.vhd:25:7:25:16:@N:CD630:@XP_MSG">dr_x_bits.vhd(25)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\dr_x_bits.vhd:25:7:25:16:@N:CD630:@XP_MSG">dr_x_bits.vhd(25)</a><!@TM:1367605108> | Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ir_5_bits.vhd:27:7:27:16:@N:CD630:@XP_MSG">ir_5_bits.vhd(27)</a><!@TM:1367605108> | Synthesizing work.ir_5_bits.structural 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ir_cell.vhd:24:7:24:14:@N:CD630:@XP_MSG">ir_cell.vhd(24)</a><!@TM:1367605108> | Synthesizing work.ir_cell.behavioral 
Post processing for work.ir_cell.behavioral
Post processing for work.ir_5_bits.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\tap_control.vhd:38:7:38:18:@N:CD630:@XP_MSG">tap_control.vhd(38)</a><!@TM:1367605108> | Synthesizing work.tap_control.a 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\tap_control.vhd:61:13:61:15:@N:CD231:@XP_MSG">tap_control.vhd(61)</a><!@TM:1367605108> | Using onehot encoding for type state (test_logic_reset="1000000000000000")
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\tap_control.vhd:200:1:200:15:@W:CD604:@XP_MSG">tap_control.vhd(200)</a><!@TM:1367605108> | OTHERS clause is not synthesized </font>
Post processing for work.tap_control.a
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\mega_func_pll_40MHz_switchover_cycloneIII.vhd:42:7:42:48:@N:CD630:@XP_MSG">mega_func_pll_40MHz_switchover_cycloneIII.vhd(42)</a><!@TM:1367605108> | Synthesizing work.mega_func_pll_40mhz_switchover_cycloneiii.syn 
Post processing for work.mega_func_pll_40mhz_switchover_cycloneiii.syn
Post processing for work.ladder_fpga.ladder_fpga_arch
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1635:2:1635:4:@W:CL169:@XP_MSG">ladder_fpga.vhd(1635)</a><!@TM:1367605108> | Pruning register ladder_fpga_flux_compactor_status(4 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL271:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Pruning bits 9 to 8 of acquire_adcs.data_to_send_1(9 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL271:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Pruning bits 7 to 4 of switch_val(7 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL111:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | All reachable assignments to ladder_fpga_sc_reg_debug(0) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL111:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | All reachable assignments to ladder_fpga_sc_reg_debug(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL111:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | All reachable assignments to ladder_fpga_sc_reg_debug(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL111:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | All reachable assignments to ladder_fpga_sc_reg_debug(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL111:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | All reachable assignments to ladder_fpga_sc_reg_debug(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL111:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | All reachable assignments to ladder_fpga_sc_reg_debug(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(6) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(7) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(8) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(9) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(10) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(11) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(12) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(13) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(14) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(15) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(16) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(17) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(18) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(19) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(20) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit ladder_fpga_sc_reg_debug(21) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL169:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Pruning register ladder_fpga_sc_reg_debug(21 downto 6)  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit acquire_adcs.n_bytes(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit acquire_adcs.n_convert(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL190:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Optimizing register bit acquire_adcs.n_adc(4) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL260:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Pruning register bit 4 of n_adc(4 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL260:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Pruning register bit 2 of n_convert(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:1199:2:1199:4:@W:CL260:@XP_MSG">ladder_fpga.vhd(1199)</a><!@TM:1367605108> | Pruning register bit 2 of n_bytes(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:156:1:156:14:@W:CL159:@XP_MSG">ladder_fpga.vhd(156)</a><!@TM:1367605108> | Input rdo_to_ladder is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:170:4:170:20:@W:CL159:@XP_MSG">ladder_fpga.vhd(170)</a><!@TM:1367605108> | Input fibre_mod_absent is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:171:4:171:17:@W:CL158:@XP_MSG">ladder_fpga.vhd(171)</a><!@TM:1367605108> | Inout fibre_mod_scl is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:172:4:172:17:@W:CL158:@XP_MSG">ladder_fpga.vhd(172)</a><!@TM:1367605108> | Inout fibre_mod_sda is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:173:4:173:17:@W:CL159:@XP_MSG">ladder_fpga.vhd(173)</a><!@TM:1367605108> | Input fibre_rx_loss is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\ladder_fpga.vhd:175:4:175:18:@W:CL159:@XP_MSG">ladder_fpga.vhd(175)</a><!@TM:1367605108> | Input fibre_tx_fault is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 85MB peak: 87MB)

# Fri May 03 11:18:28 2013

###########################################################]
<font color=#A52A2A>@W: : <!@TM:1367605108> | Multiple cells (name:cycloneiii_crcblock) exist across languages, picking work.cycloneiii_crcblock, ignoring work.cycloneiii_crcblock@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\altera.v"</font> 
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\cycloneiii.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_lpm.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_primitives.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\umr_capim.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_objects.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_pipes.svh"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\hypermods.v"
@I::"U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v"
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v:2494:7:2494:13:@N:CG364:@XP_MSG">altera_mf.v(2494)</a><!@TM:1367605108> | Synthesizing module altpll

	bandwidth=32'b00000000000000000000000000000000
	bandwidth_type=32'b01000001010101010101010001001111
	c0_high=32'b00000000000000000000000000000000
	c0_initial=32'b00000000000000000000000000000000
	c0_low=32'b00000000000000000000000000000000
	c0_mode=48'b010000100101100101010000010000010101001101010011
	c0_ph=32'b00000000000000000000000000000000
	c0_test_source=32'b00000000000000000000000000000101
	c1_high=32'b00000000000000000000000000000000
	c1_initial=32'b00000000000000000000000000000000
	c1_low=32'b00000000000000000000000000000000
	c1_mode=48'b010000100101100101010000010000010101001101010011
	c1_ph=32'b00000000000000000000000000000000
	c1_test_source=32'b00000000000000000000000000000101
	c1_use_casc_in=24'b010011110100011001000110
	c2_high=32'b00000000000000000000000000000000
	c2_initial=32'b00000000000000000000000000000000
	c2_low=32'b00000000000000000000000000000000
	c2_mode=48'b010000100101100101010000010000010101001101010011
	c2_ph=32'b00000000000000000000000000000000
	c2_test_source=32'b00000000000000000000000000000101
	c2_use_casc_in=24'b010011110100011001000110
	c3_high=32'b00000000000000000000000000000000
	c3_initial=32'b00000000000000000000000000000000
	c3_low=32'b00000000000000000000000000000000
	c3_mode=48'b010000100101100101010000010000010101001101010011
	c3_ph=32'b00000000000000000000000000000000
	c3_test_source=32'b00000000000000000000000000000101
	c3_use_casc_in=24'b010011110100011001000110
	c4_high=32'b00000000000000000000000000000000
	c4_initial=32'b00000000000000000000000000000000
	c4_low=32'b00000000000000000000000000000000
	c4_mode=48'b010000100101100101010000010000010101001101010011
	c4_ph=32'b00000000000000000000000000000000
	c4_test_source=32'b00000000000000000000000000000101
	c4_use_casc_in=24'b010011110100011001000110
	c5_high=32'b00000000000000000000000000000000
	c5_initial=32'b00000000000000000000000000000000
	c5_low=32'b00000000000000000000000000000000
	c5_mode=48'b010000100101100101010000010000010101001101010011
	c5_ph=32'b00000000000000000000000000000000
	c5_test_source=32'b00000000000000000000000000000101
	c5_use_casc_in=24'b010011110100011001000110
	c6_high=32'b00000000000000000000000000000000
	c6_initial=32'b00000000000000000000000000000000
	c6_low=32'b00000000000000000000000000000000
	c6_mode=48'b010000100101100101010000010000010101001101010011
	c6_ph=32'b00000000000000000000000000000000
	c6_test_source=32'b00000000000000000000000000000101
	c6_use_casc_in=24'b010011110100011001000110
	c7_high=32'b00000000000000000000000000000000
	c7_initial=32'b00000000000000000000000000000000
	c7_low=32'b00000000000000000000000000000000
	c7_mode=48'b010000100101100101010000010000010101001101010011
	c7_ph=32'b00000000000000000000000000000000
	c7_test_source=32'b00000000000000000000000000000101
	c7_use_casc_in=24'b010011110100011001000110
	c8_high=32'b00000000000000000000000000000000
	c8_initial=32'b00000000000000000000000000000000
	c8_low=32'b00000000000000000000000000000000
	c8_mode=48'b010000100101100101010000010000010101001101010011
	c8_ph=32'b00000000000000000000000000000000
	c8_test_source=32'b00000000000000000000000000000101
	c8_use_casc_in=24'b010011110100011001000110
	c9_high=32'b00000000000000000000000000000000
	c9_initial=32'b00000000000000000000000000000000
	c9_low=32'b00000000000000000000000000000000
	c9_mode=48'b010000100101100101010000010000010101001101010011
	c9_ph=32'b00000000000000000000000000000000
	c9_test_source=32'b00000000000000000000000000000101
	c9_use_casc_in=24'b010011110100011001000110
	charge_pump_current=32'b00000000000000000000000000000010
	charge_pump_current_bits=32'b00000000000000000010011100001111
	clk0_counter=16'b0100011100110000
	clk0_divide_by=32'b00000000000000000000000000000001
	clk0_duty_cycle=32'b00000000000000000000000000110010
	clk0_multiply_by=32'b00000000000000000000000000000001
	clk0_output_frequency=32'b00000000000000000000000000000000
	clk0_phase_shift=8'b00110000
	clk0_time_delay=8'b00110000
	clk0_use_even_counter_mode=24'b010011110100011001000110
	clk0_use_even_counter_value=24'b010011110100011001000110
	clk1_counter=16'b0100011100110000
	clk1_divide_by=32'b00000000000000000000000000000001
	clk1_duty_cycle=32'b00000000000000000000000000110010
	clk1_multiply_by=32'b00000000000000000000000000000010
	clk1_output_frequency=32'b00000000000000000000000000000000
	clk1_phase_shift=8'b00110000
	clk1_time_delay=8'b00110000
	clk1_use_even_counter_mode=24'b010011110100011001000110
	clk1_use_even_counter_value=24'b010011110100011001000110
	clk2_counter=16'b0100011100110000
	clk2_divide_by=32'b00000000000000000000000000001010
	clk2_duty_cycle=32'b00000000000000000000000000110010
	clk2_multiply_by=32'b00000000000000000000000000000001
	clk2_output_frequency=32'b00000000000000000000000000000000
	clk2_phase_shift=8'b00110000
	clk2_time_delay=8'b00110000
	clk2_use_even_counter_mode=24'b010011110100011001000110
	clk2_use_even_counter_value=24'b010011110100011001000110
	clk3_counter=16'b0100011100110000
	clk3_divide_by=32'b00000000000000000000000000101000
	clk3_duty_cycle=32'b00000000000000000000000000110010
	clk3_multiply_by=32'b00000000000000000000000000000001
	clk3_phase_shift=8'b00110000
	clk3_time_delay=8'b00110000
	clk3_use_even_counter_mode=24'b010011110100011001000110
	clk3_use_even_counter_value=24'b010011110100011001000110
	clk4_counter=16'b0100011100110000
	clk4_divide_by=32'b00000000000000000000000000000001
	clk4_duty_cycle=32'b00000000000000000000000000110010
	clk4_multiply_by=32'b00000000000000000000000000000001
	clk4_phase_shift=8'b00110000
	clk4_time_delay=8'b00110000
	clk4_use_even_counter_mode=24'b010011110100011001000110
	clk4_use_even_counter_value=24'b010011110100011001000110
	clk5_counter=16'b0100011100110000
	clk5_divide_by=32'b00000000000000000000000000000001
	clk5_duty_cycle=32'b00000000000000000000000000110010
	clk5_multiply_by=32'b00000000000000000000000000000001
	clk5_phase_shift=8'b00110000
	clk5_time_delay=8'b00110000
	clk5_use_even_counter_mode=24'b010011110100011001000110
	clk5_use_even_counter_value=24'b010011110100011001000110
	clk6_counter=16'b0100010100110000
	clk6_divide_by=32'b00000000000000000000000000000000
	clk6_duty_cycle=32'b00000000000000000000000000110010
	clk6_multiply_by=32'b00000000000000000000000000000000
	clk6_phase_shift=8'b00110000
	clk6_use_even_counter_mode=24'b010011110100011001000110
	clk6_use_even_counter_value=24'b010011110100011001000110
	clk7_counter=16'b0100010100110001
	clk7_divide_by=32'b00000000000000000000000000000000
	clk7_duty_cycle=32'b00000000000000000000000000110010
	clk7_multiply_by=32'b00000000000000000000000000000000
	clk7_phase_shift=8'b00110000
	clk7_use_even_counter_mode=24'b010011110100011001000110
	clk7_use_even_counter_value=24'b010011110100011001000110
	clk8_counter=16'b0100010100110010
	clk8_divide_by=32'b00000000000000000000000000000000
	clk8_duty_cycle=32'b00000000000000000000000000110010
	clk8_multiply_by=32'b00000000000000000000000000000000
	clk8_phase_shift=8'b00110000
	clk8_use_even_counter_mode=24'b010011110100011001000110
	clk8_use_even_counter_value=24'b010011110100011001000110
	clk9_counter=16'b0100010100110011
	clk9_divide_by=32'b00000000000000000000000000000000
	clk9_duty_cycle=32'b00000000000000000000000000110010
	clk9_multiply_by=32'b00000000000000000000000000000000
	clk9_phase_shift=8'b00110000
	clk9_use_even_counter_mode=24'b010011110100011001000110
	clk9_use_even_counter_value=24'b010011110100011001000110
	compensate_clock=32'b01000011010011000100101100110000
	down_spread=8'b00110000
	dpa_divide_by=32'b00000000000000000000000000000001
	dpa_divider=32'b00000000000000000000000000000000
	dpa_multiply_by=32'b00000000000000000000000000000000
	e0_high=32'b00000000000000000000000000000001
	e0_initial=32'b00000000000000000000000000000001
	e0_low=32'b00000000000000000000000000000001
	e0_mode=48'b010000100101100101010000010000010101001101010011
	e0_ph=32'b00000000000000000000000000000000
	e0_time_delay=32'b00000000000000000000000000000000
	e1_high=32'b00000000000000000000000000000001
	e1_initial=32'b00000000000000000000000000000001
	e1_low=32'b00000000000000000000000000000001
	e1_mode=48'b010000100101100101010000010000010101001101010011
	e1_ph=32'b00000000000000000000000000000000
	e1_time_delay=32'b00000000000000000000000000000000
	e2_high=32'b00000000000000000000000000000001
	e2_initial=32'b00000000000000000000000000000001
	e2_low=32'b00000000000000000000000000000001
	e2_mode=48'b010000100101100101010000010000010101001101010011
	e2_ph=32'b00000000000000000000000000000000
	e2_time_delay=32'b00000000000000000000000000000000
	e3_high=32'b00000000000000000000000000000001
	e3_initial=32'b00000000000000000000000000000001
	e3_low=32'b00000000000000000000000000000001
	e3_mode=48'b010000100101100101010000010000010101001101010011
	e3_ph=32'b00000000000000000000000000000000
	e3_time_delay=32'b00000000000000000000000000000000
	enable0_counter=16'b0100110000110000
	enable1_counter=16'b0100110000110000
	enable_switch_over_counter=24'b010011110100011001000110
	extclk0_counter=16'b0100010100110000
	extclk0_divide_by=32'b00000000000000000000000000000001
	extclk0_duty_cycle=32'b00000000000000000000000000110010
	extclk0_multiply_by=32'b00000000000000000000000000000001
	extclk0_phase_shift=8'b00110000
	extclk0_time_delay=8'b00110000
	extclk1_counter=16'b0100010100110001
	extclk1_divide_by=32'b00000000000000000000000000000001
	extclk1_duty_cycle=32'b00000000000000000000000000110010
	extclk1_multiply_by=32'b00000000000000000000000000000001
	extclk1_phase_shift=8'b00110000
	extclk1_time_delay=8'b00110000
	extclk2_counter=16'b0100010100110010
	extclk2_divide_by=32'b00000000000000000000000000000001
	extclk2_duty_cycle=32'b00000000000000000000000000110010
	extclk2_multiply_by=32'b00000000000000000000000000000001
	extclk2_phase_shift=8'b00110000
	extclk2_time_delay=8'b00110000
	extclk3_counter=16'b0100010100110011
	extclk3_divide_by=32'b00000000000000000000000000000001
	extclk3_duty_cycle=32'b00000000000000000000000000110010
	extclk3_multiply_by=32'b00000000000000000000000000000001
	extclk3_phase_shift=8'b00110000
	extclk3_time_delay=8'b00110000
	feedback_source=56'b01000101010110000101010001000011010011000100101100110000
	g0_high=32'b00000000000000000000000000000001
	g0_initial=32'b00000000000000000000000000000001
	g0_low=32'b00000000000000000000000000000001
	g0_mode=48'b010000100101100101010000010000010101001101010011
	g0_ph=32'b00000000000000000000000000000000
	g0_time_delay=32'b00000000000000000000000000000000
	g1_high=32'b00000000000000000000000000000001
	g1_initial=32'b00000000000000000000000000000001
	g1_low=32'b00000000000000000000000000000001
	g1_mode=48'b010000100101100101010000010000010101001101010011
	g1_ph=32'b00000000000000000000000000000000
	g1_time_delay=32'b00000000000000000000000000000000
	g2_high=32'b00000000000000000000000000000001
	g2_initial=32'b00000000000000000000000000000001
	g2_low=32'b00000000000000000000000000000001
	g2_mode=48'b010000100101100101010000010000010101001101010011
	g2_ph=32'b00000000000000000000000000000000
	g2_time_delay=32'b00000000000000000000000000000000
	g3_high=32'b00000000000000000000000000000001
	g3_initial=32'b00000000000000000000000000000001
	g3_low=32'b00000000000000000000000000000001
	g3_mode=48'b010000100101100101010000010000010101001101010011
	g3_ph=32'b00000000000000000000000000000000
	g3_time_delay=32'b00000000000000000000000000000000
	gate_lock_counter=32'b00000000000000000000000000000000
	gate_lock_signal=16'b0100111001001111
	inclk0_input_frequency=32'b00000000000000000110000110101000
	inclk1_input_frequency=32'b00000000000000000110000110101000
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	invalid_lock_multiplier=32'b00000000000000000000000000000101
	l0_high=32'b00000000000000000000000000000001
	l0_initial=32'b00000000000000000000000000000001
	l0_low=32'b00000000000000000000000000000001
	l0_mode=48'b010000100101100101010000010000010101001101010011
	l0_ph=32'b00000000000000000000000000000000
	l0_time_delay=32'b00000000000000000000000000000000
	l1_high=32'b00000000000000000000000000000001
	l1_initial=32'b00000000000000000000000000000001
	l1_low=32'b00000000000000000000000000000001
	l1_mode=48'b010000100101100101010000010000010101001101010011
	l1_ph=32'b00000000000000000000000000000000
	l1_time_delay=32'b00000000000000000000000000000000
	lock_high=32'b00000000000000000000000000000001
	lock_low=32'b00000000000000000000000000000001
	lock_window_ui=40'b0010000000110000001011100011000000110101
	lock_window_ui_bits=48'b010101010100111001010101010100110100010101000100
	loop_filter_c=32'b00000000000000000000000000000101
	loop_filter_c_bits=32'b00000000000000000010011100001111
	loop_filter_r=72'b001000000011000100101110001100000011000000110000001100000011000000110000
	loop_filter_r_bits=32'b00000000000000000010011100001111
	lpm_hint=472'b0100001101000010010110000101111101001101010011110100010001010101010011000100010101011111010100000101001001000101010001100100100101011000001111010110110101100101011001110110000101011111011001100111010101101110011000110101111101110000011011000110110001011111001101000011000001001101010010000111101001011111011100110111011101101001011101000110001101101000011011110111011001100101011100100101111101100011011110010110001101101100011011110110111001100101010010010100100101001001
	lpm_type=48'b011000010110110001110100011100000110110001101100
	m=32'b00000000000000000000000000000000
	m2=32'b00000000000000000000000000000001
	m_initial=32'b00000000000000000000000000000000
	m_ph=32'b00000000000000000000000000000000
	m_test_source=32'b00000000000000000000000000000101
	m_time_delay=32'b00000000000000000000000000000000
	n=32'b00000000000000000000000000000001
	n2=32'b00000000000000000000000000000001
	n_time_delay=32'b00000000000000000000000000000000
	operation_mode=48'b010011100100111101010010010011010100000101001100
	pfd_max=32'b00000000000000000000000000000000
	pfd_min=32'b00000000000000000000000000000000
	pll_type=32'b01000001010101010101010001001111
	port_activeclock=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_areset=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk2=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk3=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk4=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk5=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk6=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk7=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk8=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk9=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkbad0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clkbad1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clkena0=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena1=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena2=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena3=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena4=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena5=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkloss=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkswitch=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_configupdate=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_enable0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_enable1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclk0=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk1=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk2=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk3=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclkena0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena2=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena3=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_fbin=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_fbout=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_inclk0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_inclk1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_locked=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_pfdena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasecounterselect=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasedone=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasestep=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phaseupdown=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_pllena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanaclr=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanclk=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanclkena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandata=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandataout=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandone=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanread=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanwrite=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_sclkout0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_sclkout1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_vcooverrange=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_vcounderrange=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	primary_clock=48'b011010010110111001100011011011000110101100110000
	qualify_conf_done=24'b010011110100011001000110
	scan_chain=32'b01001100010011110100111001000111
	scan_chain_mif_file=48'b010101010100111001010101010100110100010101000100
	sclkout0_phase_shift=8'b00110000
	sclkout1_phase_shift=8'b00110000
	self_reset_on_gated_loss_lock=24'b010011110100011001000110
	self_reset_on_loss_lock=24'b010011110100011001000110
	sim_gate_lock_device_behavior=24'b010011110100011001000110
	skip_vco=24'b010011110100011001000110
	spread_frequency=32'b00000000000000000000000000000000
	ss=32'b00000000000000000000000000000001
	switch_over_counter=32'b00000000000000000000000000000000
	switch_over_on_gated_lock=24'b010011110100011001000110
	switch_over_on_lossclk=24'b010011110100011001000110
	switch_over_type=32'b01000001010101010101010001001111
	using_fbmimicbidir_port=24'b010011110100011001000110
	valid_lock_multiplier=32'b00000000000000000000000000000001
	vco_center=32'b00000000000000000000000000000000
	vco_divide_by=32'b00000000000000000000000000000000
	vco_frequency_control=32'b01000001010101010101010001001111
	vco_max=32'b00000000000000000000000000000000
	vco_min=32'b00000000000000000000000000000000
	vco_multiply_by=32'b00000000000000000000000000000000
	vco_phase_shift_step=32'b00000000000000000000000000000000
	vco_post_scale=32'b00000000000000000000000000000000
	vco_range_detector_high_bits=48'b010101010100111001010101010100110100010101000100
	vco_range_detector_low_bits=48'b010101010100111001010101010100110100010101000100
	width_clock=32'b00000000000000000000000000000101
	width_phasecounterselect=32'b00000000000000000000000000000100
   Generated name = altpll_Z1_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_lpm.v:314:7:314:19:@N:CG364:@XP_MSG">altera_lpm.v(314)</a><!@TM:1367605108> | Synthesizing module lpm_shiftreg

	lpm_type=96'b010011000101000001001101010111110101001101001000010010010100011001010100010100100100010101000111
	lpm_width=32'b00000000000000000000000000001010
	lpm_avalue=48'b010101010100111001010101010100110100010101000100
	lpm_svalue=48'b010101010100111001010101010100110100010101000100
	lpm_pvalue=48'b010101010100111001010101010100110100010101000100
	lpm_direction=32'b01001100010001010100011001010100
	lpm_hint=48'b010101010100111001010101010100110100010101000100
   Generated name = lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v:913:7:913:13:@N:CG364:@XP_MSG">altera_mf.v(913)</a><!@TM:1367605108> | Synthesizing module dcfifo

	add_ram_output_register=24'b010011110100011001000110
	add_usedw_msb_bit=24'b010011110100011001000110
	clocks_are_synchronized=40'b0100011001000001010011000101001101000101
	delay_rdusedw=32'b00000000000000000000000000000001
	delay_wrusedw=32'b00000000000000000000000000000001
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	lpm_numwords=32'b00000000000000000000000000100000
	lpm_showahead=24'b010011110100011001000110
	lpm_width=32'b00000000000000000000000000010101
	lpm_widthu=32'b00000000000000000000000000000101
	overflow_checking=24'b010011110100011001000110
	rdsync_delaypipe=32'b00000000000000000000000000000101
	underflow_checking=24'b010011110100011001000110
	use_eab=16'b0100111101001110
	write_aclr_synch=24'b010011110100011001000110
	wrsync_delaypipe=32'b00000000000000000000000000000101
	lpm_type=48'b011001000110001101100110011010010110011001101111
	lpm_hint=48'b011101010110111001110101011100110110010101100100
   Generated name = dcfifo_Z3_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v:913:7:913:13:@N:CG364:@XP_MSG">altera_mf.v(913)</a><!@TM:1367605108> | Synthesizing module dcfifo

	add_ram_output_register=24'b010011110100011001000110
	add_usedw_msb_bit=24'b010011110100011001000110
	clocks_are_synchronized=40'b0100011001000001010011000101001101000101
	delay_rdusedw=32'b00000000000000000000000000000001
	delay_wrusedw=32'b00000000000000000000000000000001
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	lpm_numwords=32'b00000000000000000000000100000000
	lpm_showahead=24'b010011110100011001000110
	lpm_width=32'b00000000000000000000000000001000
	lpm_widthu=32'b00000000000000000000000000001000
	overflow_checking=24'b010011110100011001000110
	rdsync_delaypipe=32'b00000000000000000000000000000101
	underflow_checking=24'b010011110100011001000110
	use_eab=16'b0100111101001110
	write_aclr_synch=24'b010011110100011001000110
	wrsync_delaypipe=32'b00000000000000000000000000000101
	lpm_type=48'b011001000110001101100110011010010110011001101111
	lpm_hint=48'b011101010110111001110101011100110110010101100100
   Generated name = dcfifo_Z4_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="U:\work_lbnl\SSD\ladder_card\v2b\ladder_fpga_v0d_luis_tokeninverted_rclk_temperture\ladder_fpga_v0d\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v:14:8:14:27:@N:CG364:@XP_MSG">cycloneiii_crcblock.v(14)</a><!@TM:1367605108> | Synthesizing module cycloneiii_crcblock

	oscillator_divider=32'b00000000000000000000000000000001
	lpm_type=152'b01100011011110010110001101101100011011110110111001100101011010010110100101101001010111110110001101110010011000110110001001101100011011110110001101101011
   Generated name = cycloneiii_crcblock_1s_cycloneiii_crcblock


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

# Fri May 03 11:18:28 2013

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 2MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime
# Fri May 03 11:18:29 2013

###########################################################]

</pre></samp></body></html>
