.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 6 0
000000000000000010
000100000000000000
000001010000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001010000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011000010010
000000001000110000
001010000000000100
000010010000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010110000110000
000000111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
110100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001101111111000100000000000
000000000000000111000000000000001100111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100001110110110000000000
000000000000000000000000000111001100100000010000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000001111100100010110000000000
000000000000001011000000000000001100100010110000000000
000000000000000111100000000011100001101001010010000000
000000000000000000000000000111001000100110010000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001111000000000000001000
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000100
000000000001010000000000000001001000001100111000000000
000000000000100000000000000000100000110011000000000001
000000010000000111000000000000001000001100111000000000
000000010000000000100010010000001110110011000000000100
000000010000000000000000000000001001001100111000000100
000000010000001001000000000000001000110011000000000000
000000010000000001000110100111101000001100111000000100
000000010000000000000000000000000000110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000001000000000000100000110011000000000001

.logic_tile 3 15
000000000000000000000000000001100000010110100000000000
000000000000000000000000000011000000000000000000000100
001010100000001001100000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000
010000000000001101000110000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
000000000000000000000000010111111000111101010110000000
000000000000000000000010000011100000111100000010100101
000000010000101001000010110001100000001001000000000000
000000010000000111100011010101001100001111000000000000
000000010000001000000000001111001100000001000000000000
000000010000001011000000001101111111000000000000000001
000000010000000000000010101011011111000000000000000000
000000010000000000000110100011101110100000000000000000
010000010000000101000110011000001010001100110000000000
100000010000000101000011001111011010110011000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000001000
000001000000000001000000000011100001000000001000000000
000010100000000000100000000000001010000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000000111000000000000001101000000000000000000
000000010000001000000110110111100000000000001000000000
000000010000001011000010100000001100000000000000000000
000000010000000011100110100111100001000000001000000000
000000010000000101000011100000001100000000000000000000
000000010000000011100000010111100001000000001000000000
000000010000000000000011010000101101000000000000000000
000000010000001101100111010111100001000000001000000000
000000010000000101000110100000101101000000000000000000

.logic_tile 10 15
000000000000000000000011100111000000000000001000000000
000010000000001111000110000000000000000000000000001000
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000111100011100101101000110011001000000000
000000000000000000100000000000001000001100110000000000
000000000000000000000011100101001000110011001000000000
000000000000001001000100000000101100001100110000000000
000000010000000111100000000011001000110011001000000000
000000010000000000100000000000001010001100110000000000
000000010000000000000000000101101000110011001000000000
000000010000000000000000000000101100001100110000000000
000000010000000111100000000001001001110011001000000000
000000010000001111100000000000101110001100110000000000
000000010000000111100000000111001001110011001000000000
000000010000000000100000000000001001001100110000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000111000000000111100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000111000011100101000000000000001000000000
000000000000000000100100000000001111000000000000000000
000000000000000111000011100101101000001100111000000000
000000000000000000000100000000101101110011000000000101
000000000000000011000000000011001001001100111000000000
000000000000000000100011100000101001110011000000000001
000000000000000000000000010111001000001100111000000000
000000000000000000000011100000101011110011000000000001
000000000000000000000000000101101001001100111000000001
000000000000000000000000000000001000110011000000000100
000000000000000111000000010001001000001100111000000001
000000000000000000100011100000001101110011000000000000
000000000000000000000000000111001000001100111000000100
000000000000001111000000000000001111110011000000000001

.logic_tile 2 16
000000000000000000000110000000001000001100111000000000
000001000000000000000100000000001110110011000000010100
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000001000001000001100110000000000
000000000000000000000000001011010000110011000000000000
000000000000000000000000000111101110000100000000000000
000000000000000000000000001011101001000000000000000000
000000000000000000000010100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000001110000000000000000000001010001100111000000000
000000000000000000000000000000011001110011000000000000
000000000000000000000010100101101000001100111000000000
000000000010000000000100000000100000110011000000000000
000000000010000000000010100101101000001100111000000000
000000000000000000000110110000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000100000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000100000000000000000110100111101000001100111000000000
000001000000000000000000000000000000110011000000000000
000000001100001101100000000011001000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 4 16
000000000000101000000000000011011100000000000000000000
000000000000000001000000000111111111001000000000000000
001000000000001000000010111011101011000000000000000000
100000000000000101000110000011111110000001000000000000
010000000000000001000110011111011000111001010110000000
100000000000000000000010001101011101110000000001000000
000000000000000101100110110101100001111001110110000000
000000000000001101000010100111001111110000111001000000
000000000000000001100110000101101111111000110110000000
000000000000000000000110100000101100111000111001000000
000000000000000001100010100001111000101001010110000000
000000000000000101000110110111100000111101011001000000
000000000000001101000010101101100000100000010000000000
000000000000001001100100001111001010110000110000000000
010000000000001101000110000001011110000000000000000001
100000000000000001100010101101001100000000010000000000

.logic_tile 5 16
000000000000000000000000000101000000000000001000000000
000000001010000000000000000000100000000000000000001000
000000000000000101100111100101000001000000001000000000
000000000000000000100011100000001001000000000000000000
000000000000000111100000010001100001000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000111000000010000000001000000001000000000
000000000000000111000011010000001011000000000000000000
000000000000000000000111010101100000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000010000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000000010111100001000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000001001000000000000101001110011000000000000
000000000000000001000000000011101001001100111000000000
000000000000000000100000000000101100110011000000000000
000000000000000111000000000111101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000111000000000011101000001100111000000000
000000000000000001100011100000101100110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000011100000000001101001001100111000000000
000000000000000111000011100000101110110011000000000000

.logic_tile 8 16
000000000000000000000110110011100001000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000001101100000010011100001000000001000000000
000000000000000101000010100000001110000000000000000000
000000000000100000000000010101011110000011111000000000
000000000000010000000010000000111110000011110000000000
000000000000001001100110000111001000000011111000000000
000000000000000001000000000000111111000011110000000000
000000000000000000000111000101101001000011111000000000
000000000000000000000000000000011110000011110000000000
000000000000001001000011110101111000000011111000000000
000000000000001111000010000000001110000011110000000000
000000000000000001000110000011111001000011111000000000
000000000000000001000010000000101101000011110000000000
000000000000000001000111100101111000000011111000000000
000000000000001001000110110000111101000011110000000000

.logic_tile 9 16
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100000000000000011000000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000001101100000000000000000000000001000000000
000001001100000101000000000000001101000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 16
000000000000000000000000010011101000110011001000000000
000000000000000111000011110000001001001100110000010000
000000000000000000000000000011001001110011001000000000
000000000000000000000000000000101010001100110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000001000000001000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000010000000000000000000000011111100110011000000000000
000000000000000000000011100000011000001100110000000000
000000000000000111000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101111110011000000010001
000000000000000001000000000111001000111100001000000000
000000000000000101100000000000100000111100000010000001
000000000000000000000000010111101001100100000000000000
000000001000000000000011100000001000100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000101111000001100110000000000
000000000000000000000000001111000000110011000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 17
000000000000000001100010000011000000000000001000000000
000000000000000000000111100000100000000000000000001000
000000000000001000000000000011011100000011111000000000
000000000000001011000000000000011000000011110000000000
000000000000001000000000000101001000110011001000000000
000000000000000011000010100000101100001100110000000100
000000000000000000000000000001101000110011001000000000
000000000000000111000000000000001001001100110000000100
000000000000000000000110100011101000110011001000000000
000000000000001001000010010000101101001100110000000001
000000000000000000000010000011001000110011001000000100
000000000000000000000010000000001010001100110000000000
000000000000000000000000000001001000110011001000000100
000000000000000000000000000000101001001100110000000000
000000000000000000000000000011001001110011001000000001
000000000000000000000000000000001010001100110000000000

.logic_tile 3 17
000000000000000001100010100001101000001100111000000000
000000000000000000000000000000000000110011000000010000
001000000000001001100000000111001000101001010100000000
100000000000000111000000000101001000101101111001000000
010000000000001000000110000101000001001001000000000000
100000000000001011000010101111101010001111000000000000
000001000000001011000000000000001010000000110100100001
000010100000000001000000000000011100000000110000000100
000000000000001011100110110001000001001001000000000000
000000000000000001100010101111101010001111000000000000
000000000000000000000000000011011000101000010100000100
000000000000000000000000000111001010110100010000100000
000001000000000101000010011111000000101001010110000000
000000000000010101000010000001101101111001110000100000
010000000000000000000000000001100001111001110110000001
100000000000000000000000001011001010110000110000000000

.logic_tile 4 17
000000000000000000000010100000000000000000001000000000
000000000110000000000000000000001011000000000000001000
000000000000001000000110110101100001000000001000000000
000000000000001111000010100000101011000000000000000000
000000000000000000000110100101101001001100111000000000
000000000000000000000010100000101001110011000000000000
000000000000000101000111010111101001001100111000000000
000000000000000101000111110000101001110011000000000000
000001000000000000000000000011101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000111000001101000001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000000000000101101001001100111000000000
000001000000000000000000000000001111110011000000000000
000000000000000000000111000001101000001100111000000000
000000000000000000000100000000001011110011000000000000

.logic_tile 5 17
000001000010000000000000000111100000000000001000000000
000000000000010000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000010100000000000000000011011100000000000000010000000
000000000000000000000011101111100000101001010001000001
000000000000000101100000010111011101000100010000000000
000000000000001111000010101101001010010001000010000000
000000000101000000000000001011111010101001010000000000
000000000000100000000000001111110000101000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000010110001000000001011100001101001010000000000
000000000000000000000000001111101010100000010000000000
000000000000001000000110000000000000000000000000000000
000000000000000011000100000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000001000000000001100011100011001000111100001000000000
000010000000000111000010100000000000111100000000010001
000000000000000101000010100111001001110000000000000000
000000000000000000000010101001001110000000000000000000
000000000000000000000010101001111111100010000000000000
000000000000000000000000001001111110001000100000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000100000011100111110011011001110011000000000000
000000000000000000100110001001101011000000000000000000
000000000000000001000110000011101101011111110000000010
000000000000000000000011110001111101111111110000000000
000000000000000111000111100011011100001100110010000000
000000000000000000100011110001000000110011000000000000
000000000000001001000000001101001110100010000000000000
000000000000000001000010000101111111000100010000000000

.logic_tile 8 17
000000000000000000000000000111011101000011111000000000
000000001000000000000000000000011000000011110000010000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 9 17
000010000000000000000000000101000000000000001000000000
000001001110000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001011000000000000000000
000000100001010000000000010101000000000000001000000000
000001001110100000000010010000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000000101000000000000001000000000
000000001100100000000000000000100000000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001101000000000000001000
000010000000000000000000010001000000000000001000000000
000001000000001001000011010000000000000000000000000000
000000000001000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000111000111010000000001000000001000000000
000000000000000000100011010000001101000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000011010000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 11 17
000000000001000000000000000111000000000000001000000000
000010000000000000000000000000000000000000000000001000
000000000000001000000000000111000000000000001000000000
000000000000000001000000000000100000000000000000000000
000001000000000000000110000111011100000011111000100000
000010000000000000000000000000111101000011110000000000
000010100000000111100000010101011110000011111000000000
000001000000000000100010000000100000000011110000000000
000000000000000111100111110111001101000011111000000000
000000000000000111000010000000101000000011110000000000
000000000000000001100010000000001101000011111000000000
000000000000000000000100000000001100000011110000000000
000000000000000000000111010101101100000011111000000000
000000000000000101000011000000110000000011110000000000
000000000000000111000110000111111010000011111000000000
000000000000000000100000000000100000000011110000000000

.logic_tile 12 17
000000000000000000000000010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
001000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111111101101000010110000001
110000000000000000000000001001111111101001110001000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000110000000
000000000000000000000010000001000000000010000000000111
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100011011010001100110000000000
000000000000000000000000001011100000110011000000000000
010000000000000000000110010000001101001100110000000000
100000001100000000000010000000011010110011000000000000

.logic_tile 13 17
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001100000000000000001000
000000100000000000000000000000000000000000001000000000
000001001110000000000000000000001101000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000111000011110000101100000000000000000000
000000000000100000000000000111000001000000001000000000
000000000001010000000000000000101100000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000011111000000000000001110000000000000000000
000000000000000111000000000000000000000000001000000000
000000001100000111000000000000001010000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000001000000100011100011100000001000111100001000000100
000000100001010000100000000000000000111100000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010001100001010000100110000000
100000000000000000000011110000101110010000100001000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000001010100000000
000000000000000000000000000011000000000010100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000001100000010110100100000000
100000000000001111000000000000000000010110100000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000001100000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000101011010000011111000000000
000000000000000000000000000000011100000011110000001000
000000000000001011100110010101100000000000001000000000
000000000000001011100011010000101110000000000000000000
000000000000001111000011110111011011000011111000000000
000000000000000001000011000000101001000011110000000000
000000000000000001000011110101011000000011111000000000
000000000000000101000011100000101101000011110000000000
000000000000001011100110010001111101000011111000000000
000000000000001011100011000000011100000011110000000000
000000000000001001100010010101001111000011111000000000
000000000000000001000010000000001100000011110000000000
000000000000001001000000010011001011000011111000000000
000000000000000111000010000000011101000011110000000000
000000000000000000000000000011011011000011111000000000
000000000000000000000000000000101001000011110000000000

.logic_tile 2 18
000000000000000101000110000111001000110011001000000000
000000000000000000000111100000001101001100110000010100
000000000000001011100000000111101000110011001000000000
000000000000001011100000000000101010001100110000000001
000000000000001000000111000011001001110011001000000000
000000000000001011000000000000101111001100110000000100
000000000000000011100000000000001000111100001000000000
000000000000000000000000000000000000111100000010000001
000000000000000000000010000001111110100010000000000000
000000000000000000000010001101011001000100010000000000
000010000000001000000000001101111110100010000000000000
000001000000001001000000000111001001001000100000000000
000000000000000000000000010001001001110011000000000000
000000000000000001000010010000011111001100110000000000
000000000000001011100010010001111100100000100000000000
000000000000000011000011000000001111100000100000000000

.logic_tile 3 18
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000011100101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111000011100101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000101000010100001100001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000010101000000000000001000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001101000010100111100001000000001000000000
000000000000000101000010100000101001000000000000000000

.logic_tile 4 18
000001000000000001000000000011101000001100111000000000
000010100000010000100000000000001101110011000000010000
000000000000000000000000000101101000100000110000000000
000000000000000000000000000011101000110000010000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000001100000011000000000010110100000000000
000000000000110000100011000011000000101001010000000000
000000000000001001100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000011000000000000001000000000
000000000000001001000000000000101101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000001010000000000000011000001000000001000000000
000000000000000000000010010000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010000000001001000111010011100000000000001000000000
000000000000000011100011100000001100000000000000000000
000000000000001001000111000111000001000000001000000000
000000000000000011000011110000001101000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000001111100011100000101100000000000000000000
000000000000000111100111100111100000000000001000000000
000000000000000000100011100000001110000000000000000000

.logic_tile 8 18
000000100001000000000000000000000000000000001000000000
000001000000100000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000001000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000011000000000000000000000000000001000000000
000001000000101001000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000001000000000
000001000000100000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000010000
000001000000000000000000000011100000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000000001000000000000000000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
000000001100000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000010000011
000010100000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000001110000011111000000000
000000000000000000000000000000011100000011110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000001000010001111000111100001011010000011111000000000
000000000000000001100100000000101000000011110000101000
000001000000001000000000000101000001000000001000000000
000000100000001011000000000000001100000000000000000000
000000000000000111000110000111000001000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000001100011100101011101000011111000000000
000000000000000101000100000000111101000011110000000000
000001000100000111000000000001001111000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000001111000011110101101110000011111000000000
000000000000000001100111010000011010000011110000000000
000000000000001000000010100111111111000011111000000000
000000000000001011000010100000101000000011110000000000
000000000000000101000110010111111110000011111000000000
000000000000000101000010000000101100000011110000000000

.logic_tile 13 18
000000000000000001100000001111000000000110000000000000
000000000000000000100000000001101011101001010000000000
000000000001011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100101100000001111000000100100
000000000000000000000000000001101110011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000010100000000000000111000111001001000011111000000000
000000000000000000000100000000011001000011110000010000
000000000000000000000000000111011111000011111000000000
000000000000000000000011100000011010000011110000000000
000000100000000000000000000011000000000000001000000000
000001001010000000000000000000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001101000000000000000000
000010000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001001100000000011000000000000001000000000
000000000100000001000000000000100000000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 2 19
000000000010101111000011100001000001000000001000000000
000010000101000111000000000000001101000000000000001000
000000000000000111000111010001000001000000001000000000
000000000000010111100111010000001011000000000000000000
000001000000000111000111100101100000000000001000000000
000010100000011111100011100000001010000000000000000000
000000000000001000000010000001100000000000001000000000
000000000000001011000010100000101010000000000000000000
000001000000000000000000000001100000000000001000000000
000000000100010000000000000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000101011000000000000000000
000000001100100001000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 3 19
000000000000001000000111100101000000000000001000000000
000000000000000011000100000000101100000000000000010000
000000000001010001100111111001101000111100000000000000
000000000000101001000111101111001101101100000010000000
000000000000111000000110010000000000000000000000000000
000010000000001111000011100000000000000000000000000000
000000000000001011100111111101111001100010000000000000
000000000000001011100010001001011010001000100000000000
000000000001000000000011101101111001100000000000000000
000000000000100101000000001111101100000000000010000000
000000000001011000000000000001011110011000000000000000
000000000000101001000000000000001001011000000000000000
000000100010000000000000000101000001100000010000000000
000000000100000000000000001101001011000110000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000100110010000000000000000000000000000

.logic_tile 4 19
000001000000000001100110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000111010000011000000011111000000000
000000000000001101000110000000001000000011110000000000
000000000100001000000000000101011110000011111000000000
000000000000001111000000000000001001000011110000000000
000000000000000001100010000000011010000011111000000000
000000000000000101000100000000011001000011110000000000
000000000000000000000000010001101111000011111000000000
000000000000000000000011010000101100000011110000000000
000000000000001001000110010101101100000011111000000000
000000000000000001100011010000010000000011110000000000
000000000000001000000000000000011101000011111000000000
000000000000001011000000000000001001000011110000000000
000000000000001000000000000000011101000011111000000000
000000000000000011000000000000011101000011110000000000

.logic_tile 5 19
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000001000000110110101000000000000001000000000
000000000000000101000010100000001111000000000000000000
000001000100100101100110110101000001000000001000000000
000000000100000000000010100000101110000000000000000000
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000100100000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000011000001000000001000000000
000000000000000000000010010000001100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001001000000000000000000
000000000110000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100011100000000000000000000000001000000000
000000000000010000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001111000000000000100000000000000000000000
000010100001010000000111000000000000000000001000000000
000001000000100000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 19
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001010000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000001010000111000011100011101000000001010100000001
000000000000000000100100000011101010000001110000010000
001000000000000001100000001000011010001000010000000000
100000000000000000000011100001011111000100100000000000
010000000110000001100111100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000001000000111000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000011111011111110110011000000000000
000000000000000000000111000101101000000000000000000000
000010000110100011100000010001001101100010000000000000
000000001110010000000011010111111001001000100000000001
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000001000000000111100110000111100001000000001000000000
000000000000000111100010000000001110000000000000001000
000000000000000111000000010101001011000011111000000000
000000000000001001000011100000011000000011110001000010
000000100000000001100010000011000000000000001000000000
000011000000010000000100000000101000000000000000000000
000000000000001000000111100001001110000011111000000000
000000000000000111000100000000111001000011110000000000
000000000010101001000010000001001101000011111000000000
000000001010000111100100000000001100000011110000000000
000000000000001001100110010001111001000011111000000000
000000000000000001000010000000101100000011110000000000
000000000000000000000111000101101111000011111000000000
000000000110001111000000000000001101000011110000000000
000000000000000111000000000101101101000011111000000000
000000000000000001100000000000101101000011110000000000

.logic_tile 11 19
000000000001011111100000000101000000000000001000000000
000000000000101001000000000000101000000000000000001000
000000001110000111100110110101000001000000001000000000
000000000000000000100010100000001000000000000000000000
000000000000101101100110110101000001000000001000000000
000000000100001111000011110000001100000000000000000000
000000001100001101100010010101000001000000001000000000
000000000000000101000111100000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000001110000001000000000101100001000000001000000000
000000000000000101100000000000001100000000000000000000
000000000000000000000000000001000001000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000100000000000101001000000000000000000

.logic_tile 12 19
000000000000000001100000000101011110000011111000000000
000000000110001101000000000000011010000011110000010000
000001000000000000000110000000011110000011111000000000
000000100000000000000011100000011000000011110000000000
000000000000001111100000010111101000011100000000000010
000000001110000001000011101111001000111100000000100000
000000000000100001100000000101100001100000010000000000
000000000000001101000000001011001100001001000000000000
000000000000000000000110100000011001110000000000000000
000000000000001111000000000000011101110000000000000000
000000000000101011100111010111111100000010100000000000
000000000001010101100010001101100000010100000000000000
000000000010000000000110010011111111100010000000000000
000010000000000000000010100101111110000100010000000000
000000000000001101100110110011011001001000100000000000
000000000000000001000010101111011010010001000000000000

.logic_tile 13 19
000000000000000000000000000111100000000000001000000000
000000000000001101000000000000000000000000000000001000
000000000000000101000010100101000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000000000000010100101001001001100111000100000
000000000000000000000110110000101110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001010110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000111000000000000001000111100001000000000
000000000000001101100000000000000000111100000000100000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000001010000000000000000000001000000001000000000
000000001010000000000000000000001010000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000011111100000000001000000000000001000000000
000000000000001011000000000000001000000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000101101000000000000000000
000000000001000000000000000101100000000000001000000000
000000000110100000000000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001101000000000000000000
000001100000000000000010000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 3 20
000010000000000000000000000011100000000000001000000000
000000001010000001000000000000000000000000000000001000
001000000000000000000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000101000000000011100000000000001000000000
010000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111001000111100001000000001
000000000000000000000011000000000000111100000000000100
000000000000000101000010100101001000010100000000000000
000000000000000000000010100000000000010100000000000001
000000000000000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
010000000000000000000000000000001010000100000100000001
100000000000000000000000000000000000000000001000000000

.logic_tile 4 20
000000000001010000000000000000001110000011111000000000
000000000000000000000010010000001100000011110000010000
001000000000000101100000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
010000000000000000000000010101011000111110100110100001
010000000000000000000010000000100000111110101000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001101011000100100110000001
000000000000000001000000000000011100000100101011000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000001101100000010000000000000000001000000000
000000000000010101000010000000001000000000000000010000
000000000000000000000000001001001000101100000000000000
000000000000000000000000001111101000001100000000000100
000000000000000000000000011101101010000000000000000000
000000000001000000000010101111011110000010000000000000
000000000001011000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000110010011001110000001010000000001
000000000000000000000011000000110000000001010000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000111100000000000001000000000
000001000000000000000000000000000000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010100000000000000000000111100000000000001000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000000001000000000000001110000000000000000000

.logic_tile 8 20
000001000000000000000111100000001000111100001000000000
000000000000000000000100000000000000111100000000010100
000000000000000000000000001000001100110011000000100000
000000000000000000000000001101011001001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000111100000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000010000000000000111001001110011001010000000
000000000000000000000000000000101101001100110000000000
000000000000000111100000000101101001110011001010000000
000000000000000111000000000000001010001100110000000000
000000000000000000000000010111101000110011001010000000
000000000000000000000011010000101110001100110000000000
000000000000000000000010000011101001110011001010000000
000000000000000000000011110000101101001100110000000000
000000001011010001000111110001101001110011001010000000
000000000010110000000011100000001110001100110000000000
000000001100000001000010000111101001110011001000000000
000000000000000000000011110000101111001100110000000100

.logic_tile 10 20
000000000000000000000011100111011011000011111000000000
000000000000000000000000000000001011000011110000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100001000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000111000100000000001001000000000000000000
000000000000010000000000000001000000000000001000000000
000001000000100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001001000000000000000000
000010100000001000000000000001000000000000001000000000
000000000000000001000000000000100000000000000000000000
000010100001000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000

.logic_tile 11 20
000000000000001000000000000001100000000000001000000000
000000000000100101000000000000001000000000000000010000
000000000000000111000000000111100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000010000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001010000000000000111100000000000001000000000
000000000110100000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001111000000000000000000
000000001110100000000010100111100000000000001000000000
000000000001000000000000000000100000000000000000000000

.logic_tile 12 20
000000000001010000000000001111000001100000010000000000
000000000000100000000010001101101110001001000000000000
001000100000001000000011100000000000000000000000000000
100001000000000111000000000000000000000000000000000000
010000000000000011100000000101111110100010000000000000
010000000000000000000000000111011010001000100000000100
000000000000010000000110000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000010000000000000000010001011011000100000110110000001
000000000000000000000010100001111101110100110011100010
000000000000001000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000001000011100110110000000000000000000000000000
000000000000100000100010000000000000000000000000000000
010000000000000011100000010011101110001100110010000000
100000000000000000000011110000010000110011000000100000

.logic_tile 13 20
000000000000000000000010101101111010111101000110100000
000000000000000000000111101011011011110100001000100000
001000000000000000000010100000000000000000000000000000
100000000000001101000100000000000000000000000000000000
110000000000000001000111000101111111110000110100000000
010000000000000000100100001101001000111000101010100000
000000000000001101000000000001001010110001110100100000
000000001100001011100010111011111001110000100001100000
000000000000000000000110111101111100101000010110000000
000000000000000000000010110101001011011110101000100100
000000000000000101100000010101001011101100000110000001
000000000000000000000010100111101010111100100000100000
000000001110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000001000000110101101011111111001010100000000
100000000000000101000000001001111010010110001000100110

.logic_tile 14 20
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000000000001000000110100000000001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000001000000110100111001000001100111000000000
000000000000000101000000000000000000110011000001000000
000000000000000000000111100101001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000101001000001100111000000000
000000000000000111000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001001110011000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 2 21
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 3 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001111000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000110100011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010011100000000000001000000000
000000000000000101000010100000100000000000000000000000
000000100000000000000000010000000001000000001000000000
000001000000000101000010100000001111000000000000000000
000000000000000011100110100000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
001000000000001000000000000000000001000000001000000000
100000000000000001000000000000001010000000000000000000
110000000001010000000000001111001000010100001110100001
110000000000000000000000000111100000000001011011100011
000000000000000001100000001000001000000100101110100000
000000000000000101000000000011001101001000011010100011
000000000000000000000110001000001001000100101110000001
000000000000000000000000000111001000001000011010100111
000000000000000001100110011101101000010100001110000001
000000000000000000100010000011000000000001011010100111
000000000000000000000011011000001001000100101100000001
000000000000000000000010000111001101001000011010000110
010000000000000001100000001000001001000100101100000001
100000000000000000100000000011001101001000011010100010

.logic_tile 5 21
000000000000100000000110100111011110000011111000100000
000000000001010000000010000000011101000011110000001000
000000000000001101100000000111000001000000001000000000
000000000000000101000000000000101110000000000000000000
000000000110000000000000010101000001000000001000000000
000000000000000000000010100000101100000000000000000000
000000000000000000000110110001000000000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000001000000010010011000001000000001000000000
000000000000000111000110010000101000000000000000000000
000000000000010000000000000011100001000000001000000000
000000000000001111000011110000101000000000000000000000
000000000000001000000010010101100000000000001000000000
000000000000000001000011100000101100000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001001000010000000101111000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000100000000000000000000001000000001000000000
000000000010010000000000000000001000000000000000010000
000000000000001000000000000001100000000000001000000000
000000001000000111000000000000000000000000000000000000
000000100000000000000000000000000001000000001000000000
000000000001010000000000000000001000000000000000000000
000000001110000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001000000000000000000000
000001000001100000000000000001100000000000001000000000
000010100001010000000000000000000000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000001110000000000000000001000000000000000000000
000000001110000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000001111110000000000000011
000000000000000000000000000000011111110000000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101000001001001000000000101
000001000000000000000010000000001111001001000010000011
000000100001000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 21
000010100000001011100111110111101001110011001000000000
000000000000000101000011100000001000001100110001010000
000000000000000001100011100001101001110011001000000000
000000000000001001000110010000101010001100110001000000
000000000000000111100010000000001000111100001010000000
000001000000100001000000000000000000111100000001000000
000000000000000000000010011001011010010111100000000000
000000000000001001000110101101011000001011100000000000
000000100000000000000000001001011001100000000000000000
000000000000000000000000001111101110000000000000100000
000000000000000000000010001111001011110011000000000000
000000000000000000000000001001101101000000000000000000
000010101010000011100111100101101010010111100000000000
000000001110000000000011110001101110001011100000000000
000000000000000001000110000001001010110011000000000000
000000000000000001000000000101111111000000000000000000

.logic_tile 10 21
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000000000100000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000001000000100000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000000000100000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 21
000000000000010000000000000000000001000000001000000000
000010000000100000000000000000001111000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000010000100000000000000000000001111000000000000000000
000000100000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000001000000100000000000000000001111000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 12 21
000000000000000000000110010000000001000000001000000000
000000000000000000000110010000001000000000000000001000
000000000000000111100000000111011000001100111000000000
000000000000000101000000000000101001110011000001000000
000000000000001000000000000000001000001100111010000000
000000000100001001000000000000001001110011000001000000
000000000001001001100110000111001001001100111010000000
000000000000001001100100000000101010110011000001000000
000000000000000000000011100101001000001100111000000000
000000001010000000000000000000001111110011000001000100
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101000110011000001000100
000000000000000000000011100011001001001100111010000000
000000000000000000000000000000101010110011000001000000
000000000000000000000000000000001000111100001010000100
000000000000000000000000000000000000111100000001100000

.logic_tile 13 21
000000000000001000000010100000000000000000001000000000
000000000000000011000010100000001000000000000000001000
000000000000000000000010100101100001000000001000000000
000000000000000101000000000000101011000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000101000000000000101100110011000000000000
000000000000000000000010000101101000001100111000000000
000000000000000000000111100000101001110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001001000000000000001110110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000001111000000000000001011110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000011110000101001110011000000000000

.logic_tile 14 21
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001110110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 3 22
000000000000100000000000001101001000010100000100000100
000000000001010000000011110001101011001000000010010000
001000000000001111000110010111100001110000110000100000
100000000000001111000110010101101011110110110000000000
010000000000001001100110011000000001000110000000000000
010000000000000011000011110101001011001001000010000010
000000000000000011100010000111111001100000000000100000
000000000000000000100011110111011001000000000000000000
000001000000000000000000000001111010110000010000000000
000000000000000000000000000000011010110000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000101100010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000100011100011100001001000010100000110100001
000000000001010000000011110011100000000010101011010001
001000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000111100001011000000010000010000001
010000000000000000000100000000011011000010000011000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000011000101011110000000010
000000000000000001000000001101010000010111110000100010
000000000000000001000000001101101011001000000000000000
000000000000000000000000000101001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000001001100101011100000010101100000000000001000000000
000000100001010101000010100000101000000000000000010000
001000000000000000000000000000001100000011111000000000
100000000000000000000000000000001100000011110000000000
010000000000000000000000010000001000111100001010000000
010000000000000000000011010000000000111100000000000000
000010100001000011100010001011111111000000000010100000
000001001010100000100011101011001111000001000000000001
000000000000001001100000000011111111000100000000000000
000000000000001011000000000001111110000000000000000000
000000000000001000000110010000011100000000110100000000
000000000000001001000110000000011011000000110000000001
000000000000000000000000001001011111001000000000000000
000010100000000000000000001111001010000000000000000000
000000000001001001100110010101111100000001010000000000
000000000000100001100010010000100000000001010000000001

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000001000000111001001001000000001010100000000
000000000000000111000100001001101000000010110000010100
001000000001000000000000010000000000000000000000000000
100001000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000000000000000001011001111001000000000000000
000000000000000000000000000101001110000000000000000001
000000100001010101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000

.logic_tile 8 22
000000000000000000000000000111000001000000001000000000
000000000000010000000000000000001111000000000000001000
000000000000001000000010010011000000000000001000000000
000000000000001011000111110000101111000000000000000000
000000100000001000000011100001100001000000001000000000
000001000000001111000111110000101101000000000000000000
000000000000001001000000000111000001000000001000000000
000000000000001111100011110000101111000000000000000000
000011100000000000000000010101100001000000001000000000
000001000000000000000010100000001010000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000010100000101010000000000000000000
000000000000000000000110100101000001000000001000000000
000001001110100101000011110000101000000000000000000000
000000000000000000000110100101000001000000001000000000
000000000000100000000011110000101011000000000000000000

.logic_tile 9 22
000001000000001011100010100111011101000110100000000000
000000101010000001000010010101011101001111110000000000
001000000000001111000000000000000000000000000000000000
100001001000100001100010100000000000000000000000000000
010000000000000111000000000001101000010011110110000001
100000000000000000100000000000011111010011110011100010
000000000000000000000000001001101110010110100110000001
000000000000000000000000001111010000111110100010000011
000000000000000011100000001001001110000110100000000000
000000000000000000000000001011001001001111110000000000
000010000001010000000111010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000001110001000000010100000001100010110110110000001
000000001010001001000000000001001111101001110010000010
010000000000000011100000000001111110111110100110000100
100000000000000000100010000000100000111110100001000110

.logic_tile 10 22
000000000001010000000000000111000000000000001000000000
000000000010100000000000000000000000000000000000010000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001110000000000000000000
000000000100000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001110000000000000000000
000010100000001000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 11 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010000000110000101100000000000001000000000
000000000001100000000100000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000100000000000000101100000000000001000000000
000000100001000000000000000000100000000000000000000000

.logic_tile 12 22
000000000000001101000010100101011111011110100110100001
000000000000000001000010100000111101011110101001000001
001000000001001101000111001011111010110011000000000000
100000000000001011000000001101011000000000000000000000
010000000001010001000110011101011101010111100000000000
100000000000100001000010001111011110000111010000000000
000001000000000001100011101001001100100010000000000000
000010100000000101000110100101011001000100010000000000
000010101011011001100000000000000001100000010000000000
000000001110001011000010111101001000010000100000000000
000000000000000000000111111011001000100010000000000000
000000000000010001000110000001011110001000100000000000
000010000000000101000000000111000000101111010000000000
000001000000001001100010000111101000000110000000000000
010000000000000111100011100101101011001000010000000000
100000000000000000000110000011001001000000000000000000

.logic_tile 13 22
000000000000000000000000000111001000001100110000000000
000000000000000000000000000000101011110011000000010010
000000000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000010100000000000000011100101000000000000001000000000
000000001010000000000100000000000000000000000000001000
001000000000000000000000000011000000000000001000000000
100000000000000000000000000000001001000000000000000000
110000000000001000000011100101100000000000001000000000
110010000110000111000000000000001100000000000000000000
000000000000000111000011100101000000000000001000000000
000000000000000111000000000000100000000000000000000000
000010000000101000000000000111000001000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000111000000001000111100001000000000
000000000110000111000000000000001100111100000000000000
010000000000000000000000000000001000000011110110000000
100000000000000000000000000000000000000011111000000000

.logic_tile 2 23
000000100000000000000000000101001000000001110100000000
000001000110010000000000000000101100000001110000010010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100101001000000000000000000000000000000000000000
000001000100111001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000010110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000010101100100000000000000000000001000000001000000000
000001000000000000000011110000001101000000000000001000
000000000000000111000111100101100000000000001000000000
000000000000001111100000000000000000000000000000000000
000000000101000000000000010000000001000000001000000000
000000000000110000000011110000001011000000000000000000
000000000000000111100111110001000000000000001000000000
000000000000000000100111110000101011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000010000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 4 23
000000000000000000000111100000000000000000001000000000
000010000000011111000011110000001000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000001000001000000001000000000
000000000000000111000000000000101011000000000000000000
000000000000001111000111100101100000000000001000000000
000000000000001011000000000000000000000000000000000000
000001000000100000000000000101000001000000001000000000
000010100001010000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000001110100000000000000000001000111100001000000010
000000000110000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000001000000001000000000000000000001000000001000000000
000000100000001111000000000000001100000000000000001000
000000000000000111100000010001000000000000001000000000
000000000000000000000011110000000000000000000000000000
000000001100000001000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000111000001000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000000000

.ramb_tile 6 23
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000001111100000000101100000000000001000000000
000000001100001111000000000000000000000000000000001000
000000000000001000000000010001011000101010101000000000
000000000000000111000011100000000000101010100000000100
000000000000100001000000000000001001110011001010000000
000000000000010000000000000000001001110011000000000000
000000000000001000000000000011101000101010101010000000
000000000000000111000000000000000000101010100000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001110110011000000000100
000000000000000011100000000101001000101010101000000000
000000000000000001000000000000000000101010100000000100
000000000000000000000000000011101000101010101000000000
000000000000000000000000000000000000101010100000000100
000000000000000111000000000000001000110011001010000000
000000000000000000100000000000001000110011000000000000

.logic_tile 8 23
000000000000000000000000000111000001000000001000000000
000000001000000000000000000000001000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000010001111000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000011100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000001000000000000000010010000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 23
000000000000100000000010000111001111000011111000000001
000000001010000000000110100000011011000011110011001000
000000000000001000000110000001000001000000001000000000
000000000000000111000010010000101101000000000000000000
000000000000100111100010100101100001000000001000000000
000000000001000111000000000000101010000000000000000000
000000000001000011100010100101001110000011111000000000
000000000001011001100010100000101101000011110000000000
000000000000000000000110000101011011000011111000000000
000000000000000000000010010000001100000011110000000000
000010100000001001100010010101011001000011111000000000
000001000000000001000111000000011100000011110000000000
000000000000001011100000000111101001000011111000000000
000000001010000001000011100000111000000011110000000000
000000100000000000000000010011101101000011111000000000
000000000000000000010010000000111001000011110000000000

.logic_tile 10 23
000001000100000000000000010000001000111100001000000000
000000100000000000000010000000000000111100000000010010
001001000010010000000111100111101000111100000000000000
100000100000100000000000001011110000000000000010000000
010000000000001000000000000111111011001000100000000000
100000001010001111000010111011011101010001000000000000
000000000000000000000000000000001100000010100010000001
000010000000010000000010000101000000000001010000000011
000011000000101000000111110000000000000000000000000000
000010100111010111000010010000000000000000000000000000
000000000000000001100000011111101100010111100000000000
000000000000000000000010011001001010000111010000000000
000000001100000000000000000101011100010111110110000001
000000000000100000000000000000100000010111110011100010
010000000000000001000110000000000000000000000000000000
100000000000000111000100000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000011111101001000011100000000001
000000000000000001000011110001101011000011110000010001
001000000000001001000111111001011001000011010000000000
100000000010001001100110000111011100000011110000000000
010000000000010000000110100101100000010110100100100000
100000000000100000000011101111001011110110111011100110
000000000000001001100110011101100000100110010010000000
000000000000000001000111101001001100101001010000000000
000010000000100001000110101001101111010111100000000000
000000000000010000000000001011001110000111010000000000
000000000000000101100000001001011110000011010000000000
000000000000000000000010010111011101000011110000000000
000000000000000000000010100000001010000000010000000000
000000000000000001000000000001011001000000100000000000
010000000000000111000110001001000000001001000000000000
100000000000000001100010001101001011000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001100000000000000001000
000000000000000111100000000111101101001100111000000000
000000000000000000100000000000101000110011000000000001
000000000000000000000000010111001001001100111000000000
000000001100000000000010100000001010110011000000000000
000000000000000111100000000011001001001100111000000000
000001000000001101100000000000101000110011000000000000
000000000000001000000000010101101001001100111000000001
000000000000000111000011100000001010110011000000000000
000000000000001000000000000001001001001100111000000000
000000000000000011000000000000001000110011000000000000
000000100000000111000000000101001000001100111000000000
000001000000001111100000000000101110110011000000000000
000000000000000000000111000011101001001100111000000000
000000000000000000000100000000001000110011000000000000

.logic_tile 13 23
000000000000000000000000000011100000000000001000000000
000000001100000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001100000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000010000000000000000000001101110011000001000000
000000000000000111000000000000001001001100111000000000
000000000100000000000000000000001100110011000000000100
000000000000000111100111100000001000001100111000000000
000000000000001101100100000000001110110011000001000000
000000000000011000000111100111101000001100111000000000
000000000000101001000100000000000000110011000000000000
000000000000000011100000000111101000001100111000000000
000010000000001111000000000000000000110011000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000010100000100000000110000000000000000000001000000000
000010000000000000000000000000001011000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000001100000000000000000000
000001000010000000000011100101000000000000001000000000
000000000000010000000111110000100000000000000000000000
000000000000000111000000000111001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000100001010111000000001000001000111101010000000000
000001000000000000100000000111000000111110100010000000
000000000000000000000000000111011001100000000000000110
000000000000000111000000000000111110100000000010000000
000010100000000111000110001001000001111111110000000000
000000000110000000100000000111101001011111100000000010
000000000000001001000000000011111001101001010000000000
000000001100001011100000001001011110111011110000100000

.logic_tile 2 24
000000000000110000000000000101000000000000001000000000
000000000000000000000011110000100000000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000001100000000000000000010011100000000000001000000000
000001000000010000000011100000101100000000000000000000
000000000000000111000000000011000001000000001000000000
000000000000000000100000000000101101000000000000000000
000000100001100000000000000000000001000000001000000000
000011000000100111000011100000001100000000000000000000
000000000000000000000010010000000001000000001000000000
000000000000000111000111010000001111000000000000000000
000010100010000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000011100000101101000000000000000000

.logic_tile 3 24
000010100000000000000111100001000001000000001000000000
000000000000000000000100000000101111000000000000010000
000000001110000000000111100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000111100011001001000001010000000000
000000000000001111000100001011101110000010110000000001
000000000000001111100111110101011011010000000000000000
000000000000001011100111100111111101000000000000000000
000001000100001000000110000001101010010100000000000000
000000000100000111000010110000100000010100000010000011
000000000000010111000110011000001111100000000000000000
000000000000101111000010100011011110010000000000000000
000000000000000000000011101111111010110000110000000000
000000000110001111000000001011101100110010110000000001
000000000000001001100111011101111100000000000000000100
000000000000000001000111011101000000000010100000000000

.logic_tile 4 24
000001000100000000000111110000000000000000001000000000
000000000100001111000111110000001101000000000000001000
001000000000000000000011110011100000000000001000000000
100000000000000000000111010000000000000000000000000000
000010000001000111000000000111100000000000001000000000
000000000000100000100000000000100000000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000100000000000000000000000000000000000000000
000011000011010000000000000001100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001001111100000000000000
110010000000000111100000000001101000010100000100000000
110000000000000000100011101001100000000000000010000000

.logic_tile 5 24
000001000000001000000000010101101000010100000000000000
000010100000000011000011001011000000000000000000010100
001010100000001111000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000
110000000000000011100000010011111100000000000100000010
110000000000000000100011001001101000001000000000000101
000000000000001011100000010111111000101000000100000010
000000000000000011000011100000100000101000000010000101
000000000000000000000000011000011010101000000000000000
000000000000100000000011000111010000010100000000000000
000000000000000001100010001101011010000000000000000000
000000000000000000000000000001000000010100000000000000
000000000000000000000111001101011010001000000100000000
000000000000000000000000000001101000000000000000000001
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 24
000000000000000011100000010000001000111100001000000000
000000001110001001100011110000000000111100000001010000
001000000000001000000000010011101110111110100000000000
100000000000001011000010000000000000111110100010000000
110001000000001000000110001111111110100000000110000010
010010100000001011000000001001101000000000000000100001
000000000000001111000000000101111000000000000000000000
000000000000000001000011110111000000000010100001000000
000001000000000000000000011111111110000000000000000000
000010000000000001000011000111101011000000100000000000
000000000001011000000000001111101000010111100000000000
000000000000100011000000001101111010000111010000000000
000000000110000011100000010001001110000000000000000000
000000000000001111000011010011010000000001010000000000
000000000000000001000111001001100000101001010100000001
000000000000000001000010000101100000000000000011000000

.logic_tile 8 24
000010100000000000000000000000000001000000001000000000
000001000011010000000000000000001111000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000100000000000000000000000001000000001000000000
000010100000000000000000000000001111000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000100000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 24
000010100000001111100000000111011111000011111000000000
000000001000001111100000000000011001000011110000010000
001000000000001000000110010101011110000011111000000000
100000000000001111000010010000010000000011110000000000
110000000100001001100000000111001000111100001000000000
110000000000101011000011100000100000111100000000000100
000000000000000001100000000000001001001100000010000000
000000000000001111000000000000001101001100000000000000
000001000000000000000010011000001010111101010010000000
000000101010000000000011011011010000111110100000000000
000000000000000000000110110101100001001111000100000110
000000000000000000000011010001001001101111011000100000
000000000000001000000111110000011010001100110000000000
000000000000000001000011101011000000110011000000100000
010000000000000000000010100001011000010110000000000000
100000000000000000000010101011001010101001010000000000

.logic_tile 10 24
000000000100001001100010100101000000100110010000000000
000001000000000001000010110000001001100110010000000000
000000000000001111100010100001111011110011000000000000
000000000000001111100110110111111011000000000000000000
000001000000100011100010111001101000000111110000000000
000000000001001111000110011111011010011111110000000000
000000000000000101000111010000000000000000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001001101010100010000000000000
000000000000000000000000000101011011001000100000000000
000000001110100000000000000111111001000010010000000000
000000000001010001000000000000011010000010010000000000
000000000000000001100010110001011111100000000000000000
000000000000000001000010000001001111000000000000000000

.logic_tile 11 24
000000000000000000000010000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000111110000000000000000001000000000
000000000000000001000111100000001101000000000000000000
000001001110000000000110000011111110000011111000100000
000010000000000000000000000000101101000011110000000000
000000000000000001000000010101011000000011111000000000
000001000000000000100010000000110000000011110000000000
000001000000001000000111010011111111000011111000000000
000010100000000011000010000000111000000011110000000000
000000000000000001100111100000011011000011111000000000
000000000000000000000000000000001100000011110000000000
000001000000010000000000000101101000000011111000000000
000000100000000000000000000000110000000011110000000000
000000000000000000000110010111101100000011111000000000
000000000101011111000011000000100000000011110000000000

.logic_tile 12 24
000000000000000101000111101001001000001100110000000000
000000000000000111100110100101100000110011000000010000
001000000000000000000110000011001100100100010000000000
100000000000000000000010100111101010010100100000000010
010000000000100111100011101000011011101110000000000000
100000100000011101100100001101011110011101000001000000
000000000000000111000010111000011010101011000000000000
000000000000010001100110001001011111010111000000000000
000010000000001111000000010001011100000011110110000000
000001000000000001100010100101000000010111111011100100
000000000000000001100110100001001011010111100000000000
000000000001000000000000000011011010001011100000000000
000000000000001000000000010011101010010110100000000000
000001000000000101000010011001101101010100100000000000
010000000000001111000000001011011000010010100000000000
100010000000000101100000000111111010101001010000000000

.logic_tile 13 24
000000000000000011100000000000001001001100110000000000
000000000000000000100010100000001100110011000000010000
000000000000001000000010110101100001000000000000000000
000000000000000101000010000111001001010000100000000000
000000000000000111100110011111100000010000100010000001
000000000000000000000010000001101011000000000000000000
000000000000000001000000000011111000000100000000000000
000000000000000000100010101111011100000000000000000000
000000000000000111100000000111011011001000000000000000
000000000000001101000000000000011010001000000000000000
000000000000001000000110010111001101010110000000000000
000000000000011011000111111101001101010110100000000000
000001000000000001100000000001011111000010000000000000
000010000000001101000010110101001101000000000000000000
000001000000001000000000010001011010000000010000000000
000000000000000011000011000000101110000000010000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000000000000000011000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010011100001000000001000000000
000000000000001011000011010000001100000000000000000000
000000000000000011100111010000000001000000001000000000
000000000000001111100111010000001101000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001100111100000000000000
110000000000001111100000000000001000000011110100000000
110000000000001011000000000000000000000011110010000000

.logic_tile 2 25
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101100000000000000010000
000001000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000010010000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000001100000000000000001000000001000000000
000000000100001001000010010000001110000000000000001000
000000000000000000000010000000001010000011111000000000
000000000000000000000100000000011000000011110011000100
000000000000000000000010000111000001000000001000000000
000010000000000000000100000000101010000000000000000000
000000001110000001000000000011000001000000001000000000
000000000000000000100000000000101001000000000000000000
000010100000000000000000010000000000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000001011000000000000001000000000000001000000000
000000000000101011000000000000001111000000000000000000
000000000100000000000000010000000001000000001000000000
000000000000000000000011000000001100000000000000000000
000000000000000101000000010011000001000000001000000000
000000000000000000000011010000101111000000000000000000

.logic_tile 4 25
000000000100000101100000000000000001000000001000000000
000010000000000000000000000000001010000000000000001000
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000101000000000000000000000
000001100000000000000000000001100001000000001000000000
000001000000000000000000000000101110000000000000000000
000000000000000101000111100111100000000000001000000000
000000000000000000100100000000101101000000000000000000
000001000000000000000011100000000000000000001000000000
000010000000000000000000000000001110000000000000000000
000000000000000011100111000111000000000000001000000000
000000000000000000100100000000100000000000000000000000
000010100010100011100111000011100000000000001000000000
000001000000000000100100000000000000000000000000000000
000000000000000011100111000101100001000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 5 25
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001000000111100011000000000000001000000000
000000000000000111000100000000101111000000000000000000
000000000000000000000010000111000000000000001000000000
000000001110000000000100000000101011000000000000000000
000000100000000111100000010111000000000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000000000111110000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000011110001100000000000001000000000
000000000000000000000111100000100000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000100000000000001111000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000110001011100000000000001101110100000000000000
000000000000001011000011110011011000111000000000000000
001010000000011000000000000000000000000000000000000000
100001000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000101000011100001001000100010110000000000
000000000110001111000010000001011010101001110000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000011100111111011111111010110000000
000000000000000001000000001111111010111111110000000011
110010000000000111000000011000011010100000100000000000
110000000000000000000011110101011110010000010000100000

.logic_tile 8 25
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 9 25
000000000000000001000010100000000001000000001000000000
000001000000000000000100000000001001000000000000001000
000000000000000000000010100101100000000000001000000000
000000000000001101000110110000001000000000000000000000
000000000000000001000000000000001001001100111000000001
000010001100000000100010110000001000110011000001000000
000000000000000101000000000111001000001100111000000001
000000001000000000100000000000001001110011000000000001
000000100110000000000000000101001000001100111010000000
000000000110000000000000000000101010110011000000000000
000000000000000000000000000101001001001100111010000000
000000000000000000000000000000001001110011000000000000
000000000000100111000000000001001001001100111010000000
000000000001000000100000000000001111110011000000000001
000000000000000000000010100000001000111100001010000001
000000000000000000000100000000001000111100000000100001

.logic_tile 10 25
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011001001001100111000100000
000000000000000000000000000000001100110011000000000000
000000000000010000000000000111001000001100111000100000
000000000000000000000000000000100000110011000000000000
000000000000000011100000000111001000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000010100000001001001100111000000000
000000000000001101000100000000001101110011000000100000
000000000100000000000010100001101000001100111000000000
000000000000000000000110110000000000110011000000100000
000000000001010101000000000000001000111100001000000000
000000000000000000100010110000000000111100000000000100

.logic_tile 11 25
000001000000000000000000000111001100000011111000000000
000010101100000000000000000000010000000011110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111100111000000000000000000000000000000
000000000001010000100100000000000000000000000000000000
000000000000001000000011101111111100000000010010000000
000000001110000101000100001101111111000100100000000000
000000000000001000000110100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000111100000000001010000100000000000
000001000000000001000000000011001010100000010000000000
000000000001000000000000010011101100001001010000000000
000000000000000000000010000000001011001001010000000000

.logic_tile 12 25
000000000000000000000000001111001101010101100100100000
000000000000000000000000000111011000100101011000000000
001000000000000011100000011001111010101010100000000000
100000000000001001000010000101110000101001010000000000
010000000000000001000000011000011111001111010110100000
100000000000000000000010010001001100001111101001100010
000000000000000111100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000111011011111000010111100000000000
000000000000000001000111100101101101000111010000000000
000000000000001011100010001011101100101011100000000000
000000000000000001100010000011101011000011010000000000
000000000000001101100000000101001110010110000000000000
000000000000000001000000000111101010101001010000000000
010010000000001001100000001011100000001001000000000001
100000000000000101000000000011101110010110100000000100

.logic_tile 13 25
000000000000001111000000000001100000101111010000000000
000000000000000011000010101111101010000110000000100000
000000000000000001100110100001000000001001000000000000
000000000000000000000000000101001110000000000000000000
000000000000001111000111010001000001001100110000000000
000000000000000101000110100000001011110011000000000000
000000000000000101000011101001001010010010100000000000
000000000000000000000100000001111010101001010000000000
000000001010000000000000010001101011100010110000000000
000000000000000000000010000000111010100010110000000000
000000000000000000000000000011000000000000000000000000
000000001000000000000000000111101010100000010000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000001100001000000001000000000
000000000000000000000010110000101100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000100110100000001110000000000000000000
000000010000000000000000010000000000000000001000000000
000000010000010000000011000000001101000000000000000000
000000010000000001000000000000001001111100001000000000
000000010000000000000000000000001100111100000010000000
000000010000001000000000000101101000101000000000000000
000000010000000011000000000000100000101000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000001100000010000000000000000001000000000
000000000000010000100011110000001001000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000010000000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010010000000000000000111100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100111100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010100000101000010100111100000000000001000000000
000010010000010000000010100000100000000000000000000000
000000010000000101000000000000000001000000001000000000
000000010000000101000010100000001101000000000000000000

.logic_tile 3 26
000000000000000000000110010000000000000000001000000000
000000000000000000000011110000001100000000000000010000
000000000000000000000111100111001000011100000000000010
000000000000000000000011101111001011111100000000000001
000000000000000000000010011111011011000000000000000000
000000000000000000000110001011001010001000000000000000
000000000000001111000111111111011000100000000000000000
000000000000001111000111111111111101000000000000000000
000010110000001000000110110101111001000000000000000000
000000010000000011000011101001011011000100000000000000
000000010000000000000000001000001111010000000000000000
000000010000000000000010001101011010100000000010000000
000000010000001001000010110101111000000100000000000000
000000010000000111000110100000011011000100000000000000
000000010000000000000000010011000000010110100000000000
000000010000000000000010001001100000000000000000000010

.logic_tile 4 26
000000000000001111000000000000000000000000001000000000
000000000000010111000000000000001110000000000000010000
001000000000000011100111100001001001011100000000000000
100000000000000000100100001101001001111100000000000000
000000000000100000000000011011011110000000000000000000
000000000001010000000010000111101101000000010000000000
000000000000000111000000000111101110010100000000000000
000000000000000000000000000000010000010100000000000000
000000010000000000000111000001100001111001110000000000
000000010000010001000011110000001010111001110000000000
000000010000000000000011100111100000010110100000000000
000000010000000000000000000000000000010110100001000000
000000010000000011100111100001100000000000000100000000
000000010000000000000000000000000000000001000010000000
010000010000000001000111000011011111001001010000000100
110000010000001111000100000001011101101001010000000000

.logic_tile 5 26
000000000000000000000110000000000001000000001000000000
000000000000000000000010010000001011000000000000010000
001000000000001000000000000000001000111100001000100000
100000000000000101000000000000000000111100000000000000
000000001100100000000000001000001001111011110000000000
000000000001000000000000000101011110110111110001100000
000000000000001111100111101000001001000010000000000000
000000001110000101000000000011011101000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000010001000000000111001110000000000
000000010000000000000000000101001110110110110010000000
000000010000100000000000000000000000000000000000000000
000000010001001101000000000000000000000000000000000000
010000010000000001000000000000000000000000000100000001
010000010000000000000000000111000000000010000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000001000000110010000000000000000000000000000
000000000100000111000011100000000000000000000000000000
000000000000001111100111100000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000000000000000000000000011011011101001011100000000000
000000000000000000000010001011101000010111100000000000
000000100000000001100000000011111011100000000000000000
000001000000000000000000001101001001000100000000000000
000000010000000111000111100111001000110000000000000000
000000011110000000000000001001011000000000000000100000
000000010000000011100000001111111110111111000000000000
000000010000000001100010000111011100000000000000000000
000000010000001000000010000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000001000111001001101110111000100000000000
000000010000001111000100000001011101111001010010000000

.logic_tile 8 26
000000000100000000000110000111101000111100001000000000
000000000000001111000111110000100000111100000000010000
001000000000001001100110010011101000000010100000000000
100010000000001001000110011111000000000011110000000100
010000000000001111000011011101111001110000000000000000
110000000000001111000010010001011101000000000000000000
000000000000001001100111000111000000000000000100000001
000000000000000111100110000000100000000001000000100011
000000010000101000000010000000011001100100000000000000
000001010000010011000000001001001010011000000000000000
000000010000001001000000011001001110100010000000000000
000000010000000001100010001101001011000100010000000000
000000110000000101100010011101001000100010000000000000
000000010000000000000010001001011010001000100000000000
010000010000000000000000010011011011100000110110000000
100000010000000000000011001011011100111000110010000011

.logic_tile 9 26
000001000000100000000111100111101000100000000000000000
000000100001000111000000000001101011001000000001010000
001000000000000001100000001000001011001100110000000000
100000000000000000000000001101001000110011000001000000
110000000000000111000110101001011110101100000110000000
110000000001000000000000001011101110111100101010000001
000000000000000001000010010111011110101000010110000000
000000000000000000100110001111001001011110101000000110
000000011110000111100010100001001111111100000110000001
000000010000000000000110110111101100111000101010000000
000000010000010000000010000101101110111001010100000001
000000010000001101000110111001101101100001010010100000
000000010000001111100111111001001100111001010110000000
000000010000101011000011010101101101010010100001000100
010000010000001101000010110111011111110000110110000000
100000010000001011100111101001011101111000101010000001

.logic_tile 10 26
000010100000000000000010000001000001000000001000000000
000001000000000000000000000000101100000000000000001000
000000000000000001100111110111001110000011111000100000
000000000000000000000010100000011011000011110000000010
000000100000001101100110010001100001000000001000000000
000001000000001111000011110000101001000000000000000000
000000000000001111100000010101001010000011111000100000
000000000000000001000010000000101110000011110000000000
000000010000000000000000010101101111000011111000000000
000000010000000111000011000000011101000011110000000010
000000010000100000000000000011001101000011111000000000
000000010000000001000011100000011000000011110000000010
000010010000001001100010110101111111000011111010000000
000001010000000111000010010000101010000011110000000000
000000010100001001100110000111111110000011111010000000
000000010000001001100000000000101010000011110000000000

.logic_tile 11 26
000010100000000101000000010000000001000000001000000000
000011100000000000000011000000001111000000000000001000
001000000100000101000011100000011110000100101100000000
100000000000000000100100001101011100001000010000000000
110000000000000000000110000101001000010100000100000000
110000100000000000000010111011100000000010100000000000
000000000000100000000000000000011101000011010000000000
000000000000000000000000000001001001000011100000000000
000010110000000001100000010111011100001111010000100001
000001010000000000000010000000111011001111010010000000
000000010000001000000110101001011100111101010000000000
000000010000000111000000000001100000111100000000000001
000000010000000000000010000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
010001010000100000000110000111100000010110100100000000
100010010000010000000000001101100000000000000000000000

.logic_tile 12 26
000000000000100000000000000000000001000000001000000000
000000000000010000000011110000001010000000000000001000
000001000000000000000000010000000001000000001000000000
000000000000010000000011100000001101000000000000000000
000010100001010000000111100011100001000000001000000000
000001000000100000000000000000001111000000000000000000
000000000000000111100000000001000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000010010000111100000000011000000000000001000000000
000000010000000000100000000000000000000000000000000000
000000010000000111100111100101000000000000001000000000
000000010000000000100100000000100000000000000000000000
000000010000001000000000000000000001000000001000000000
000000010111011011000000000000001001000000000000000000
000000010000000000000010000000001000111100001000000000
000000010000000000000000000000000000111100000001000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000001000000000010110100010000100
100000000000000111000000001011000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000011100111100000001001000100000000
000000010000100000000100000000101000001001000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000110100000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000011110100000000
000000010000000000000000000000010000000011110000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000100000000000000000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
001000000000001001100111001111001000010100001100100001
100000000000000001000000001001010000000001011010100010
000000000000000000000000001111001000010100001110100001
000000000000000000000000001101100000000001011010000010
000000000000000000000111011000001000000100101100100001
000000000000000000000010001001001101001000011010100111
000000010000000000000110001000001001000100101110000000
000000010000000000000000001101001000001000011010100011
000000010000000000000110001000001001000100101110000000
000000010000000000000000001001001000001000011000100011
000010110000000001100000011101101000010100001110000000
000000010000000000000010001101100000000001011011100010
010000010000000000000000001000001001000100101110000000
100000010000000000000000001001001101001000011000100011

.logic_tile 2 27
000001100000000101100110110000000000000000001000000000
000010000000000000000010100000001100000000000000010000
000000000000001101100000011011101000110100000000000001
000000001110000101000010100111101110111100000000000010
000000000000000101100000001001001111000100000000000000
000000000000000000000000001101101001000000000000000000
000000100000000101100110100101111000000010100000000000
000000000000000000000000000000110000000010100000000000
000000010001010000000110011001001101000000000000000000
000000010000000101000010000101111000001000000000000000
000000010000000000000000010111001010000000000010000000
000000010000000000000010000111001111010000000000000000
000000010000000101000000000001001110000100000000000000
000000010000001101100010110111011001000000000000000000
000000011110001000000000011011011001100000000000000000
000000010000000001000010000001101111000000000010000000

.logic_tile 3 27
000010100000000000000000010000000001000000001000000000
000001000001010000000011010000001010000000000000001000
000000000000000111000110010001000000000010101010100101
000000000000000000100010000000101100000001010001100100
000000000000100001100000000011011110000011111010000000
000000001100010000000011110000011101000011110010000110
000000000001001001100111000000001100000011111010000000
000000000000000001100100000000001101000011110000000110
000010110001011001100110010101111000000011111000000001
000001010000100111000010000000001010000011110010000010
000000010000001000000000000111111100000011111000000001
000000010010000111000000000000001100000011110010000010
000000010000000000000000000000001011000011111000000001
000000010000000000000000000000011001000011110010100010
000000010000000001100000000101011011000011111000000001
000000010000000000000011110000011001000011110010100010

.logic_tile 4 27
000000000000001101000010010001011101101001000000000000
000000000000001011000110011111001110001001000000000000
001000000000000001100010000000011100001100000000000000
100000000000101001000100000000011000001100000000000000
010010100000001001000010101001111110101101010100000000
010001000000000011000011100101011010101000010000000001
000000000000000111000010001101011100101000000000000000
000000000000001101100100000111100000000000000000000000
000000010000001001100000000101001111000000000000000000
000000010000000001000000000111101111010000000000000000
000000010000001001100000000101011001111011110000000000
000000010000001001100010001001001001100001110000000000
000000010000000111100010101101101001001111010000000000
000000010000001111100100001101011000101101000000000000
000000010000001001000010010001001100111101110000000100
000000010000000001000010000011001010111111110000000010

.logic_tile 5 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001101000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000001001010000000000000000000101011000000000000000000
000000010001010000000111010111000000000000001000000000
000000010000100000000011110000001101000000000000000000
000000110000001000000000010000000000000000001000000000
000001010000000111000011110000001111000000000000000000
000000011000001000000000010000000001000000001000000000
000010110000000111000011100000001100000000000000000000
000010010000000001100000010011000001000000001000000000
000000010000001111100011100000101111000000000000000000

.ramb_tile 6 27
000000000000100000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100110000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000010000000000000000000000000000
000001010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000110000111100000010000000001000000001000000000
000000000000000000100011110000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000001000001111000000010101000001000000001000000000
000000000000000111100011110000101011000000000000000000
000000000000000000000111110000000000000000001000000000
000000000000001111000011100000001010000000000000000000
000000010000000000000000000000000000000000001000000000
000000010001000000000000000000001010000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000010000000101001000000000000000000
000000010000000000000111000000000000000000001000000000
000000010000000000000000000000001111000000000000000000

.logic_tile 8 27
000000000000000000000110000000000000000000001000000000
000000000000100000000100000000001101000000000000001000
000000000000001000000110010101000000000000001000000000
000000000000001001000110010000100000000000000000000000
000000000000100000000011110000001001001100111000000000
000000000001010000000110010000001001110011000000000000
000000000000000001100000000101101000001100111000000000
000000000000010000100000000000000000110011000000000000
000000010001000000000000000000001001001100111000000000
000000010000000000000010000000001000110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001001110011000000000000

.logic_tile 9 27
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000111011100001100111100000000
100000000000000000000000000000011111110011000010000000
110010100000000011100000000000001000001100111100000000
110001001110000000000010000000001101110011000010000000
000000100000000000000000010000001000111100001010000000
000000000000000000000010000000000000111100000000000000
000000010000001000000000010000000000000000000000000000
000000010000001001000010000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000001011000000001100010010000000001001111000100000000
000000110000000000000011110000001101001111001010000000
010000010000000000000000000101001100001011000000000000
100000010000000000000000000000001011001011000000000000

.logic_tile 10 27
000000000000001000000000000101111000000011111000100000
000000001110000001000000000000001000000011110000010000
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001011000000000000000000
000000000000001000000111000101100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000100000000000000000001011000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 11 27
000000000000000000000111110000001100001100110000000000
000000000000000000000110000011010000110011000000000000
001000000000001000000010100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000001101000000001101011100111100000000000000
110000000000000001000010100011110000000000000000000000
000000000000000000000110010001111010101000010110100001
000000000000000000000111101001011010101001110001100000
000000010000001000000110000101101100001100110000000000
000000010000001111000011110000111100110011000000000000
000000010000000000000110010011111101111000000000000000
000000010000001111000011011111011110111100000000000000
000000010000000000000010001111011110110000010000000000
000000010000000000000011110011101001110000110000100010
010000010000001000000000001101001101100010000000000000
100000010000000111000000001001011110001000100000000000

.logic_tile 12 27
000000000000000001100000000001000000001100110100000000
000000000000000000000000000000001100110011000000000000
001000000000000000000000000000000000001111000100000000
100000000001000000000000000000001000001111000000000000
000000000000000000000000000000011100110000000000000000
000000000000000000000000000000011111110000000000000001
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010010000001000000000000000000000000000000000000
000000110000000000000110100111001100000010000000000000
000001010000000000000000000001101111000000000000000100
000000010000010000000110110000000000000000000000000000
000000010000100000000010100000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000001000000110010000000000000000001000000000
000000000000000101000010000000001010000000000000001000
001000000000000000000110010001000000000000001000000000
100000000000000000000010000000000000000000000000000000
000000000000000101100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000000000000000000000001001001100111100000101
000000010000000000000000000000001100110011000000000001
000000010000001000000000000111101000001100111100000101
000000010000000001000000000000000000110011000000000000
000000010000000000000000000000001001001100111100000001
000000011100000000000000000000001001110011000000000110
110000010000000001100000000000001001001100111100000001
000000010000000000000000000000001001110011000010000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000001100000000110110000000
000010110000000000000000000000011010000000110010000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000111000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000111001000010100001100100000
000000000000000000000010101011000000000001011011010011
001000000000000101000000000101001000010100000110100000
100000000000000000000000001101000000000001011011000011
000000000000000001100010110101001110101011110110100000
000000000000000000000011010000110000101011111010000010
000000000000000000000000001101001001000000000000000000
000000000000000101000000000001111010000100000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000100001100010100101000000000000001000000000
000000000001010000100000000000100000000000000000001000
000000000000001101000110010101000000000000001000000000
000000000000001001000110010000100000000000000000000000
000000001110000001100110010001000001000000001000000000
000000000000000000100110010000001000000000000000000000
000000000000000001100111000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000001000000001000000000000000000001000000001000000000
000000100000000101000000000000001001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101101001011100000000000000
000000000000000000000000001001101000111100000010000000

.logic_tile 3 28
000000000001011001000110000000001110000011111010100000
000000000000100001000100000000011000000011110000010011
001000000000000000000111100000001000000100000100000000
100000000000000000000000001001001000001000000000000000
000000000000001111100111100101001110000000010000000000
000000001110001011100100001111001101000000000000000100
000000000000001001100110001000001011000001000000000001
000000000000000001000000000011001001000010000000000000
000000001100000000000110000111011110010000000000000000
000000000000001111000111100011101011000000000000000000
000000000000000001100000000101000001100000010000000001
000000000000000000100000000000001001100000010000000000
000000000000000000000110001101101101100000000000000000
000000000000000111000011110101011011000000000000100010
110000000000000111100000000011000000000110000000000000
110000000000001111000000000000101110000110000000000010

.logic_tile 4 28
000001000000000000000111010111111101100101000000000000
000010100000000000000110000000101110100101000000000000
001001000000001101100010100000000000000000000000000000
100010100000000111000000000000000000000000000000000000
000010100000000011100000001001000000101001010000000000
000001000000000001100000001111101111001001000000000100
000000000000000011100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101001111101011010000000000
000000001100000000000000000000001010101011010000000000
000000000000000001000111000000001000000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000001101100110100000011000111100110000000000
000000000000000001000100000000011110111100110010000000
010000000000000001000110001101101011100000000000000000
010000000000000000000010001011101000000000000000000000

.logic_tile 5 28
000000000000000000000010110000000000000000001000000000
000000000000000000000111110000001001000000000000010000
001000000000000001100000001000001001000100000000000000
100000000000001101000000001111001011001000000000000100
000010000000000000000010001001101001000000110000000000
000001000000000000000010110001011011001001110000000000
000000000001000000000010000011101010010100000000000001
000000000000100111000011110000110000010100000000000001
000001000000000001100000001111011010100000000010000000
000010000000100000100000001111101111010000100000000000
000000000000001000000000000000000000000000100100000000
000000000000000011000011000000001100000000000000000000
000000000000000000000010010000000000000000000000000000
000000001110000000000010000000000000000000000000000000
110000000000000001100110011111111010110110010000000000
010000000000000000000011010101011011111001110000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000001
000000000110000000000111000000000000010110100010000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 28
000000000000100000000000000000001001001100110000100000
000000000001011101000010110000001111110011000000010000
000000000000000011100000011001011010010100100000000000
000000000000000000000011100001011011010110100000000000
000000000000000000000000010001101011000010000000100000
000000000000000000000011010000011011000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100110101011000000111001110010000000
000000001101010000000100001001001001101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000010000111000000001001000000000000
000000000000100000000000001011101111000000000000000000

.logic_tile 9 28
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000111100111010001100001000000001000000000
000000000000000000100111100000101000000000000000000000
000000000000000001000010000101101001001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000001111100000010101001001001100111000000000
000000001000000011100011010000101000110011000000000010
000000000000000000000000010001101000001100111000000000
000000000000000000000011100000001010110011000000100000
000000000000000001000000000011001001001100111000000000
000000000000000000000000000000101011110011000000100000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001010110011000000100000
000000000000000000000010000111101001001100111000000000
000000000000000000000000000000101000110011000000000010

.logic_tile 10 28
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 28
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111100000010001100001010000100010000000
000000000000001111000011100000101010010000100000000000
000000000000000000000000001101111010000010100000000000
000000000000000000000000001001100000000000000000000000
000000000000001000000110010000000000000000000000000000
000010000000000111000011110000000000000000000000000000
000000000000000000000000000101100001100000010000000000
000000000000000000000000000000001001100000010000000000
000000000000000000000000001101101001000000000000000000
000000000000000000000000000001111110100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001100001010000100000000000
000000000000000001000000000000001011010000100000000000

.logic_tile 12 28
000000001100000101010000001111101100000000000000000000
000000000001000000000000000001001011001000000000000100
000000000000001001100110000111101011100000000000000000
000000000000001001100000000101101000000000000000000000
000000000000000101000110010111100001100000010000000000
000000000000000101100110010000001110100000010000000000
000000000000000000000111110000011111000011000000000000
000010000000000000000110010000001110000011000000000000
000000100000011001100000000111111100101000000000000000
000000000000100101000000000000110000101000000000000000
000000000000001000000110100011111111000000000000000000
000000000000000001000000000001001001000000010000000001
000000000100100101000000000001001010000001010000000000
000000000000010000000000000111000000000000000000000100
000000000000001101100011111101101100100000000000000000
000000000000000101000110101101101011000000000000000000

.logic_tile 13 28
000000000000000001100000000101001000001100111100000001
000000000000000000000000000000000000110011000000010000
001000000000000000000000000000001000001100111100000001
100000000000000000000000000000001000110011000001000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000001000000
000000000000001001100110010111001000001100111100000000
000000000000000001000010000000100000110011000001000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111110000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000001000000

.logic_tile 14 28
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001011001111000000000000
001001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000010000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
001000000000000000000000000111101101100000000000000000
100000000000000000000000001011011110000000000000000000
110000000000000000000000000000000000001111000000000000
110000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000110110011100000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000001000000110000011000000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000101100110101000000000010110100000000000
000000000000000000000100000111000000101001010000000000
000000000000001101100000000011100000000000000100000000
000000000000000101000000000000000000000001000000000000

.logic_tile 2 29
000000000000000000000110100000000001000000001000000000
000000000000000000000010110000001000000000000000001000
001000000000001101100000000011011000110011001100000000
100000000000000101000000000000101011001100110000000000
110000000000001000000000010001101000110011001100000000
110000000000000101000010100000001101001100110000000000
000000000000000101000000010011001000110011001100000000
000000000000000000100010100000101001001100110000000000
000000000000000011100000000101001000110011001100000000
000000000000000000000010000000001101001100110000000000
000000000000000000000000000011001001110011001100000000
000000000000000000000000000000101011001100110000000000
000000000000000000000111000011001000110011001100000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000101101000110011001100000000
000000000000000000000000000000001100001100110000000000

.logic_tile 3 29
000000000000000000000000000101000000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000000001001000010010101100000000000001000000000
000000000000001011000011010000100000000000000000000000
000000000000000001000010010101000000000000001000000000
000000000000000000000011010000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000001001000000000001111101010000000000000000
000000000000000111000010010001101010101001000000000000
001000000000001001100110001111011110011101100100000000
100000000000001111000010010111001000011110100000000000
010000000000000001100000000111111011010010100000000000
010000000000000001000000000111101000101001010000000000
000000000000000101000000001011000000010110100100000000
000000000000000101000010110001101000100110010000000000
000000000000000001100010010101001101101010100000000000
000000000000000001100010000011011000010101110000000000
000000000000000001000000000000001100000001000000000000
000000000000000000000000000101001101000010000000000000
000000000000000101100110000101001101110000100000000000
000000000000000000000000000011011001000000000000000000
000000000000001101100000010101001111111001000000000000
000000000000000001000010000011011011110000000000000000

.logic_tile 5 29
000000100000001101000011110101101100111111000000000000
000000000000000111100110110111011001110110100000000000
001000000000001000000010110101111100010100000000000000
100000000000000111000111101001110000000000000000000000
110000000000001111100010101001101010110010000000000000
110000000010000101000010111111101010111011000000000000
000000000000001101000011100011011101101001110100000000
000000000000000111100110111111001011101000010000000000
000000000001001001100011001001011111110011110100000000
000000001000000001000000000001011100010011100000000000
000010000000001000000000000101011010000110000000000000
000001000000000011000011111111111100001000000000000000
000000000000000001000010001101001110001111000000000000
000001000000100000000011110101111000001110000000000000
000000000000000000000110010001011000010011100100000000
000000000000000000000010000000011101010011100000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 29
000000000000000111100010100001000001000000000000000000
000000000000000000100100001011101111000110000001000000
001000000000000000000111111111101100000001000000000000
100000000000011101000111111001111001000000000000000000
000000000000000001100000001001011010101100010110000000
000000000000000000000000000001011101001100010001000000
000000000000001001100000010011001011001101000000000000
000000000000000001000011101011001010001111000001000000
000000000000001000000011010001001101110100000000000000
000000000000000001000010001011111111011000000000000000
000001000000000000000000000011011110001100110000000000
000010000000000000000000000000110000110011000000000000
000000000000000000000000001001000001010110100000000000
000000000000000000000000000101001000011001100000000000
010001000000000000000110011111111001011000100111000000
100000000000000000000010001111111011101000010000000000

.logic_tile 8 29
000000000000000101000110001000000001100000010000000000
000000000000000000100010111101001010010000100000000000
001000000000001000000010110001100000000110000000000000
100000000000000111000010000101001000011111100000000000
000000000000001101000111110011011110010100000000000000
000000000000000001000011110011001010010000000000000000
000000000000000001100010101111001110000001010100000000
000000000000000000000100001001101001100010110001000000
000000000000001101100111101011001100101000010100000000
000000000000001101000000000011011011110100010010000000
000000000000001000000000000001011011101000010100000000
000000000001000001000000001101101001100100010001000000
000000000000000001100111100101011001101000010100000000
000000000000000000000000001111011001111000100001000000
010000000000001000000110000111011111101000110100000000
100000000000000101000000000101111001001000110011000000

.logic_tile 9 29
000000000000000000000000010011001000001100110000100000
000000000000000000000011011001100000110011000000010000
000000000000000111000000001101101011101000000000000000
000000000000000000000011110001011010010000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000001101111001101000000000000001
000000000100001111000000000001011010010000000001000000
000000000000000000000111001001111011110000110000000000
000001000000000000000000000101001001110000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001010000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000000010000000000000000001101000000000000000000

.logic_tile 11 29
000000000000001111100110001101111110000000000000000000
000000000000000001000010100001101110010000000000000000
000000001000001111100000010001011000000010100000000000
000000000000000111000010000001011110000001000000000000
000000000000001111100111110101011000000000100000000000
000000000000001111100110011101001010000000000000000000
000000000000000101000010110101001010101000000000000000
000000000000000000000011101111100000000000000000000000
000000000000000000000110110101001101100000000000000000
000000000000000000000010001011111011000000000000000000
000000001000000101000110111011101110000000000000000000
000000000000000000000010100001101010001000000000000000
000000000000001101100000010011101001100000000000000000
000000000000000101000010100000011010100000000000000000
000000000000001001100000001111101000100000000010000000
000000000000000001000000001011011110000000000001100011

.logic_tile 12 29
000000000000001001100010101000001010101000000000000000
000000000000001001100010101011010000010100000000000000
000001000000000000000000010111001100000010100000000000
000000000000000101000010010000110000000010100000000000
000000000000000000000010111001000001000000000000000000
000000000000000000000111000011101011100000010000000000
000000000000000000000111110111011010000000000000000000
000000000000000001000110000011011110000000010000000000
000000000000000101100000011101111011100000000000000000
000000000000000000000010100011011000000000000000000000
000000000000000001000000001001011011000000010000000000
000000000000000001000010100011111110000000000000000000
000000000000001001100110100001000000000110000000000000
000000000000000101100010000000001000000110000000000000
000001000000001000000000000001101010000000000000000000
000000000000001001000000001001111111000100000000000000

.logic_tile 13 29
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000010111101000001100111100000000
000000000000000001000010000000000000110011000000000000
000000000000000001100110010000001001001100111100000000
000000000100000000000010000000001100110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000101000000000000001100101000000000100101
000000000000000000000000000111000000010100000000000000
001000000000000000000000000101011011011111110000000000
100000000000000000000000000001011111111111110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000100111000000
000000000000000000000000000000001110000000000010100010
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 30
000000000000001000000000000101101001110011001100000000
000000000000000001000000000000001100001100110000010000
001000000000000000000010101000001000001100110100000000
100000000000000000000010100101001100110011000000000000
010000000000000000000111101000000000010110100000000000
110000000000000000000100001001000000101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000001000000000001000000000010110100000000000
000000000000000001000000001001000000101001010000000000
000000000000000000000000001001101100100000000000000000
000000000000000000000000001001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000001000001000010100000000000000
000000000000000000000000000001000000101000000000010010
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000011000000010000100000000000
000000000000000000000000000000101110010000100000000000
000000000000001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101001101111101110000000000
000000000000000000000000000000111010111101110000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000001100000001011001011111101110000000000
110000000000000000000000000001111010111111110000000100

.logic_tile 5 30
000000000000001000000110000111100000010110100000000000
000000000000000001000000000101000000000000000000000000
001000000000000001100000000111000001010000100000000000
100000000000000000000000000000101011010000100000000000
000000000000000001100000010011101000000010100000000000
000000000000000000000011010000110000000010100000000000
000000000000000000000000011111001101000000110000000000
000000000000000000000011101101111110000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010001111001101110100000000000000
000000000000000000000000001101111110000000000000000000
000000000000000000000011110111011000110001110000000000
000000000000000000000010000000101000110001110000000000
110000000000000011100000000000000000000000000100000000
110000000000001001000000001101000000000010000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000011110101000000000000001000000000
000000001110000000000110010000100000000000000000001000
001000000000000111100010110000000001000000001000000000
100000000000000000100011100000001001000000000000000000
000000000000000000000000001001101000101100110000000000
000010100000000000000010100101001111001100010000000000
000000000000000001100000000001101101101000000110000000
000000000000000000000000001011111000111000100001000000
000000000000000000000110011000000000100000010010000000
000000000000000000000010000101001111010000100000000000
000000000000000000000000000000000001100000010000000000
000000000000000000000000001101001001010000100000000000
000000000110000000000110000001000000101001010000000000
000000000000000000000000001001100000111111110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001011000000000000001000
000000000000000000000110000101011010001100111000000000
000000000000000000000000000000110000110011000000000000
000000000000000000000010101001101000110100010000000000
000000000000000000000000000101101100101010100000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011010101000000000000000
000000000000000000000000000000110000101000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000001001100011111101011110000000000000000000
000000000000001011100011110001010000010100000000000000
000000000000001101000111111000001111100000000000000000
000000000000000011000111011111011011010000000000000000
000000000000001101000000001001111011001001010000000000
000000000000001001000000001111001110010110100000000000
000000000000000001000010010011011010000010000000000000
000000000000000101000010000101001000000000000000000000
000000000000001001100000000001101110101011010000000000
000000000000000101000000000111111100101001010000000000
000000000000000000000000001101011010000000010000000000
000000000000000000000000000111011110000000000000000000
000000000000001001100010010001001011001000000000000000
000000000000000001100010001001001001000000000000000000
000000000000000001100110010001000000001001000000000000
000000000000001111000010101001001100010110100000000000

.logic_tile 13 30
000000000000000000000000000000001000001100110100000000
000000000000000000000000000011000000110011000000010000
001000000000000101000010100000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111001000010000000000000
000000000000000000000000001001101000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000000110000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000001110000000000

.io_tile 9 31
000001110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000010000000000100
000010010000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000011000000000
000000001000100000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000011100
001000111000000100
000000001000000000
000000011000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000001110000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 18 31
000000000000000000
001100000000000000
000000000000000000
101000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
101100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
001100000000000000
000000000000000000
100000000000000001
000000000000001100
000000000000001100
001100000000000100
000000000000000000
100000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000010000000000000
000011110000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 clk_25_125_$glb_clk
.sym 7 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 8 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 9 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_sr
.sym 3141 vga.ball_pos_h[2]
.sym 3146 vga.ball_pos_h[3]
.sym 3252 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3253 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 3254 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 3255 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 3256 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 3257 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 3299 vga.ball_pos_h[3]
.sym 3349 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 3456 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 3457 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 3458 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 3460 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3476 $PACKER_VCC_NET
.sym 3508 vga.ball_pos_h[8]
.sym 3513 vga.ball_pos_h[1]
.sym 3520 $PACKER_VCC_NET
.sym 3552 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3553 vga.count_h[4]
.sym 3554 vga.count_h[2]
.sym 3557 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3559 vga.count_h[3]
.sym 3562 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 3563 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 3664 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 3666 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 3667 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 3668 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 3669 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 3670 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 3671 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 3694 vga.ball_motion_l
.sym 3718 $PACKER_VCC_NET
.sym 3760 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 3763 vga.count_h[7]
.sym 3768 vga.count_h[6]
.sym 3769 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 3770 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 3873 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 3874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 3935 vga.ball_pos_h[1]
.sym 3944 vga.ball_pos_h[0]
.sym 3978 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 4167 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 4423 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4424 vga.count_h[2]
.sym 4428 vga.count_h[4]
.sym 4430 vga.count_h[3]
.sym 4434 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 4539 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 4651 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 4657 vga.count_h[7]
.sym 4658 vga.count_h[6]
.sym 4659 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 4661 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 4772 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 4773 vga.blank_h
.sym 4879 vga.blank_h_SB_DFFESS_Q_E
.sym 4994 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 4995 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 4996 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 4997 vga.hs_out_SB_DFFSR_Q_R
.sym 4998 vga.blank_h_SB_DFFESS_Q_E
.sym 5050 vga.blank_h
.sym 5053 $PACKER_VCC_NET
.sym 5203 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 5204 vga.hs_out
.sym 5249 $PACKER_VCC_NET
.sym 5293 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 5296 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5298 vga.count_h[2]
.sym 5299 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 5300 vga.count_h[3]
.sym 5301 P2_9_SB_LUT4_I3_1_O[3]
.sym 5302 vga.count_h[4]
.sym 5304 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5410 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 5411 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 5462 $PACKER_VCC_NET
.sym 5470 vga.hs_out_SB_DFFSR_Q_R
.sym 5476 vga.hs_out
.sym 5501 vga.count_h[6]
.sym 5502 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 5503 vga.count_h[7]
.sym 5504 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5506 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5507 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5511 vga.count_h[3]
.sym 5512 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 5615 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5616 vga.count_h[2]
.sym 5617 vga.count_h[3]
.sym 5618 vga.count_h[4]
.sym 5619 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5620 vga.count_h[6]
.sym 5621 vga.count_h[7]
.sym 5826 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 5827 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5828 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5829 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 5890 vga.count_h[6]
.sym 5894 vga.count_h[4]
.sym 5896 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5898 vga.count_h[6]
.sym 5900 vga.count_h[7]
.sym 5901 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 5916 vga.count_h[6]
.sym 5917 locked_SB_LUT4_I3_O
.sym 5936 vga.count_h[2]
.sym 5938 locked_SB_LUT4_I3_O
.sym 5939 vga.count_h[3]
.sym 6053 rst_counter[5]
.sym 6054 rst_counter_SB_LUT4_O_7_I3[1]
.sym 6055 rst_counter[8]
.sym 6056 rst_counter[6]
.sym 6057 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 6058 rst_counter[7]
.sym 6059 rst_counter[4]
.sym 6060 rst_counter_SB_LUT4_O_7_I3[2]
.sym 6116 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 6130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 6132 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 6161 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 6163 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 6164 P2_9_SB_LUT4_I3_1_O[3]
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 rst_SB_DFF_Q_D[0]
.sym 6286 P2_9_SB_LUT4_I3_1_O[3]
.sym 6549 P2_9_SB_LUT4_I3_1_O[3]
.sym 6571 P2_9_SB_LUT4_I3_1_O[3]
.sym 6579 P2_9_SB_LUT4_I3_1_O[3]
.sym 8650 vga.ball_pos_h[6]
.sym 8655 vga.ball_pos_h[4]
.sym 8774 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 8775 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 8776 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 8777 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 8778 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 8779 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 8797 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 8919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 8920 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 8921 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 8922 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8941 vga.ball_motion_l
.sym 8943 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 8945 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 8947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 8949 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 8951 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 8952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 8961 vga.ball_pos_h[7]
.sym 8965 vga.ball_pos_h[6]
.sym 8967 vga.ball_pos_h[4]
.sym 8969 vga.ball_pos_h[2]
.sym 8971 vga.ball_pos_h[5]
.sym 8973 $PACKER_VCC_NET
.sym 8974 vga.ball_pos_h[3]
.sym 8978 $PACKER_VCC_NET
.sym 8985 vga.ball_pos_h[8]
.sym 8986 $PACKER_VCC_NET
.sym 8988 vga.ball_pos_h[1]
.sym 8992 $nextpnr_ICESTORM_LC_42$O
.sym 8994 vga.ball_pos_h[1]
.sym 8998 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9000 vga.ball_pos_h[2]
.sym 9001 $PACKER_VCC_NET
.sym 9004 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9006 vga.ball_pos_h[3]
.sym 9007 $PACKER_VCC_NET
.sym 9008 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9010 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9012 $PACKER_VCC_NET
.sym 9013 vga.ball_pos_h[4]
.sym 9014 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9016 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9018 $PACKER_VCC_NET
.sym 9019 vga.ball_pos_h[5]
.sym 9020 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9022 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9024 $PACKER_VCC_NET
.sym 9025 vga.ball_pos_h[6]
.sym 9026 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9028 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9030 vga.ball_pos_h[7]
.sym 9031 $PACKER_VCC_NET
.sym 9032 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9034 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9036 vga.ball_pos_h[8]
.sym 9037 $PACKER_VCC_NET
.sym 9038 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9068 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 9069 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 9070 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 9071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 9072 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 9073 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 9079 vga.ball_pos_h[7]
.sym 9083 vga.ball_pos_h[5]
.sym 9085 vga.ball_pos_h[6]
.sym 9087 vga.ball_pos_h[4]
.sym 9090 vga.count_h[2]
.sym 9091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9093 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9094 vga.ball_pos_h[1]
.sym 9095 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 9096 vga.count_h[3]
.sym 9098 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 9100 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9101 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 9102 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9111 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 9112 vga.ball_pos_h[1]
.sym 9117 vga.ball_pos_h[9]
.sym 9119 vga.ball_pos_h[2]
.sym 9134 $PACKER_VCC_NET
.sym 9135 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9139 $nextpnr_ICESTORM_LC_43$I3
.sym 9141 vga.ball_pos_h[9]
.sym 9142 $PACKER_VCC_NET
.sym 9143 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9145 $nextpnr_ICESTORM_LC_43$COUT
.sym 9147 $PACKER_VCC_NET
.sym 9149 $nextpnr_ICESTORM_LC_43$I3
.sym 9153 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9154 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 9155 $nextpnr_ICESTORM_LC_43$COUT
.sym 9164 $PACKER_VCC_NET
.sym 9165 vga.ball_pos_h[2]
.sym 9167 vga.ball_pos_h[1]
.sym 9213 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 9214 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 9215 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 9216 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 9217 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9218 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9219 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 9220 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9223 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 9227 vga.ball_pos_h[9]
.sym 9229 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9231 vga.ball_pos_h[2]
.sym 9233 vga.ball_pos_h[3]
.sym 9237 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 9239 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 9240 vga.count_h[7]
.sym 9241 vga.count_h[7]
.sym 9242 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9243 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 9244 vga.count_h[6]
.sym 9245 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 9246 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 9258 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9259 vga.count_h[4]
.sym 9260 vga.count_h[2]
.sym 9261 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9262 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9263 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9264 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 9265 vga.count_h[3]
.sym 9266 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9267 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 9268 vga.ball_pos_h[0]
.sym 9269 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9270 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9271 vga.count_h[6]
.sym 9272 vga.count_h[7]
.sym 9273 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9274 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9275 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9276 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9277 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9278 vga.ball_pos_h[1]
.sym 9279 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 9280 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9286 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 9288 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9289 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9290 vga.ball_pos_h[0]
.sym 9292 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 9294 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9295 vga.ball_pos_h[1]
.sym 9298 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 9300 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9301 vga.count_h[2]
.sym 9302 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9304 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 9306 vga.count_h[3]
.sym 9307 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9308 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9310 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 9312 vga.count_h[4]
.sym 9313 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9314 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9316 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 9318 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9319 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9320 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 9322 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 9324 vga.count_h[6]
.sym 9325 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9326 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 9328 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 9330 vga.count_h[7]
.sym 9331 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9332 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 9371 locked_SB_LUT4_I3_O
.sym 9384 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 9396 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 9404 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 9407 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9413 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9420 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9425 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9426 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9432 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 9433 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 9435 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9436 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9437 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 9439 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 9441 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9442 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9443 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 9445 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 9447 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9451 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 9454 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9457 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 9459 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9463 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 9466 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9469 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 9471 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9475 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 9478 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9538 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 9543 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 9561 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9580 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 9583 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9586 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 9588 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9592 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 9595 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9598 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 9600 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9604 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 9607 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9610 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 9612 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9616 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 9619 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9622 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 9624 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9673 vga.count_v[1]
.sym 9678 vga.count_h[2]
.sym 9679 vga.count_h[4]
.sym 9680 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9684 vga.count_h[3]
.sym 9685 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9687 vga.count_h[2]
.sym 9688 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9690 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 9703 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9727 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 9729 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9733 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 9736 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9739 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 9741 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9745 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 9748 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9751 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 9753 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9757 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 9760 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9763 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 9765 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9769 $nextpnr_ICESTORM_LC_68$I3
.sym 9772 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9814 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 9827 vga.count_h[6]
.sym 9828 vga.count_h[7]
.sym 9832 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9833 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9834 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9837 $nextpnr_ICESTORM_LC_68$I3
.sym 9878 $nextpnr_ICESTORM_LC_68$I3
.sym 9948 vga.count_h_ball
.sym 9961 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9973 vga.hs_out_SB_DFFSR_Q_R
.sym 9992 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9997 vga.count_h[4]
.sym 10000 vga.count_h[7]
.sym 10001 vga.count_h[6]
.sym 10002 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10004 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10005 $PACKER_VCC_NET
.sym 10013 $PACKER_VCC_NET
.sym 10016 vga.blank_h_SB_DFFESS_Q_E
.sym 10021 $nextpnr_ICESTORM_LC_53$O
.sym 10023 vga.count_h[4]
.sym 10027 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 10029 $PACKER_VCC_NET
.sym 10030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10033 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 10035 vga.count_h[6]
.sym 10036 $PACKER_VCC_NET
.sym 10039 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 10041 vga.count_h[7]
.sym 10045 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 10047 $PACKER_VCC_NET
.sym 10048 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10051 $nextpnr_ICESTORM_LC_54$I3
.sym 10053 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10057 $nextpnr_ICESTORM_LC_54$COUT
.sym 10060 $PACKER_VCC_NET
.sym 10061 $nextpnr_ICESTORM_LC_54$I3
.sym 10067 $nextpnr_ICESTORM_LC_54$COUT
.sym 10068 vga.blank_h_SB_DFFESS_Q_E
.sym 10069 clk_25_125_$glb_clk
.sym 10070 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 10112 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10117 vga.count_h[4]
.sym 10139 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10142 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10146 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10147 vga.count_h[7]
.sym 10149 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10153 $PACKER_VCC_NET
.sym 10156 P2_9_SB_LUT4_I3_1_O[3]
.sym 10161 $PACKER_VCC_NET
.sym 10163 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10164 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10165 P2_9_SB_LUT4_I3_1_O[3]
.sym 10168 $nextpnr_ICESTORM_LC_50$O
.sym 10171 vga.count_h[7]
.sym 10174 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 10176 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10177 $PACKER_VCC_NET
.sym 10180 $nextpnr_ICESTORM_LC_51$I3
.sym 10182 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10186 $nextpnr_ICESTORM_LC_51$COUT
.sym 10188 $PACKER_VCC_NET
.sym 10190 $nextpnr_ICESTORM_LC_51$I3
.sym 10193 P2_9_SB_LUT4_I3_1_O[3]
.sym 10196 $nextpnr_ICESTORM_LC_51$COUT
.sym 10200 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10201 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10202 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10205 P2_9_SB_LUT4_I3_1_O[3]
.sym 10206 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10207 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10211 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10212 P2_9_SB_LUT4_I3_1_O[3]
.sym 10213 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10214 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10244 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 10254 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10256 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10258 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10259 vga.count_h[7]
.sym 10260 vga.count_h[3]
.sym 10261 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10264 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 10267 $PACKER_VCC_NET
.sym 10268 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10270 vga.count_h[2]
.sym 10272 vga.count_h[3]
.sym 10274 vga.count_h[4]
.sym 10275 P2_9_SB_LUT4_I3_1_O[3]
.sym 10276 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10299 vga.count_h[4]
.sym 10301 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10303 $PACKER_VCC_NET
.sym 10304 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10305 vga.count_h[7]
.sym 10306 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10311 vga.count_h[6]
.sym 10312 vga.hs_out_SB_DFFSR_Q_R
.sym 10315 $nextpnr_ICESTORM_LC_46$O
.sym 10318 vga.count_h[4]
.sym 10321 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 10323 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10327 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10329 vga.count_h[6]
.sym 10333 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10335 vga.count_h[7]
.sym 10339 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10341 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10342 $PACKER_VCC_NET
.sym 10345 $nextpnr_ICESTORM_LC_47$I3
.sym 10348 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10351 $nextpnr_ICESTORM_LC_47$COUT
.sym 10354 $PACKER_VCC_NET
.sym 10355 $nextpnr_ICESTORM_LC_47$I3
.sym 10361 $nextpnr_ICESTORM_LC_47$COUT
.sym 10363 clk_25_125_$glb_clk
.sym 10364 vga.hs_out_SB_DFFSR_Q_R
.sym 10403 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 10413 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10414 vga.count_h[6]
.sym 10415 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10416 vga.count_h[7]
.sym 10417 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10419 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 10420 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10422 vga.count_h[2]
.sym 10424 vga.count_h[3]
.sym 10436 vga.count_h[6]
.sym 10443 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10444 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10445 vga.count_h[7]
.sym 10448 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10451 $PACKER_VCC_NET
.sym 10454 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10462 $nextpnr_ICESTORM_LC_55$O
.sym 10465 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10468 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10470 vga.count_h[6]
.sym 10471 $PACKER_VCC_NET
.sym 10474 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10476 $PACKER_VCC_NET
.sym 10477 vga.count_h[7]
.sym 10480 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10483 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10486 $nextpnr_ICESTORM_LC_56$I3
.sym 10489 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10492 $nextpnr_ICESTORM_LC_56$COUT
.sym 10495 $PACKER_VCC_NET
.sym 10496 $nextpnr_ICESTORM_LC_56$I3
.sym 10500 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10502 $nextpnr_ICESTORM_LC_56$COUT
.sym 10537 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 10538 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 10539 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 10540 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[2]
.sym 10541 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 10542 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[1]
.sym 10543 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 10550 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 10557 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 10558 vga.count_h[3]
.sym 10579 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10581 vga.count_h[4]
.sym 10582 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10584 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10591 vga.count_h[6]
.sym 10592 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10596 vga.count_h[3]
.sym 10600 vga.count_h[7]
.sym 10602 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10603 vga.count_h[2]
.sym 10609 $nextpnr_ICESTORM_LC_79$O
.sym 10612 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10615 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10616 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10617 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10619 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10621 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10622 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10623 vga.count_h[2]
.sym 10625 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10627 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10628 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10630 vga.count_h[3]
.sym 10631 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10633 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10634 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10636 vga.count_h[4]
.sym 10637 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10639 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10640 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10642 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10643 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10645 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10646 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10647 vga.count_h[6]
.sym 10649 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10651 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10652 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10654 vga.count_h[7]
.sym 10655 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10657 clk_25_125_$glb_clk
.sym 10658 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 10690 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10696 P2_9_SB_LUT4_I3_1_O[3]
.sym 10697 $PACKER_VCC_NET
.sym 10699 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10700 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 10701 vga.count_h[2]
.sym 10703 vga.count_h[3]
.sym 10705 vga.count_h[4]
.sym 10710 vga.count_h[3]
.sym 10712 vga.count_h[4]
.sym 10714 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10715 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10717 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10718 vga.count_h[7]
.sym 10719 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10726 vga.count_h[2]
.sym 10729 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10733 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10734 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10735 vga.count_h[3]
.sym 10736 vga.count_h[4]
.sym 10742 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10748 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10750 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10756 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10757 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10758 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10760 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10763 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10764 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10766 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10770 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10772 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10775 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10776 vga.count_h[3]
.sym 10777 vga.count_h[4]
.sym 10778 vga.count_h[2]
.sym 10804 clk_25_125_$glb_clk
.sym 10805 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 10831 rst_counter_SB_LUT4_O_7_I3[3]
.sym 10832 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10833 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10834 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10835 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10836 rst_counter_SB_LUT4_O_I3[0]
.sym 10837 rst_counter_SB_LUT4_O_I3[1]
.sym 10842 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10846 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10847 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10848 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10854 $PACKER_VCC_NET
.sym 10855 P2_9_SB_LUT4_I3_1_O[3]
.sym 10856 locked_SB_LUT4_I3_O
.sym 10859 locked_SB_LUT4_I3_O
.sym 10889 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10890 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10891 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10894 rst_counter_SB_LUT4_O_7_I3[2]
.sym 10896 rst_counter_SB_LUT4_O_7_I3[3]
.sym 10898 locked_SB_LUT4_I3_O
.sym 10899 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10900 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10905 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10910 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10911 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10912 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10913 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10918 rst_counter_SB_LUT4_O_7_I3[3]
.sym 10924 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10929 rst_counter_SB_LUT4_O_7_I3[2]
.sym 10935 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10940 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10947 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10950 locked_SB_LUT4_I3_O
.sym 10951 clk_25_125_$glb_clk
.sym 10977 rst_counter_SB_LUT4_O_I3[2]
.sym 10978 rst_counter_SB_LUT4_O_I3[3]
.sym 10979 rst_counter[3]
.sym 10981 rst_counter[1]
.sym 10982 rst_counter[2]
.sym 10983 rst_counter_SB_LUT4_O_7_I3[0]
.sym 11019 rst_counter_SB_LUT4_O_7_I3[1]
.sym 11027 rst_counter_SB_LUT4_O_7_I3[3]
.sym 11033 rst_counter_SB_LUT4_O_7_I3[2]
.sym 11035 locked
.sym 11043 rst_SB_DFF_Q_D[0]
.sym 11048 rst_counter_SB_LUT4_O_7_I3[0]
.sym 11051 rst_SB_DFF_Q_D[0]
.sym 11054 locked
.sym 11057 rst_counter_SB_LUT4_O_7_I3[1]
.sym 11058 rst_counter_SB_LUT4_O_7_I3[3]
.sym 11059 rst_counter_SB_LUT4_O_7_I3[0]
.sym 11060 rst_counter_SB_LUT4_O_7_I3[2]
.sym 11089 rst_SB_DFF_Q_D[0]
.sym 11098 clk_25_125_$glb_clk
.sym 11117 locked
.sym 11144 locked_SB_LUT4_I3_O
.sym 12412 vga.vs_out
.sym 12898 vga.ball_pos_h[5]
.sym 12901 vga.ball_pos_h[7]
.sym 12903 vga.ball_pos_h[1]
.sym 12992 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12995 vga.ball_pos_h[1]
.sym 12996 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 12997 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 12998 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12999 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13023 vga.ball_pos_h[0]
.sym 13025 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13027 vga.ball_pos_h[8]
.sym 13035 vga.ball_pos_h[4]
.sym 13038 vga.ball_pos_h[6]
.sym 13050 vga.ball_pos_h[3]
.sym 13051 vga.ball_pos_h[8]
.sym 13053 vga.ball_pos_h[2]
.sym 13058 vga.ball_pos_h[5]
.sym 13060 vga.ball_pos_h[1]
.sym 13061 vga.ball_pos_h[7]
.sym 13065 $nextpnr_ICESTORM_LC_10$O
.sym 13068 vga.ball_pos_h[1]
.sym 13071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 13073 vga.ball_pos_h[2]
.sym 13077 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 13079 vga.ball_pos_h[3]
.sym 13081 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 13083 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 13085 vga.ball_pos_h[4]
.sym 13087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 13089 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 13092 vga.ball_pos_h[5]
.sym 13093 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 13095 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 13098 vga.ball_pos_h[6]
.sym 13099 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 13101 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 13103 vga.ball_pos_h[7]
.sym 13105 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 13107 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 13109 vga.ball_pos_h[8]
.sym 13111 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 13116 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 13117 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13118 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13119 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13120 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 13121 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 13122 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 13130 vga.ball_pos_h[1]
.sym 13139 vga.ball_pos_h[2]
.sym 13141 vga.ball_pos_h[1]
.sym 13142 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13149 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 13150 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 13151 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 13159 vga.ball_pos_h[1]
.sym 13175 vga.ball_pos_h[0]
.sym 13178 vga.ball_pos_h[2]
.sym 13181 vga.ball_pos_h[9]
.sym 13187 vga.ball_pos_h[3]
.sym 13188 $nextpnr_ICESTORM_LC_11$I3
.sym 13191 vga.ball_pos_h[9]
.sym 13192 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 13198 $nextpnr_ICESTORM_LC_11$I3
.sym 13201 vga.ball_pos_h[2]
.sym 13204 vga.ball_pos_h[1]
.sym 13207 vga.ball_pos_h[0]
.sym 13208 vga.ball_pos_h[3]
.sym 13209 vga.ball_pos_h[1]
.sym 13210 vga.ball_pos_h[9]
.sym 13238 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 13239 vga.ball_pos_h[9]
.sym 13240 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13241 vga.ball_pos_h[0]
.sym 13242 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13243 vga.ball_pos_h[8]
.sym 13244 vga.ball_pos_h[2]
.sym 13245 vga.ball_pos_h[3]
.sym 13250 vga.ball_pos_h[6]
.sym 13254 vga.ball_pos_h[4]
.sym 13263 vga.ball_pos_h[1]
.sym 13266 $PACKER_VCC_NET
.sym 13268 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 13270 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13271 $PACKER_VCC_NET
.sym 13273 $PACKER_VCC_NET
.sym 13280 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13281 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 13282 $PACKER_VCC_NET
.sym 13283 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13287 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 13289 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13291 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 13295 $PACKER_VCC_NET
.sym 13297 $PACKER_VCC_NET
.sym 13298 vga.ball_pos_h[0]
.sym 13301 vga.ball_pos_h[1]
.sym 13302 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13311 $nextpnr_ICESTORM_LC_69$O
.sym 13313 vga.ball_pos_h[0]
.sym 13317 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 13319 $PACKER_VCC_NET
.sym 13320 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13321 vga.ball_pos_h[1]
.sym 13323 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 13325 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13326 $PACKER_VCC_NET
.sym 13327 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 13329 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 13331 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13332 $PACKER_VCC_NET
.sym 13333 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 13335 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 13337 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13338 $PACKER_VCC_NET
.sym 13339 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 13341 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 13343 $PACKER_VCC_NET
.sym 13344 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 13345 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 13347 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 13349 $PACKER_VCC_NET
.sym 13350 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 13351 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 13353 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 13355 $PACKER_VCC_NET
.sym 13356 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 13357 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 13374 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 13385 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13386 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13387 vga.ball_pos_h[0]
.sym 13390 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 13391 vga.ball_pos_h[8]
.sym 13395 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 13396 $PACKER_VCC_NET
.sym 13397 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 13403 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13404 vga.count_h[3]
.sym 13405 vga.ball_pos_h[0]
.sym 13406 vga.count_h[2]
.sym 13407 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 13410 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 13413 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 13415 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 13420 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 13421 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 13422 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13426 $PACKER_VCC_NET
.sym 13428 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13430 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13431 vga.count_h[7]
.sym 13432 vga.count_h[6]
.sym 13433 $PACKER_VCC_NET
.sym 13434 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 13436 $PACKER_VCC_NET
.sym 13437 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 13438 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 13440 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 13442 $PACKER_VCC_NET
.sym 13443 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 13444 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 13446 $nextpnr_ICESTORM_LC_70$I3
.sym 13448 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 13449 $PACKER_VCC_NET
.sym 13450 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 13456 $nextpnr_ICESTORM_LC_70$I3
.sym 13459 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 13460 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 13461 vga.count_h[3]
.sym 13462 vga.count_h[6]
.sym 13465 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13466 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 13467 vga.ball_pos_h[0]
.sym 13468 vga.count_h[7]
.sym 13472 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13473 $PACKER_VCC_NET
.sym 13474 vga.ball_pos_h[0]
.sym 13478 vga.count_h[2]
.sym 13479 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13480 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13485 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 13487 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 13488 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 13489 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13490 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13504 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13511 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13515 $PACKER_VCC_NET
.sym 13516 $PACKER_VCC_NET
.sym 13525 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13526 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13528 vga.count_h[6]
.sym 13529 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 13530 vga.count_h[4]
.sym 13531 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13532 vga.count_h[7]
.sym 13533 vga.count_h[3]
.sym 13534 vga.count_h[2]
.sym 13535 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 13536 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13537 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13539 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13540 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 13547 vga.ball_pos_h[0]
.sym 13550 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 13557 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 13559 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13560 vga.ball_pos_h[0]
.sym 13563 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 13565 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13566 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13569 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13571 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13572 vga.count_h[2]
.sym 13575 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13577 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13578 vga.count_h[3]
.sym 13581 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13583 vga.count_h[4]
.sym 13584 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 13587 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13589 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13590 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 13593 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13595 vga.count_h[6]
.sym 13596 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 13599 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13601 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 13602 vga.count_h[7]
.sym 13611 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13612 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 13614 vga.blank_v
.sym 13619 vga.count_h[3]
.sym 13620 vga.count_h[2]
.sym 13621 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 13622 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13623 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13624 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 13626 vga.count_h[4]
.sym 13627 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13629 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13632 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13634 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 13638 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13640 vga.vs_out_SB_DFFESR_Q_E
.sym 13643 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13648 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 13649 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13654 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 13667 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 13671 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13680 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13682 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13683 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 13686 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13688 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13689 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 13692 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13694 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 13698 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 13701 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13704 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 13706 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13710 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 13713 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13716 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 13718 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13722 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13725 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13742 vga.count_v[1]
.sym 13750 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13753 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13754 vga.count_h_ball
.sym 13755 vga.blank_h
.sym 13757 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 13758 $PACKER_VCC_NET
.sym 13763 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 13765 $PACKER_VCC_NET
.sym 13766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13781 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13803 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13805 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13809 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 13812 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13815 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 13817 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13821 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 13824 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13827 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 13829 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13833 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 13836 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13839 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 13841 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13845 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 13848 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13853 vga.vs_out
.sym 13854 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 13855 P1A9$SB_IO_OUT
.sym 13856 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13857 vga.vs_out_SB_DFFESR_Q_E
.sym 13865 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 13869 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13878 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13883 $PACKER_VCC_NET
.sym 13888 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13889 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 13908 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13926 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 13928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 13935 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13938 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 13940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 13947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13950 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 13952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 13959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13962 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 13964 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 13971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13997 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13998 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 13999 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 14000 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 14007 $PACKER_VCC_NET
.sym 14012 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 14027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14033 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 14037 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 14051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14052 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 14053 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 14097 clk_25_125_$glb_clk
.sym 14098 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 14101 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14102 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 14103 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 14104 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 14105 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14106 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14113 vga.count_h[2]
.sym 14114 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14115 vga.count_h[4]
.sym 14120 vga.count_h[3]
.sym 14121 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14130 P2_9_SB_LUT4_I3_1_O[3]
.sym 14142 vga.count_h[7]
.sym 14150 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14153 vga.count_h[6]
.sym 14156 vga.count_h[2]
.sym 14158 vga.count_h[3]
.sym 14160 vga.count_h[4]
.sym 14162 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14163 $PACKER_VCC_NET
.sym 14170 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14172 $nextpnr_ICESTORM_LC_13$O
.sym 14174 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14178 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 14180 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14181 $PACKER_VCC_NET
.sym 14184 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 14186 $PACKER_VCC_NET
.sym 14187 vga.count_h[2]
.sym 14190 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 14192 vga.count_h[3]
.sym 14193 $PACKER_VCC_NET
.sym 14196 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[4]
.sym 14199 vga.count_h[4]
.sym 14202 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[5]
.sym 14205 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14208 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[6]
.sym 14211 vga.count_h[6]
.sym 14214 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[7]
.sym 14216 vga.count_h[7]
.sym 14217 $PACKER_VCC_NET
.sym 14223 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 14236 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14238 vga.count_h[7]
.sym 14239 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14241 vga.count_h[6]
.sym 14242 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14244 vga.count_h[2]
.sym 14247 vga.count_h[7]
.sym 14248 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 14249 $PACKER_VCC_NET
.sym 14251 vga.count_h[6]
.sym 14253 vga.count_h[4]
.sym 14255 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14256 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14257 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 14258 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[7]
.sym 14273 $PACKER_VCC_NET
.sym 14283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14285 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14295 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[8]
.sym 14297 $PACKER_VCC_NET
.sym 14298 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14301 $nextpnr_ICESTORM_LC_14$I3
.sym 14303 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14311 $nextpnr_ICESTORM_LC_14$I3
.sym 14346 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 14347 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[2]
.sym 14348 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14349 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14350 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 14351 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14352 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 14369 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 14370 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 14371 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14372 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14374 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14375 $PACKER_VCC_NET
.sym 14376 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 14378 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 14387 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 14388 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 14409 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14411 $PACKER_VCC_NET
.sym 14412 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 14413 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 14414 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 14415 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14416 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 14418 $nextpnr_ICESTORM_LC_57$O
.sym 14421 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 14424 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[1]
.sym 14427 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 14430 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[2]
.sym 14432 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 14433 $PACKER_VCC_NET
.sym 14436 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[3]
.sym 14438 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 14442 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[4]
.sym 14444 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 14448 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[5]
.sym 14450 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14454 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[6]
.sym 14456 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 14460 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[7]
.sym 14463 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14469 $PACKER_VCC_NET
.sym 14470 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 14471 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 14472 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 14473 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14474 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 14475 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14481 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 14482 vga.count_h[7]
.sym 14483 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14484 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14486 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14489 vga.count_h[3]
.sym 14491 vga.count_h[4]
.sym 14492 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 14501 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 14503 $PACKER_VCC_NET
.sym 14504 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[7]
.sym 14510 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14511 vga.count_h[2]
.sym 14512 vga.count_h[3]
.sym 14513 vga.count_h[4]
.sym 14514 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14515 vga.count_h[6]
.sym 14518 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14522 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14524 vga.count_h[7]
.sym 14525 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 14527 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14528 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 14531 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[1]
.sym 14533 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14534 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14535 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14537 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[2]
.sym 14539 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[1]
.sym 14541 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[3]
.sym 14544 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 14548 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[2]
.sym 14549 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[1]
.sym 14550 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14551 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[3]
.sym 14554 vga.count_h[7]
.sym 14555 vga.count_h[3]
.sym 14556 vga.count_h[6]
.sym 14557 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14561 vga.count_h[7]
.sym 14563 vga.count_h[6]
.sym 14566 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14567 vga.count_h[3]
.sym 14568 vga.count_h[4]
.sym 14569 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 14572 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14573 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14574 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14575 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14578 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14579 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14580 vga.count_h[2]
.sym 14581 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14584 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14585 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14586 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[1]
.sym 14587 vga.count_h[4]
.sym 14591 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 14592 vga.count_h_score_r_2
.sym 14593 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14594 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14595 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 14596 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 14597 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 14598 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 14603 vga.count_h[6]
.sym 14604 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 14606 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 14608 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14612 $PACKER_VCC_NET
.sym 14614 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 14615 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 14617 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 14626 P2_9_SB_LUT4_I3_1_O[3]
.sym 14633 $PACKER_VCC_NET
.sym 14635 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 14636 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 14637 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 14638 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 14639 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14641 $PACKER_VCC_NET
.sym 14642 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 14643 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 14645 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14647 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 14648 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 14664 $nextpnr_ICESTORM_LC_4$O
.sym 14666 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 14670 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
.sym 14672 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 14676 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 14678 $PACKER_VCC_NET
.sym 14679 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 14682 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]
.sym 14684 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14688 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[4]
.sym 14691 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 14694 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[5]
.sym 14696 $PACKER_VCC_NET
.sym 14697 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14700 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 14703 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 14707 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 14708 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 14709 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 14710 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 14730 vga.count_h[2]
.sym 14732 vga.count_h[3]
.sym 14733 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 14734 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14738 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14742 vga.count_h[4]
.sym 14744 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14757 rst_counter[3]
.sym 14758 rst_counter[6]
.sym 14759 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14760 rst_counter[7]
.sym 14763 rst_counter[5]
.sym 14765 rst_counter[8]
.sym 14768 rst_counter[2]
.sym 14769 rst_counter[4]
.sym 14772 $PACKER_VCC_NET
.sym 14773 $PACKER_VCC_NET
.sym 14782 locked_SB_LUT4_I3_O
.sym 14787 $nextpnr_ICESTORM_LC_89$O
.sym 14790 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14793 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14795 $PACKER_VCC_NET
.sym 14796 rst_counter[8]
.sym 14797 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14799 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14801 rst_counter[7]
.sym 14802 $PACKER_VCC_NET
.sym 14803 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14805 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14807 $PACKER_VCC_NET
.sym 14808 rst_counter[6]
.sym 14809 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14811 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14813 rst_counter[5]
.sym 14814 $PACKER_VCC_NET
.sym 14815 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14817 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14819 $PACKER_VCC_NET
.sym 14820 rst_counter[4]
.sym 14821 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14823 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14825 $PACKER_VCC_NET
.sym 14826 rst_counter[3]
.sym 14827 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14829 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14831 rst_counter[2]
.sym 14832 $PACKER_VCC_NET
.sym 14833 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 clk_25_125_$glb_clk
.sym 14837 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 14842 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 14873 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14878 rst_counter_SB_LUT4_O_I3[2]
.sym 14884 rst_counter_SB_LUT4_O_I3[0]
.sym 14885 rst_counter_SB_LUT4_O_I3[1]
.sym 14889 locked_SB_LUT4_I3_O
.sym 14890 $PACKER_VCC_NET
.sym 14895 rst_counter_SB_LUT4_O_I3[3]
.sym 14898 rst_counter[1]
.sym 14910 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14912 $PACKER_VCC_NET
.sym 14913 rst_counter[1]
.sym 14914 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14917 $PACKER_VCC_NET
.sym 14919 rst_counter_SB_LUT4_O_I3[3]
.sym 14920 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14923 rst_counter_SB_LUT4_O_I3[0]
.sym 14937 rst_counter_SB_LUT4_O_I3[2]
.sym 14941 rst_counter_SB_LUT4_O_I3[1]
.sym 14947 rst_counter_SB_LUT4_O_I3[0]
.sym 14948 rst_counter_SB_LUT4_O_I3[1]
.sym 14949 rst_counter_SB_LUT4_O_I3[2]
.sym 14950 rst_counter_SB_LUT4_O_I3[3]
.sym 14957 locked_SB_LUT4_I3_O
.sym 14958 clk_25_125_$glb_clk
.sym 15223 P1A9$SB_IO_OUT
.sym 15376 vga.hs_out
.sym 15500 P1A9$SB_IO_OUT
.sym 15505 P1A9$SB_IO_OUT
.sym 15863 vga.hs_out
.sym 15989 P1A9$SB_IO_OUT
.sym 15996 P1A9$SB_IO_OUT
.sym 16099 vga.vs_out
.sym 16342 vga.vs_out
.sym 16355 vga.hs_out
.sym 16488 P1A9$SB_IO_OUT
.sym 16847 vga.hs_out
.sym 16855 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 16868 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16869 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16872 $PACKER_VCC_NET
.sym 16873 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 16875 vga.ball_pos_h[1]
.sym 16878 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16880 vga.ball_motion_l
.sym 16881 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 16882 vga.ball_pos_h[8]
.sym 16883 vga.ball_pos_h[5]
.sym 16884 vga.ball_pos_h[2]
.sym 16890 vga.ball_pos_h[7]
.sym 16891 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16892 vga.ball_pos_h[6]
.sym 16893 vga.ball_pos_h[4]
.sym 16894 vga.ball_pos_h[0]
.sym 16895 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 16897 vga.ball_motion_l
.sym 16898 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16915 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 16916 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 16918 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16921 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 16922 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16923 vga.ball_motion_l
.sym 16927 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16928 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16929 vga.ball_pos_h[7]
.sym 16930 vga.ball_pos_h[8]
.sym 16933 vga.ball_pos_h[2]
.sym 16934 vga.ball_pos_h[5]
.sym 16935 vga.ball_pos_h[4]
.sym 16936 vga.ball_pos_h[6]
.sym 16939 vga.ball_pos_h[0]
.sym 16941 $PACKER_VCC_NET
.sym 16942 vga.ball_pos_h[1]
.sym 16943 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 16944 clk_25_125_$glb_clk
.sym 16945 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 16946 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 16947 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 16948 vga.ball_pos_h[7]
.sym 16949 vga.ball_pos_h[5]
.sym 16950 vga.ball_pos_h[6]
.sym 16951 vga.ball_pos_h[4]
.sym 16952 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 16953 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16966 vga.ball_pos_h[1]
.sym 16968 $PACKER_VCC_NET
.sym 16973 vga.ball_pos_h[1]
.sym 16977 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16979 P1A9$SB_IO_OUT
.sym 16981 vga.ball_pos_h[0]
.sym 16990 vga.ball_pos_h[1]
.sym 16998 vga.ball_pos_h[0]
.sym 17001 vga.ball_pos_h[2]
.sym 17002 vga.ball_pos_h[3]
.sym 17005 vga.ball_pos_h[7]
.sym 17014 vga.ball_pos_h[5]
.sym 17015 vga.ball_pos_h[6]
.sym 17016 vga.ball_pos_h[4]
.sym 17019 $nextpnr_ICESTORM_LC_83$O
.sym 17022 vga.ball_pos_h[0]
.sym 17025 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17028 vga.ball_pos_h[1]
.sym 17029 vga.ball_pos_h[0]
.sym 17031 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17033 vga.ball_pos_h[2]
.sym 17035 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17037 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17039 vga.ball_pos_h[3]
.sym 17041 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17043 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17046 vga.ball_pos_h[4]
.sym 17047 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17049 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17051 vga.ball_pos_h[5]
.sym 17053 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17055 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17057 vga.ball_pos_h[6]
.sym 17059 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17061 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17063 vga.ball_pos_h[7]
.sym 17065 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17071 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17072 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17073 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17074 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 17075 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17076 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17078 $PACKER_VCC_NET
.sym 17079 $PACKER_VCC_NET
.sym 17084 vga.ball_pos_h[5]
.sym 17092 vga.ball_pos_h[7]
.sym 17099 vga.ball_pos_h[3]
.sym 17105 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17111 vga.ball_pos_h[9]
.sym 17113 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 17114 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 17115 vga.ball_pos_h[8]
.sym 17118 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17120 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17121 vga.ball_pos_h[0]
.sym 17122 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17123 vga.ball_motion_l
.sym 17126 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 17127 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17128 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17129 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17134 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 17135 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 17136 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17137 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17142 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 17144 vga.ball_pos_h[8]
.sym 17146 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17149 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17150 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 17151 vga.ball_pos_h[9]
.sym 17152 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 17155 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17156 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17157 vga.ball_motion_l
.sym 17163 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17164 vga.ball_pos_h[0]
.sym 17167 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17168 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 17169 vga.ball_motion_l
.sym 17173 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 17174 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 17175 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17176 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 17179 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 17180 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17181 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17185 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17186 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 17187 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17189 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 17190 clk_25_125_$glb_clk
.sym 17191 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 17192 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 17193 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 17196 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17207 $PACKER_VCC_NET
.sym 17215 $PACKER_VCC_NET
.sym 17219 $PACKER_VCC_NET
.sym 17221 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 17238 $PACKER_VCC_NET
.sym 17240 $PACKER_VCC_NET
.sym 17246 $PACKER_VCC_NET
.sym 17248 $PACKER_VCC_NET
.sym 17250 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17252 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17253 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17261 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17262 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17263 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17264 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17265 $nextpnr_ICESTORM_LC_59$O
.sym 17267 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17271 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 17273 $PACKER_VCC_NET
.sym 17274 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17277 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17280 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17283 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17285 $PACKER_VCC_NET
.sym 17286 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17289 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17291 $PACKER_VCC_NET
.sym 17292 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17295 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17297 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17298 $PACKER_VCC_NET
.sym 17301 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17303 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17304 $PACKER_VCC_NET
.sym 17307 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17309 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17310 $PACKER_VCC_NET
.sym 17316 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17317 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17318 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17319 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17321 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17322 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17343 vga.hs_out
.sym 17344 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17346 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17348 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17350 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17351 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17356 vga.ball_pos_h[1]
.sym 17359 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17360 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17361 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17362 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 17363 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 17364 vga.count_h[4]
.sym 17366 $PACKER_VCC_NET
.sym 17367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 17368 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17369 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17370 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17371 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17372 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17375 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17376 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17385 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 17386 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17387 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17388 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17390 $PACKER_VCC_NET
.sym 17391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17395 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17396 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17397 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17398 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17407 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 17408 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17409 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17410 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 17413 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17414 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17415 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17416 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17420 vga.ball_pos_h[1]
.sym 17421 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17422 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 17425 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 17426 vga.count_h[4]
.sym 17427 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17438 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17439 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 17440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 17442 vga.count_v[1]
.sym 17452 $PACKER_VCC_NET
.sym 17454 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17455 $PACKER_VCC_NET
.sym 17456 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17457 $PACKER_VCC_NET
.sym 17460 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 17462 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17463 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17464 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17466 P1A9$SB_IO_OUT
.sym 17468 vga.blank_v
.sym 17470 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17471 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17472 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17479 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17488 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17497 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17500 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17501 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17502 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17503 $PACKER_VCC_NET
.sym 17511 $nextpnr_ICESTORM_LC_63$O
.sym 17513 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17517 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17519 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17523 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 17525 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17529 $nextpnr_ICESTORM_LC_64$I3
.sym 17531 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17535 $nextpnr_ICESTORM_LC_64$COUT
.sym 17537 $PACKER_VCC_NET
.sym 17539 $nextpnr_ICESTORM_LC_64$I3
.sym 17543 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17545 $nextpnr_ICESTORM_LC_64$COUT
.sym 17557 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17558 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17559 clk_25_125_$glb_clk
.sym 17560 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 17563 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17564 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17565 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17566 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17567 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17568 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17584 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 17586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17592 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17596 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17606 vga.count_v[1]
.sym 17621 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17622 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17623 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17624 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17626 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17628 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17631 $PACKER_VCC_NET
.sym 17633 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17634 $nextpnr_ICESTORM_LC_17$O
.sym 17637 vga.count_v[1]
.sym 17640 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17646 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17648 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17649 $PACKER_VCC_NET
.sym 17652 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17658 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17660 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17664 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 17666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17670 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17676 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17679 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17684 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17686 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17688 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17689 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17697 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17698 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 17699 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17701 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17702 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 17704 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 17706 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 17707 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17708 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 17710 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17712 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 17715 $PACKER_VCC_NET
.sym 17716 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 17717 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 17720 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17727 vga.vs_out_SB_DFFESR_Q_E
.sym 17729 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 17730 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17731 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17732 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17733 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17734 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17735 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17736 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17738 vga.blank_h
.sym 17739 P2_9_SB_LUT4_I3_1_O[3]
.sym 17740 vga.blank_v
.sym 17749 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17754 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17756 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17758 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 17759 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17760 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17761 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17764 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17765 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17766 P2_9_SB_LUT4_I3_1_O[3]
.sym 17770 vga.blank_h
.sym 17772 vga.blank_v
.sym 17776 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17777 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17779 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17783 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17784 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17785 P2_9_SB_LUT4_I3_1_O[3]
.sym 17804 vga.vs_out_SB_DFFESR_Q_E
.sym 17805 clk_25_125_$glb_clk
.sym 17806 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 17813 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 17819 vga.vs_out
.sym 17823 vga.vs_out_SB_DFFESR_Q_E
.sym 17825 P1A9$SB_IO_OUT
.sym 17826 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17827 P2_9_SB_LUT4_I3_1_O[3]
.sym 17830 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17833 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 17839 vga.hs_out
.sym 17850 $PACKER_VCC_NET
.sym 17852 vga.count_h[6]
.sym 17853 vga.count_h[7]
.sym 17855 vga.count_h[4]
.sym 17858 vga.count_h[3]
.sym 17861 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17862 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17863 vga.count_h[2]
.sym 17870 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17880 $nextpnr_ICESTORM_LC_12$O
.sym 17883 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17886 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 17888 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17892 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 17895 vga.count_h[2]
.sym 17898 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[3]
.sym 17900 $PACKER_VCC_NET
.sym 17901 vga.count_h[3]
.sym 17904 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[4]
.sym 17906 vga.count_h[4]
.sym 17910 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[5]
.sym 17913 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17916 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[6]
.sym 17919 vga.count_h[6]
.sym 17922 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[7]
.sym 17924 $PACKER_VCC_NET
.sym 17925 vga.count_h[7]
.sym 17936 vga.count_h_ball_SB_DFFSR_Q_R[2]
.sym 17937 vga.count_h_paddle_l
.sym 17940 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 17943 vga.count_h_ball
.sym 17946 $PACKER_VCC_NET
.sym 17948 vga.count_h[6]
.sym 17949 vga.count_h[7]
.sym 17964 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17966 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[7]
.sym 17974 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17978 vga.count_h[7]
.sym 17979 vga.count_h[6]
.sym 17982 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17983 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 17984 vga.count_h[2]
.sym 17985 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17986 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17987 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 17989 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 17990 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 17991 vga.count_h[3]
.sym 17992 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17993 vga.count_h_ball_SB_DFFSR_Q_R[2]
.sym 17994 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17995 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17998 vga.count_h[4]
.sym 17999 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18000 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 18001 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 18002 $PACKER_VCC_NET
.sym 18003 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[8]
.sym 18005 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18006 $PACKER_VCC_NET
.sym 18009 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 18012 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18016 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 18017 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 18018 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 18019 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 18022 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18023 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18024 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 18025 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18029 vga.count_h[7]
.sym 18031 vga.count_h[6]
.sym 18034 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18036 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18037 vga.count_h[4]
.sym 18040 vga.count_h_ball_SB_DFFSR_Q_R[2]
.sym 18041 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 18042 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 18043 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 18046 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18047 vga.count_h[2]
.sym 18049 vga.count_h[3]
.sym 18070 vga.count_h_paddle_l
.sym 18073 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 18074 $PACKER_VCC_NET
.sym 18075 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18078 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18079 vga.count_h[2]
.sym 18080 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18081 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18082 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18083 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 18085 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18086 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18087 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18094 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18095 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 18096 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18101 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 18105 vga.count_h[2]
.sym 18107 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18112 $PACKER_VCC_NET
.sym 18114 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18120 $PACKER_VCC_NET
.sym 18123 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 18124 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18126 $nextpnr_ICESTORM_LC_86$O
.sym 18129 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 18132 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 18135 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 18136 vga.count_h[2]
.sym 18138 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 18140 $PACKER_VCC_NET
.sym 18141 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18144 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 18146 $PACKER_VCC_NET
.sym 18147 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 18150 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 18153 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18156 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[5]
.sym 18158 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18159 $PACKER_VCC_NET
.sym 18162 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[6]
.sym 18165 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18168 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 18170 $PACKER_VCC_NET
.sym 18171 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18177 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 18178 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 18179 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 18180 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 18181 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 18182 vga.count_h_paddle_r
.sym 18183 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 18190 $PACKER_VCC_NET
.sym 18192 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 18193 $PACKER_VCC_NET
.sym 18200 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18201 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18202 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18203 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18204 vga.count_v_score_update_3
.sym 18206 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18207 $PACKER_VCC_NET
.sym 18208 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18210 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18212 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 18219 vga.count_h[3]
.sym 18220 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18223 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 18224 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18227 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[2]
.sym 18228 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18229 vga.count_h[4]
.sym 18230 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18231 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18232 vga.count_h[7]
.sym 18233 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18235 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 18236 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 18239 vga.count_h[2]
.sym 18241 vga.count_h[3]
.sym 18242 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18243 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 18244 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 18247 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 18249 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[3]
.sym 18252 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18256 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 18257 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18258 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[2]
.sym 18259 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[3]
.sym 18262 vga.count_h[2]
.sym 18263 vga.count_h[3]
.sym 18264 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18265 vga.count_h[4]
.sym 18268 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 18269 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 18270 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 18271 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 18274 vga.count_h[3]
.sym 18275 vga.count_h[4]
.sym 18276 vga.count_h[7]
.sym 18277 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18280 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18282 vga.count_h[4]
.sym 18283 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 18287 vga.count_h[4]
.sym 18288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18289 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18292 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18293 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 18299 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18300 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18301 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 18302 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18303 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18304 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 18305 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18306 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 18307 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18312 vga.count_h_paddle_r
.sym 18313 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 18323 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18324 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 18325 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18326 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 18327 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18329 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18333 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 18334 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18342 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 18345 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18346 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18347 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18349 $PACKER_VCC_NET
.sym 18350 vga.count_h[7]
.sym 18352 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18353 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 18355 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18356 vga.count_h[4]
.sym 18357 $PACKER_VCC_NET
.sym 18358 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18359 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 18360 vga.count_h[6]
.sym 18369 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18370 vga.count_h[3]
.sym 18372 $nextpnr_ICESTORM_LC_72$O
.sym 18375 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 18378 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18380 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 18381 $PACKER_VCC_NET
.sym 18384 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18386 $PACKER_VCC_NET
.sym 18387 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18388 vga.count_h[3]
.sym 18390 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18393 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 18394 vga.count_h[4]
.sym 18396 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18398 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18399 $PACKER_VCC_NET
.sym 18400 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18402 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18404 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18405 $PACKER_VCC_NET
.sym 18406 vga.count_h[6]
.sym 18408 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18411 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18412 vga.count_h[7]
.sym 18414 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18416 $PACKER_VCC_NET
.sym 18417 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18418 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18422 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 18424 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 18426 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 18427 vga.count_h_score_r_0
.sym 18428 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 18429 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18436 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18438 vga.count_h[7]
.sym 18440 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18441 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18444 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18446 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18448 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 18454 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18456 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 18458 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18463 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18464 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18466 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18470 vga.count_h[2]
.sym 18471 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18472 vga.count_h[3]
.sym 18474 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18475 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 18476 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 18478 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 18479 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18481 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18482 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 18484 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 18487 vga.count_h[4]
.sym 18489 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18490 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18491 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18492 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18495 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18498 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18499 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18502 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18504 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18505 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18508 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18509 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 18510 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18511 vga.count_h[4]
.sym 18514 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 18516 vga.count_h[2]
.sym 18517 vga.count_h[3]
.sym 18520 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18521 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18522 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18523 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18527 vga.count_h[3]
.sym 18528 vga.count_h[2]
.sym 18532 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 18533 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 18534 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 18535 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 18539 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18540 vga.count_h[4]
.sym 18543 clk_25_125_$glb_clk
.sym 18544 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18545 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 18546 vga.score_r_pixels[0]
.sym 18547 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 18548 vga.score_r_pixels[1]
.sym 18549 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 18550 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 18551 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 18552 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 18557 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 18558 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 18566 $PACKER_VCC_NET
.sym 18569 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 18572 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 18586 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18590 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18594 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 18595 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18596 $PACKER_VCC_NET
.sym 18597 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18599 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18600 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 18601 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18618 $nextpnr_ICESTORM_LC_75$O
.sym 18620 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 18624 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 18626 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 18630 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18632 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 18636 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 18638 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18639 $PACKER_VCC_NET
.sym 18642 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 18644 $PACKER_VCC_NET
.sym 18645 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18648 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 18650 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 18654 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 18656 $PACKER_VCC_NET
.sym 18657 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18660 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 18662 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 18673 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 18674 vga.count_h_score_r_1
.sym 18675 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18684 vga.count_v_score_update_1
.sym 18688 vga.score_r[0]
.sym 18691 vga.count_v_score_update_1
.sym 18699 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18704 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 18713 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18727 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18733 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18742 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18745 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 18773 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18774 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18808 P2_9_SB_LUT4_I3_1_O[3]
.sym 18926 P1A9$SB_IO_OUT
.sym 19042 vga.hs_out
.sym 19190 P1A9$SB_IO_OUT
.sym 20555 vga.ball_motion_l
.sym 20665 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 20680 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20686 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 20687 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 20688 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20803 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20804 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20807 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20818 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 20822 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 20824 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 20825 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 20827 vga.ball_motion_l
.sym 20828 vga.ball_pos_h[7]
.sym 20829 vga.ball_pos_h[5]
.sym 20830 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20831 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 20832 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 20833 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 20835 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 20836 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 20837 vga.ball_pos_h[1]
.sym 20838 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 20839 vga.ball_pos_h[4]
.sym 20840 vga.ball_pos_h[2]
.sym 20841 vga.ball_pos_h[3]
.sym 20842 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 20843 vga.ball_pos_h[9]
.sym 20845 vga.ball_pos_h[0]
.sym 20846 vga.ball_pos_h[6]
.sym 20847 vga.ball_pos_h[8]
.sym 20848 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 20849 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20851 vga.ball_pos_h[9]
.sym 20852 vga.ball_pos_h[1]
.sym 20853 vga.ball_pos_h[0]
.sym 20854 vga.ball_pos_h[3]
.sym 20857 vga.ball_pos_h[4]
.sym 20858 vga.ball_pos_h[2]
.sym 20859 vga.ball_pos_h[6]
.sym 20860 vga.ball_pos_h[5]
.sym 20863 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 20864 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 20865 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 20866 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 20869 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 20870 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 20871 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 20876 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 20877 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 20878 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 20881 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 20882 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 20884 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 20887 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20888 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20889 vga.ball_motion_l
.sym 20893 vga.ball_pos_h[7]
.sym 20894 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 20895 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 20896 vga.ball_pos_h[8]
.sym 20897 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 20898 clk_25_125_$glb_clk
.sym 20899 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 20901 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 20902 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 20903 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 20904 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 20906 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 20916 $PACKER_VCC_NET
.sym 20929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20944 vga.ball_pos_h[5]
.sym 20945 $PACKER_VCC_NET
.sym 20947 vga.ball_pos_h[2]
.sym 20948 vga.ball_pos_h[3]
.sym 20951 vga.ball_pos_h[7]
.sym 20952 vga.ball_pos_h[0]
.sym 20953 vga.ball_pos_h[6]
.sym 20954 vga.ball_pos_h[4]
.sym 20955 $PACKER_VCC_NET
.sym 20956 vga.ball_pos_h[1]
.sym 20964 $PACKER_VCC_NET
.sym 20972 $PACKER_VCC_NET
.sym 20973 $nextpnr_ICESTORM_LC_27$O
.sym 20976 vga.ball_pos_h[0]
.sym 20979 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20981 vga.ball_pos_h[1]
.sym 20982 $PACKER_VCC_NET
.sym 20985 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20987 $PACKER_VCC_NET
.sym 20988 vga.ball_pos_h[2]
.sym 20989 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20991 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20993 $PACKER_VCC_NET
.sym 20994 vga.ball_pos_h[3]
.sym 20995 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20997 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20999 $PACKER_VCC_NET
.sym 21000 vga.ball_pos_h[4]
.sym 21001 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 21003 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21005 $PACKER_VCC_NET
.sym 21006 vga.ball_pos_h[5]
.sym 21007 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 21009 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21011 vga.ball_pos_h[6]
.sym 21012 $PACKER_VCC_NET
.sym 21013 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21015 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 21017 $PACKER_VCC_NET
.sym 21018 vga.ball_pos_h[7]
.sym 21019 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21034 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 21043 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21046 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21051 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21055 vga.count_v[1]
.sym 21058 vga.ball_motion_l
.sym 21059 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 21065 vga.ball_motion_l
.sym 21079 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21081 vga.ball_pos_h[9]
.sym 21082 $PACKER_VCC_NET
.sym 21084 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21085 vga.ball_pos_h[8]
.sym 21096 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 21098 vga.ball_pos_h[8]
.sym 21099 $PACKER_VCC_NET
.sym 21100 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 21103 vga.ball_pos_h[9]
.sym 21104 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21105 vga.ball_motion_l
.sym 21106 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 21121 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21158 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21162 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21163 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21165 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21168 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21171 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21174 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21176 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21178 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21179 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21180 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21188 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21189 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21190 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21191 vga.count_v[1]
.sym 21193 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21194 $PACKER_VCC_NET
.sym 21195 $PACKER_VCC_NET
.sym 21199 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21200 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21202 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21205 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21207 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21208 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21209 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21210 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21211 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21215 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21219 $nextpnr_ICESTORM_LC_25$O
.sym 21221 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21225 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21228 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21229 vga.count_v[1]
.sym 21231 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21233 $PACKER_VCC_NET
.sym 21234 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21235 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21237 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21240 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21241 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21243 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 21245 $PACKER_VCC_NET
.sym 21246 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21247 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21249 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 21251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21253 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21255 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 21258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21259 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21261 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 21264 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21265 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21270 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21271 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 21276 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 21281 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21287 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21293 vga.count_v[1]
.sym 21294 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21296 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21300 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 21301 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21302 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21304 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21305 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 21312 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21315 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21326 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21330 vga.count_v[1]
.sym 21334 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21342 $nextpnr_ICESTORM_LC_26$I3
.sym 21345 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21346 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21352 $nextpnr_ICESTORM_LC_26$I3
.sym 21356 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21358 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21368 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21369 vga.count_v[1]
.sym 21370 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21389 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21390 clk_25_125_$glb_clk
.sym 21391 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 21392 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21414 vga.count_v[1]
.sym 21416 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21417 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21418 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21420 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21421 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21422 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21425 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21426 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 21435 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21437 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21445 vga.count_v[1]
.sym 21446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21452 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21454 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21455 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21456 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21459 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21460 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21462 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21465 $nextpnr_ICESTORM_LC_78$O
.sym 21468 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21471 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 21474 vga.count_v[1]
.sym 21477 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21478 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21479 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21481 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 21483 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21484 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21486 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21487 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21489 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21490 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21492 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21493 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21495 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21496 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21497 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21499 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21501 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21502 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21504 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21505 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21507 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21508 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21511 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21512 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21513 clk_25_125_$glb_clk
.sym 21514 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 21516 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 21517 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 21518 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 21519 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 21520 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 21521 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21522 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21529 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21535 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21537 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21540 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21542 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21543 vga.count_v[1]
.sym 21544 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21546 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21548 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 21551 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21557 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 21558 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21559 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21563 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21565 vga.count_v[1]
.sym 21567 P2_9_SB_LUT4_I3_1_O[3]
.sym 21568 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21569 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21577 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21589 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21592 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21602 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 21603 P2_9_SB_LUT4_I3_1_O[3]
.sym 21604 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21613 P2_9_SB_LUT4_I3_1_O[3]
.sym 21616 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21619 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21620 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21621 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21622 vga.count_v[1]
.sym 21635 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21636 clk_25_125_$glb_clk
.sym 21637 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 21650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21653 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 21654 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21656 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21661 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 21667 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 21671 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21679 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 21681 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 21682 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21687 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21691 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 21692 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 21694 $PACKER_VCC_NET
.sym 21711 $nextpnr_ICESTORM_LC_90$O
.sym 21714 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 21717 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 21719 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 21723 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]
.sym 21725 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21726 $PACKER_VCC_NET
.sym 21729 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[3]
.sym 21731 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 21735 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[4]
.sym 21737 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21738 $PACKER_VCC_NET
.sym 21741 $nextpnr_ICESTORM_LC_91$I3
.sym 21744 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 21751 $nextpnr_ICESTORM_LC_91$I3
.sym 21761 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21763 vga.count_v_score_update_0
.sym 21764 vga.count_v_score_update_2
.sym 21765 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21766 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21767 vga.count_v_score_update_4
.sym 21773 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 21775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21776 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21777 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 21780 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 21781 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21783 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21787 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21788 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 21789 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21790 vga.count_v[1]
.sym 21794 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21795 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21802 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 21804 $PACKER_VCC_NET
.sym 21805 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 21808 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 21809 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21811 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 21820 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 21822 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 21831 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 21832 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21834 $nextpnr_ICESTORM_LC_19$O
.sym 21837 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 21840 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 21842 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 21846 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21848 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21852 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 21854 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 21858 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 21860 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21864 $nextpnr_ICESTORM_LC_20$I3
.sym 21866 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 21870 $nextpnr_ICESTORM_LC_20$COUT
.sym 21873 $PACKER_VCC_NET
.sym 21874 $nextpnr_ICESTORM_LC_20$I3
.sym 21877 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 21878 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 21880 $nextpnr_ICESTORM_LC_20$COUT
.sym 21882 clk_25_125_$glb_clk
.sym 21883 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 21896 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 21897 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 21899 vga.count_v_score_update_3
.sym 21901 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21904 $PACKER_VCC_NET
.sym 21905 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21908 vga.count_v_score_update_0
.sym 21910 vga.count_v_score_update_2
.sym 21916 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 21917 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 21926 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 21932 $PACKER_VCC_NET
.sym 21938 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 21940 $PACKER_VCC_NET
.sym 21944 $PACKER_VCC_NET
.sym 21946 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 21948 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21950 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 21952 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21954 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 21956 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 21957 $nextpnr_ICESTORM_LC_18$O
.sym 21960 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 21963 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[1]
.sym 21965 $PACKER_VCC_NET
.sym 21966 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 21969 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[2]
.sym 21971 $PACKER_VCC_NET
.sym 21972 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 21975 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[3]
.sym 21977 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 21978 $PACKER_VCC_NET
.sym 21981 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[4]
.sym 21984 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 21987 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[5]
.sym 21989 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21993 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[6]
.sym 21995 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 21999 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[7]
.sym 22001 $PACKER_VCC_NET
.sym 22002 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22008 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 22009 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 22010 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 22012 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 22014 vga.count_h_score_l_0
.sym 22019 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22020 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22021 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 22022 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 22024 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22027 vga.hs_out
.sym 22032 vga.count_v_score_update_2
.sym 22033 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22034 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 22040 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 22042 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22043 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[7]
.sym 22048 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 22049 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 22053 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22055 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 22058 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 22061 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 22064 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 22066 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 22067 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22071 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22073 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 22075 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 22076 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22077 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22079 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 22080 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22083 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 22087 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 22088 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 22089 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 22090 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22093 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22095 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 22096 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22100 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22102 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 22106 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22107 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 22112 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22118 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22123 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 22124 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 22125 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22126 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 22128 clk_25_125_$glb_clk
.sym 22129 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 22142 vga.count_v_score_update_3
.sym 22146 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 22149 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 22152 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 22155 vga.score_r[2]
.sym 22156 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 22159 vga.score_r[0]
.sym 22160 vga.score_r[2]
.sym 22162 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 22163 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22164 vga.score_r[0]
.sym 22171 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 22172 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 22173 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 22174 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22175 vga.score_r[0]
.sym 22176 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22178 vga.score_r[2]
.sym 22179 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22180 vga.count_v_score_update_0
.sym 22181 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22182 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22183 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 22184 vga.count_v_score_update_1
.sym 22186 vga.score_r[2]
.sym 22187 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 22188 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22191 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22192 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 22193 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22195 vga.count_h[6]
.sym 22196 vga.count_h[2]
.sym 22198 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22199 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22200 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 22201 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22202 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22204 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22205 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 22206 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 22207 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 22212 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 22213 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22216 vga.count_v_score_update_1
.sym 22217 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22218 vga.count_v_score_update_0
.sym 22219 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22222 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22223 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22225 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22228 vga.count_h[2]
.sym 22229 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22230 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22231 vga.count_h[6]
.sym 22234 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22235 vga.count_v_score_update_0
.sym 22236 vga.score_r[2]
.sym 22237 vga.score_r[0]
.sym 22240 vga.score_r[2]
.sym 22241 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 22242 vga.score_r[0]
.sym 22243 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22246 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22247 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 22248 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22249 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 22250 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 22251 clk_25_125_$glb_clk
.sym 22254 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 22255 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 22256 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 22257 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 22258 vga.count_h_score_l_1
.sym 22260 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 22272 vga.count_v_score_update_1
.sym 22278 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 22282 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 22288 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 22296 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 22297 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 22298 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22299 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 22301 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 22302 vga.count_v_score_update_2
.sym 22303 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 22307 vga.count_v_score_update_3
.sym 22309 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 22315 vga.score_r[2]
.sym 22317 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 22318 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 22319 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 22321 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22323 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22324 vga.score_r[0]
.sym 22325 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 22328 vga.score_r[0]
.sym 22329 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22330 vga.score_r[2]
.sym 22339 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 22340 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 22341 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22352 vga.count_v_score_update_2
.sym 22353 vga.count_v_score_update_3
.sym 22354 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 22360 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 22365 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 22366 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 22369 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 22370 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 22371 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 22372 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 22374 clk_25_125_$glb_clk
.sym 22375 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22376 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22377 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 22378 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 22379 vga.score_l_pixels[2]
.sym 22380 vga.score_l_pixels[1]
.sym 22381 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 22382 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 22383 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 22388 $PACKER_VCC_NET
.sym 22397 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 22400 vga.count_v_score_update_0
.sym 22402 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 22405 vga.count_v_score_update_0
.sym 22407 vga.count_v_score_update_2
.sym 22408 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 22417 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 22418 vga.count_v_score_update_0
.sym 22419 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 22421 vga.count_v_score_update_1
.sym 22422 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22423 vga.count_v_score_update_2
.sym 22424 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 22425 vga.score_r[2]
.sym 22426 vga.score_r_pixels[0]
.sym 22429 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 22430 vga.count_h_score_r_0
.sym 22431 vga.count_h_score_r_1
.sym 22433 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22434 vga.count_h_score_r_2
.sym 22435 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 22436 vga.score_r[0]
.sym 22438 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 22442 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 22444 vga.score_r_pixels[1]
.sym 22445 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 22446 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 22447 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 22450 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 22451 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 22452 vga.count_h_score_r_0
.sym 22453 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 22456 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 22457 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 22458 vga.count_v_score_update_0
.sym 22459 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 22462 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 22463 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 22464 vga.count_v_score_update_1
.sym 22465 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 22468 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22469 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 22470 vga.count_v_score_update_0
.sym 22474 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22475 vga.score_r[2]
.sym 22476 vga.count_v_score_update_1
.sym 22477 vga.score_r[0]
.sym 22480 vga.score_r[2]
.sym 22482 vga.score_r[0]
.sym 22483 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22486 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22487 vga.score_r[2]
.sym 22488 vga.count_v_score_update_2
.sym 22489 vga.score_r[0]
.sym 22492 vga.count_h_score_r_2
.sym 22493 vga.score_r_pixels[0]
.sym 22494 vga.count_h_score_r_1
.sym 22495 vga.score_r_pixels[1]
.sym 22496 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 22497 clk_25_125_$glb_clk
.sym 22499 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 22500 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 22501 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22502 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 22504 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 22505 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22506 vga.count_h_score_l_2
.sym 22508 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 22512 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 22516 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 22521 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 22527 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 22545 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 22551 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 22552 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 22558 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 22569 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 22604 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 22605 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 22606 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 22610 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 22615 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 22616 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 22617 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 22618 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 22620 clk_25_125_$glb_clk
.sym 22621 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 22631 P2_9_SB_LUT4_I3_1_O[3]
.sym 22635 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 22649 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 22697 P1A9$SB_IO_OUT
.sym 22721 P1A9$SB_IO_OUT
.sym 22868 P1A8$SB_IO_OUT
.sym 22873 P1B4$SB_IO_OUT
.sym 24620 vga.ball_motion_l
.sym 24637 vga.ball_pos_v[1]
.sym 24639 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 24654 $PACKER_VCC_NET
.sym 24655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24656 $PACKER_VCC_NET
.sym 24658 vga.count_v[1]
.sym 24659 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24661 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24662 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24663 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24667 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24668 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24681 $nextpnr_ICESTORM_LC_7$O
.sym 24683 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24687 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 24689 vga.count_v[1]
.sym 24690 $PACKER_VCC_NET
.sym 24693 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 24695 $PACKER_VCC_NET
.sym 24696 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24699 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 24702 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24705 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 24707 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24711 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 24713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24717 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 24719 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24723 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 24725 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24750 vga.ball_pos_v[4]
.sym 24754 vga.count_v[1]
.sym 24767 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 24782 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24784 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24785 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 24786 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 24792 vga.count_v[1]
.sym 24795 vga.ball_motion_l
.sym 24797 vga.ball_pos_v[1]
.sym 24800 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24803 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24804 $nextpnr_ICESTORM_LC_8$I3
.sym 24806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24814 $nextpnr_ICESTORM_LC_8$I3
.sym 24817 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24818 vga.ball_motion_l
.sym 24823 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24824 vga.ball_pos_v[1]
.sym 24825 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24826 vga.count_v[1]
.sym 24829 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24830 vga.ball_motion_l
.sym 24832 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 24841 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24842 vga.ball_motion_l
.sym 24843 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 24866 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24867 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24868 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24869 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24872 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24874 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 24875 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24879 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 24989 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 24991 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24993 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24997 vga.count_v[1]
.sym 24998 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25022 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25024 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25025 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25027 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25028 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25029 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25031 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 25044 $PACKER_VCC_NET
.sym 25047 $PACKER_VCC_NET
.sym 25050 $nextpnr_ICESTORM_LC_32$O
.sym 25053 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 25056 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 25058 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25059 $PACKER_VCC_NET
.sym 25062 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25065 $PACKER_VCC_NET
.sym 25068 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 25070 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25074 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 25077 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25080 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 25082 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25086 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 25088 $PACKER_VCC_NET
.sym 25089 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25092 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 25095 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25113 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25117 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25118 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25119 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25121 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25122 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25130 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25131 vga.ball_pos_v[1]
.sym 25132 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 25134 vga.ball_pos_v[0]
.sym 25136 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 25141 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25142 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 25143 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 25151 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25153 vga.count_v[1]
.sym 25159 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25166 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25168 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25171 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25172 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25173 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 25176 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25180 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25181 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 25182 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 25183 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 25186 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25187 vga.count_v[1]
.sym 25188 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25189 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25217 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25219 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25237 vga.ball_motion_l
.sym 25239 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25242 vga.count_v[1]
.sym 25247 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 25250 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 25251 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25257 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 25266 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 25267 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25268 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25269 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25274 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25278 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25279 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25280 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 25282 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25283 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 25284 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 25286 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 25288 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25290 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 25291 vga.ball_pos_v[1]
.sym 25292 vga.count_v[1]
.sym 25294 vga.ball_pos_v[0]
.sym 25296 vga.count_h_ball_SB_LUT4_I1_I0[1]
.sym 25298 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25299 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25300 vga.ball_pos_v[0]
.sym 25302 vga.count_h_ball_SB_LUT4_I1_I0[2]
.sym 25304 vga.ball_pos_v[1]
.sym 25305 vga.count_v[1]
.sym 25308 vga.count_h_ball_SB_LUT4_I1_I0[3]
.sym 25310 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25311 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 25314 vga.count_h_ball_SB_LUT4_I1_I0[4]
.sym 25316 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 25317 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25320 vga.count_h_ball_SB_LUT4_I1_I0[5]
.sym 25322 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 25323 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25326 vga.count_h_ball_SB_LUT4_I1_I0[6]
.sym 25328 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 25329 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25332 vga.count_h_ball_SB_LUT4_I1_I0[7]
.sym 25334 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25335 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 25338 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 25340 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25341 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 25362 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25364 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25380 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 25382 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 25387 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25388 vga.count_v[1]
.sym 25389 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25397 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25400 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25401 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 25402 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25403 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 25404 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 25407 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25409 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25410 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25415 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 25416 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25417 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25418 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25419 vga.count_h_ball_SB_LUT4_I1_I0[9]
.sym 25421 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 25422 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25425 $nextpnr_ICESTORM_LC_60$I3
.sym 25428 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 25429 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 25435 $nextpnr_ICESTORM_LC_60$I3
.sym 25438 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25439 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25441 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25444 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25445 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25447 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25452 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25453 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25456 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25457 vga.count_v[1]
.sym 25458 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25459 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 25463 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25465 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25466 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25467 clk_25_125_$glb_clk
.sym 25480 vga.count_v_score_update_0
.sym 25481 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25482 vga.count_v[1]
.sym 25485 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25492 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25496 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25500 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 25504 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25510 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 25515 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 25516 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25519 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 25523 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25525 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 25530 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25536 $PACKER_VCC_NET
.sym 25540 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 25542 $nextpnr_ICESTORM_LC_24$O
.sym 25545 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25548 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25550 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 25554 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 25556 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 25560 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 25562 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 25566 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 25568 $PACKER_VCC_NET
.sym 25569 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25572 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 25574 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 25578 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 25580 $PACKER_VCC_NET
.sym 25581 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25584 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25587 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 25602 vga.count_v_score_update_2
.sym 25604 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25611 vga.ball_pos_v[5]
.sym 25612 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 25628 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25633 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25635 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25637 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25638 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25645 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25646 vga.count_v[1]
.sym 25647 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25651 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 25654 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25656 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25660 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25662 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25664 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25666 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 25667 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25669 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25678 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25679 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25680 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25681 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25685 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25687 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25690 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25693 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25696 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25697 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25699 vga.count_v[1]
.sym 25702 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25703 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25704 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25705 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25712 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25713 clk_25_125_$glb_clk
.sym 25727 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25735 vga.count_v_score_update_2
.sym 25737 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 25739 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 25740 vga.count_v_score_update_0
.sym 25741 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 25742 vga.count_v_score_update_2
.sym 25747 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25748 vga.count_v_score_update_4
.sym 25749 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 25760 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 25763 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 25767 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 25769 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25770 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25774 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25775 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 25782 $PACKER_VCC_NET
.sym 25783 $PACKER_VCC_NET
.sym 25785 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 25788 $nextpnr_ICESTORM_LC_28$O
.sym 25791 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 25794 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25796 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25797 $PACKER_VCC_NET
.sym 25800 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25802 $PACKER_VCC_NET
.sym 25803 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 25806 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25808 $PACKER_VCC_NET
.sym 25809 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 25812 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 25814 $PACKER_VCC_NET
.sym 25815 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 25818 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 25821 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25824 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 25826 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 25830 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 25832 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25833 $PACKER_VCC_NET
.sym 25856 P1B4$SB_IO_OUT
.sym 25864 vga.count_v_score_update_3
.sym 25868 vga.count_h_score_l_0
.sym 25870 vga.count_v_score_update_1
.sym 25872 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 25874 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 25881 vga.count_v_score_update_1
.sym 25882 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 25883 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 25891 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 25892 vga.count_v_score_update_3
.sym 25894 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 25900 vga.count_v_score_update_0
.sym 25902 vga.count_v_score_update_2
.sym 25903 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25908 vga.count_v_score_update_4
.sym 25911 $nextpnr_ICESTORM_LC_29$I3
.sym 25914 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 25921 $nextpnr_ICESTORM_LC_29$I3
.sym 25924 vga.count_v_score_update_3
.sym 25926 vga.count_v_score_update_4
.sym 25927 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 25930 vga.count_v_score_update_0
.sym 25932 vga.count_v_score_update_2
.sym 25933 vga.count_v_score_update_1
.sym 25942 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 25944 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25954 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25959 clk_25_125_$glb_clk
.sym 25960 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 25975 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 25976 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25979 vga.count_v[1]
.sym 25980 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25992 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 25996 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 26012 $PACKER_VCC_NET
.sym 26020 $PACKER_VCC_NET
.sym 26021 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 26022 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 26024 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 26026 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26028 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26030 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 26031 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 26032 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26034 $nextpnr_ICESTORM_LC_6$O
.sym 26037 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 26040 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 26043 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 26046 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 26048 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 26052 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 26054 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 26055 $PACKER_VCC_NET
.sym 26058 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 26060 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26061 $PACKER_VCC_NET
.sym 26064 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 26067 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26070 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 26073 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 26076 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 26078 $PACKER_VCC_NET
.sym 26079 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26098 $PACKER_VCC_NET
.sym 26107 P2_9_SB_LUT4_I3_1_O[3]
.sym 26113 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 26115 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 26120 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 26127 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 26128 vga.score_l_pixels[2]
.sym 26129 vga.score_l_pixels[1]
.sym 26130 vga.count_h_score_l_1
.sym 26135 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 26136 vga.count_v_score_update_3
.sym 26137 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 26139 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26140 vga.count_h_score_l_0
.sym 26142 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 26145 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 26147 vga.count_v_score_update_2
.sym 26151 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 26152 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 26154 vga.count_h_score_l_1
.sym 26155 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26156 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 26157 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 26160 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 26164 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26166 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26167 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 26170 vga.score_l_pixels[1]
.sym 26171 vga.count_h_score_l_1
.sym 26172 vga.count_h_score_l_0
.sym 26173 vga.score_l_pixels[2]
.sym 26177 vga.count_v_score_update_2
.sym 26179 vga.count_v_score_update_3
.sym 26182 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 26183 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 26184 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 26185 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 26190 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 26200 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 26201 vga.count_h_score_l_1
.sym 26202 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 26203 vga.count_h_score_l_0
.sym 26205 clk_25_125_$glb_clk
.sym 26206 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 26225 P1B8$SB_IO_OUT
.sym 26227 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26229 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 26234 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 26248 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 26249 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26250 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 26251 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 26252 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26254 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 26255 vga.count_h_score_l_2
.sym 26256 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 26257 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 26258 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 26259 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 26260 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26261 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 26262 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26263 vga.score_r[2]
.sym 26264 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 26265 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 26267 vga.count_v_score_update_0
.sym 26268 vga.count_v_score_update_0
.sym 26270 vga.score_r[0]
.sym 26273 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 26274 vga.count_v_score_update_1
.sym 26275 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 26278 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26279 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 26281 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 26282 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26283 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 26284 vga.count_v_score_update_0
.sym 26287 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 26288 vga.score_r[2]
.sym 26290 vga.score_r[0]
.sym 26293 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 26294 vga.count_h_score_l_2
.sym 26295 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 26296 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 26299 vga.count_v_score_update_1
.sym 26300 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 26301 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26302 vga.count_v_score_update_0
.sym 26305 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26306 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26307 vga.count_v_score_update_0
.sym 26308 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26311 vga.count_v_score_update_1
.sym 26312 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 26313 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 26314 vga.score_r[2]
.sym 26317 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 26318 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 26319 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 26320 vga.count_v_score_update_1
.sym 26324 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 26325 vga.count_v_score_update_0
.sym 26326 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 26327 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 26328 clk_25_125_$glb_clk
.sym 26345 vga.score_r[0]
.sym 26347 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 26350 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 26351 vga.score_r[2]
.sym 26352 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 26353 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 26371 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 26374 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 26376 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 26380 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26381 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 26385 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 26389 vga.count_v_score_update_2
.sym 26394 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 26397 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 26398 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 26399 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26400 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 26404 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26405 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26411 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 26412 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 26417 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 26419 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 26422 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 26423 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 26424 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26425 vga.count_v_score_update_2
.sym 26434 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 26435 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 26436 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26437 vga.count_v_score_update_2
.sym 26441 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 26442 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 26443 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 26446 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 26451 clk_25_125_$glb_clk
.sym 26452 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 26461 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 26481 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 26528 P1A3$SB_IO_OUT
.sym 26531 P1A10$SB_IO_OUT
.sym 26540 P1A10$SB_IO_OUT
.sym 26546 P1A3$SB_IO_OUT
.sym 26554 P1A3$SB_IO_OUT
.sym 26556 P1A10$SB_IO_OUT
.sym 26558 P1A4$SB_IO_OUT
.sym 26559 P1A8$SB_IO_OUT
.sym 26672 P2_10$SB_IO_IN
.sym 26713 vga.vs_out
.sym 27138 vga.vs_out
.sym 28095 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 28096 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 28097 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 28098 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 28099 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 28100 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 28151 vga.ball_pos_v[2]
.sym 28154 vga.ball_pos_v[0]
.sym 28195 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 28196 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 28197 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 28199 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 28200 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 28201 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28202 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 28242 vga.ball_pos_v[8]
.sym 28254 vga.ball_pos_v[6]
.sym 28257 $PACKER_VCC_NET
.sym 28259 $PACKER_VCC_NET
.sym 28352 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 28353 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28356 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 28357 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 28444 vga.ball_pos_v[1]
.sym 28453 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 28455 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 28459 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28463 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28562 vga.ball_pos_v[0]
.sym 28563 vga.ball_pos_v[2]
.sym 28565 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28653 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 28655 vga.count_v[1]
.sym 28657 vga.count_h_ball
.sym 28705 vga.count_v_paddle_l
.sym 28710 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 28748 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 28752 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28759 $PACKER_VCC_NET
.sym 28767 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28768 vga.count_v_paddle_l
.sym 28808 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 28809 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 28810 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 28811 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 28812 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 28813 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 28814 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 28850 vga.ball_pos_v[1]
.sym 28852 vga.ball_pos_v[0]
.sym 28853 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28854 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 28857 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 28859 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 28861 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28862 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 28864 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 28865 vga.ball_pos_v[7]
.sym 28866 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 28869 vga.count_v_score_update_1
.sym 28870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28872 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 28909 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 28910 vga.red_SB_DFFSR_Q_R
.sym 28911 vga.count_v_score_update_1
.sym 28912 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28913 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28914 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 28915 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28916 vga.count_v_score_update_3
.sym 28951 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 28952 vga.ball_pos_v[1]
.sym 28954 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 28956 vga.ball_pos_v[3]
.sym 28958 vga.ball_pos_v[2]
.sym 28962 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 28963 P2_9_SB_LUT4_I3_1_O[3]
.sym 28964 vga.vs_out
.sym 28965 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28966 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 28968 P1A9$SB_IO_OUT
.sym 28969 vga.count_h_paddle_r
.sym 28972 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 29011 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29014 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 29017 P1B4$SB_IO_OUT
.sym 29018 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29058 vga.count_v_score_update_3
.sym 29062 vga.count_v_paddle_r
.sym 29064 vga.count_v_score_update_1
.sym 29115 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 29116 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29117 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29118 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29120 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29156 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 29174 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 29176 vga.red_SB_DFFSR_Q_R
.sym 29259 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 29262 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29265 vga.paddle_l_pos_v[8]
.sym 29267 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 29268 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 29270 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 29272 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 29274 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 29275 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 29277 vga.count_v_score_update_1
.sym 29317 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 29322 P1B7$SB_IO_OUT
.sym 29323 P1B8$SB_IO_OUT
.sym 29363 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 29364 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 29365 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 29368 $PACKER_VCC_NET
.sym 29371 P2_9_SB_LUT4_I3_1_O[3]
.sym 29373 vga.vs_out
.sym 29419 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 29420 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 29421 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 29422 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 29423 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 29424 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29425 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 29426 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 29461 vga.ball_angle_SB_DFFESR_Q_E
.sym 29523 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 29524 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 29525 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 29526 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29527 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29565 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 29566 P2_7$SB_IO_IN
.sym 29568 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 29569 P2_7$SB_IO_IN
.sym 29574 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 29664 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 29666 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 29671 P2_7$SB_IO_IN
.sym 29697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29721 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29728 P1A8$SB_IO_OUT
.sym 29731 P1A4$SB_IO_OUT
.sym 29742 P1A4$SB_IO_OUT
.sym 29743 P1A8$SB_IO_OUT
.sym 29799 P2_10$SB_IO_IN
.sym 29812 P1B4$SB_IO_OUT
.sym 29815 vga.vs_out
.sym 29816 P1A9$SB_IO_OUT
.sym 29820 P1B4$SB_IO_OUT
.sym 29823 vga.hs_out
.sym 29835 P2_10$SB_IO_IN
.sym 29836 P1A9$SB_IO_OUT
.sym 29837 P1B4$SB_IO_OUT
.sym 29846 vga.hs_out
.sym 29847 P2_10$SB_IO_IN
.sym 29848 P1A9$SB_IO_OUT
.sym 29859 P2_10$SB_IO_IN
.sym 29860 P1B4$SB_IO_OUT
.sym 29861 vga.vs_out
.sym 29864 P1B4$SB_IO_OUT
.sym 29865 P1A9$SB_IO_OUT
.sym 29866 P2_10$SB_IO_IN
.sym 29910 P1A9$SB_IO_OUT
.sym 29918 P1B4$SB_IO_OUT
.sym 30194 P1B4$SB_IO_OUT
.sym 30690 P1B4$SB_IO_OUT
.sym 31034 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 31174 P1B4$SB_IO_OUT
.sym 31540 vga.ball_pos_v[7]
.sym 31641 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31642 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31643 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 31644 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 31645 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 31646 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 31657 $PACKER_VCC_NET
.sym 31661 $PACKER_VCC_NET
.sym 31664 vga.ball_pos_v[1]
.sym 31665 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31666 vga.ball_pos_v[3]
.sym 31667 vga.ball_pos_v[5]
.sym 31670 P1B4$SB_IO_OUT
.sym 31671 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31672 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31682 vga.ball_pos_v[3]
.sym 31686 vga.ball_pos_v[8]
.sym 31688 vga.ball_pos_v[1]
.sym 31693 vga.ball_pos_v[5]
.sym 31697 vga.ball_pos_v[6]
.sym 31700 vga.ball_pos_v[7]
.sym 31701 vga.ball_pos_v[4]
.sym 31702 $PACKER_VCC_NET
.sym 31708 $PACKER_VCC_NET
.sym 31709 vga.ball_pos_v[2]
.sym 31710 $PACKER_VCC_NET
.sym 31712 $nextpnr_ICESTORM_LC_33$O
.sym 31714 vga.ball_pos_v[1]
.sym 31718 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 31720 vga.ball_pos_v[2]
.sym 31721 $PACKER_VCC_NET
.sym 31724 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 31726 $PACKER_VCC_NET
.sym 31727 vga.ball_pos_v[3]
.sym 31728 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 31730 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 31732 $PACKER_VCC_NET
.sym 31733 vga.ball_pos_v[4]
.sym 31734 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 31736 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 31738 $PACKER_VCC_NET
.sym 31739 vga.ball_pos_v[5]
.sym 31740 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 31742 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 31744 $PACKER_VCC_NET
.sym 31745 vga.ball_pos_v[6]
.sym 31746 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 31748 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 31750 $PACKER_VCC_NET
.sym 31751 vga.ball_pos_v[7]
.sym 31752 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 31754 $nextpnr_ICESTORM_LC_34$I3
.sym 31756 vga.ball_pos_v[8]
.sym 31757 $PACKER_VCC_NET
.sym 31758 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 31762 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 31787 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31794 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 31797 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31798 $nextpnr_ICESTORM_LC_34$I3
.sym 31803 vga.ball_pos_v[2]
.sym 31804 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 31805 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 31806 vga.ball_pos_v[0]
.sym 31808 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 31809 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 31810 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 31814 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 31815 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 31818 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31820 $PACKER_VCC_NET
.sym 31821 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 31822 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31824 vga.ball_pos_v[1]
.sym 31825 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 31826 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 31828 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31829 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31830 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31831 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 31832 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31833 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31835 $nextpnr_ICESTORM_LC_34$COUT
.sym 31837 $PACKER_VCC_NET
.sym 31839 $nextpnr_ICESTORM_LC_34$I3
.sym 31842 vga.ball_pos_v[0]
.sym 31843 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31844 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 31845 $nextpnr_ICESTORM_LC_34$COUT
.sym 31848 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 31849 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 31850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31851 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31860 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 31861 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31863 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 31866 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 31867 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 31868 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 31869 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 31872 vga.ball_pos_v[2]
.sym 31873 $PACKER_VCC_NET
.sym 31875 vga.ball_pos_v[1]
.sym 31878 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 31879 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 31880 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31881 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31897 $PACKER_VCC_NET
.sym 31906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31912 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 31917 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 31919 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 31926 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 31936 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 31942 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 31943 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 31944 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31946 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 31947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31948 vga.count_v[1]
.sym 31949 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 31950 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 31951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 31958 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31960 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31961 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31966 vga.count_v[1]
.sym 31967 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 31970 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31972 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 31973 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 31976 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31978 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 31979 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31982 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 31984 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31985 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 31988 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 31990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31991 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 31994 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 31996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31997 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 32000 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 32002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32003 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 32037 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32040 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32044 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 32051 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32066 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 32069 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32076 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 32081 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 32083 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 32084 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32087 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 32089 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 32093 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 32096 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32099 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 32101 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32105 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 32108 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32111 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 32113 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32117 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 32120 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32123 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 32125 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32131 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 32132 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 32144 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 32149 vga.ball_pos_v[6]
.sym 32152 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32153 $PACKER_VCC_NET
.sym 32157 P1B4$SB_IO_OUT
.sym 32159 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 32162 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32163 vga.ball_pos_v[1]
.sym 32164 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 32165 vga.ball_pos_v[3]
.sym 32166 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32167 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 32200 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32204 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 32206 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32210 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 32213 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32216 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 32218 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32222 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 32225 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32228 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 32230 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32234 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 32237 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32240 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 32242 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32246 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 32249 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32254 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32260 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32266 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 32268 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32269 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32270 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 32272 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 32274 $PACKER_VCC_NET
.sym 32277 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32278 vga.ball_pos_v[6]
.sym 32287 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 32299 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32327 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 32330 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32333 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 32335 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32339 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 32342 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 32347 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32351 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 32354 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32357 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 32359 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32363 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 32366 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32369 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32371 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32390 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32391 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 32392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32393 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32396 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32399 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 32401 vga.ball_pos_v[4]
.sym 32402 $PACKER_VCC_NET
.sym 32409 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32410 vga.count_v[1]
.sym 32413 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32418 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32421 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32424 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32430 vga.count_h_ball
.sym 32434 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 32436 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32443 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 32446 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 32451 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32452 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32453 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32454 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32481 vga.count_h_ball
.sym 32482 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 32483 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 32484 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 32497 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32498 clk_25_125_$glb_clk
.sym 32511 vga.count_v_score_update_1
.sym 32515 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32518 vga.ball_pos_v[2]
.sym 32519 vga.ball_pos_v[5]
.sym 32520 vga.ball_pos_v[0]
.sym 32522 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32523 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32531 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 32532 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32541 vga.ball_pos_v[2]
.sym 32542 vga.ball_pos_v[8]
.sym 32545 vga.ball_pos_v[1]
.sym 32547 vga.ball_pos_v[3]
.sym 32550 vga.ball_pos_v[6]
.sym 32553 vga.ball_pos_v[1]
.sym 32561 vga.ball_pos_v[4]
.sym 32562 vga.ball_pos_v[7]
.sym 32570 vga.ball_pos_v[5]
.sym 32573 $nextpnr_ICESTORM_LC_73$O
.sym 32575 vga.ball_pos_v[1]
.sym 32579 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 32581 vga.ball_pos_v[2]
.sym 32583 vga.ball_pos_v[1]
.sym 32585 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 32588 vga.ball_pos_v[3]
.sym 32589 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 32591 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 32593 vga.ball_pos_v[4]
.sym 32595 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 32597 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 32600 vga.ball_pos_v[5]
.sym 32601 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 32603 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 32605 vga.ball_pos_v[6]
.sym 32607 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 32609 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 32611 vga.ball_pos_v[7]
.sym 32613 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 32615 $nextpnr_ICESTORM_LC_74$I3
.sym 32618 vga.ball_pos_v[8]
.sym 32619 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 32631 P2_9$SB_IO_IN
.sym 32642 $PACKER_VCC_NET
.sym 32645 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32646 vga.ball_pos_v[8]
.sym 32648 P1B4$SB_IO_OUT
.sym 32653 vga.count_v_score_update_3
.sym 32654 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32655 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32657 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 32659 $nextpnr_ICESTORM_LC_74$I3
.sym 32664 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 32665 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32666 vga.count_v_paddle_r
.sym 32668 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32670 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32672 vga.count_v_paddle_l
.sym 32675 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32676 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32677 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32678 vga.count_h_paddle_l
.sym 32680 vga.count_v[1]
.sym 32682 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32684 P1A9$SB_IO_OUT
.sym 32688 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32689 P2_9_SB_LUT4_I3_1_O[3]
.sym 32690 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32692 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32693 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32694 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32695 vga.count_h_paddle_r
.sym 32700 $nextpnr_ICESTORM_LC_74$I3
.sym 32704 P1A9$SB_IO_OUT
.sym 32706 P2_9_SB_LUT4_I3_1_O[3]
.sym 32709 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32710 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32711 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 32712 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32715 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32716 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32718 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32721 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32722 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32723 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32724 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32727 vga.count_h_paddle_l
.sym 32728 vga.count_h_paddle_r
.sym 32729 vga.count_v_paddle_l
.sym 32730 vga.count_v_paddle_r
.sym 32733 vga.count_v[1]
.sym 32734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32736 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32739 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32740 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32743 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32744 clk_25_125_$glb_clk
.sym 32758 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32760 $PACKER_VCC_NET
.sym 32761 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32762 vga.red_SB_DFFSR_Q_R
.sym 32763 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32766 vga.count_h_paddle_l
.sym 32770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32771 vga.count_v_score_update_1
.sym 32772 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32773 vga.left_down_pressed
.sym 32775 vga.ball_pos_v[8]
.sym 32777 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32780 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32787 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32788 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32789 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32791 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32795 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32799 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32800 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 32801 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 32802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32803 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32806 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32811 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32814 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 32816 vga.red_SB_DFFSR_Q_R
.sym 32817 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 32820 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32822 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32838 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32839 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32840 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32841 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32856 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 32857 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 32858 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 32859 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 32862 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32864 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32865 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32867 clk_25_125_$glb_clk
.sym 32868 vga.red_SB_DFFSR_Q_R
.sym 32869 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 32870 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 32871 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 32872 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32873 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 32874 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 32875 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 32876 vga.paddle_l_pos_v[8]
.sym 32881 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32882 $PACKER_VCC_NET
.sym 32885 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32888 vga.ball_pos_v[7]
.sym 32889 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32894 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 32897 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32898 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 32899 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 32900 $PACKER_VCC_NET
.sym 32902 P1B4$SB_IO_OUT
.sym 32904 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 32910 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 32912 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32913 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32914 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32917 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32920 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32927 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32934 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32937 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32938 vga.count_v[1]
.sym 32939 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32941 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32957 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32958 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32961 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32962 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32963 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32967 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32969 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 32970 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32973 vga.count_v[1]
.sym 32974 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32975 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32976 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32985 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32986 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32987 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32988 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32994 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 32995 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32996 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 32997 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 32998 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 32999 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 33004 vga.paddle_l_pos_v[4]
.sym 33005 vga.ball_pos_v[6]
.sym 33006 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 33007 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33009 vga.paddle_l_pos_v[8]
.sym 33010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 33011 vga.ball_pos_v[5]
.sym 33012 vga.paddle_l_pos_v[7]
.sym 33014 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 33015 vga.left_down_pressed
.sym 33026 vga.hs_out
.sym 33034 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33035 $PACKER_VCC_NET
.sym 33041 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33042 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33043 $PACKER_VCC_NET
.sym 33045 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 33047 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 33048 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33059 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33064 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33065 $nextpnr_ICESTORM_LC_15$O
.sym 33068 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33071 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 33074 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 33077 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 33079 $PACKER_VCC_NET
.sym 33080 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33083 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 33086 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33089 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 33092 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33095 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 33098 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33101 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 33103 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 33104 $PACKER_VCC_NET
.sym 33107 $nextpnr_ICESTORM_LC_16$I3
.sym 33110 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33115 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 33116 vga.hide_r_SB_LUT4_I1_I2[1]
.sym 33117 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 33119 vga.ball_angle_SB_DFFESR_Q_E
.sym 33122 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33128 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33133 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 33137 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33139 P2_9_SB_LUT4_I3_1_O[3]
.sym 33151 $nextpnr_ICESTORM_LC_16$I3
.sym 33183 vga.vs_out
.sym 33186 vga.hs_out
.sym 33192 $nextpnr_ICESTORM_LC_16$I3
.sym 33221 vga.hs_out
.sym 33225 vga.vs_out
.sym 33238 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33239 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33240 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 33241 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 33242 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 33243 vga.score_r[2]
.sym 33244 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 33245 vga.score_r[0]
.sym 33252 $PACKER_VCC_NET
.sym 33255 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 33269 P1B7$SB_IO_OUT
.sym 33280 P2_7$SB_IO_IN
.sym 33282 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33283 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33285 P2_7$SB_IO_IN
.sym 33286 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 33288 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 33291 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 33292 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33293 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33295 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 33297 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33298 vga.count_v_score_update_1
.sym 33309 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33310 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33312 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33313 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33314 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33318 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 33319 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33320 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33321 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33324 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33325 P2_7$SB_IO_IN
.sym 33326 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33327 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33330 vga.count_v_score_update_1
.sym 33331 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 33332 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 33333 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 33336 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33337 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33338 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33339 vga.count_v_score_update_1
.sym 33343 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33345 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33348 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33349 P2_7$SB_IO_IN
.sym 33350 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33354 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33355 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33356 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33357 P2_7$SB_IO_IN
.sym 33359 clk_25_125_$glb_clk
.sym 33360 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 33362 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33363 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33368 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33374 P2_7$SB_IO_IN
.sym 33378 vga.score_r[0]
.sym 33382 P2_7$SB_IO_IN
.sym 33395 P1B4$SB_IO_OUT
.sym 33404 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 33405 P2_9_SB_LUT4_I3_1_O[3]
.sym 33407 P2_7$SB_IO_IN
.sym 33408 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33409 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33412 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33415 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33420 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33421 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33429 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33434 $nextpnr_ICESTORM_LC_71$O
.sym 33436 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33440 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 33443 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33447 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33448 P2_7$SB_IO_IN
.sym 33449 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33450 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 33453 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33454 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33455 P2_7$SB_IO_IN
.sym 33456 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33459 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33461 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33465 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33467 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 33471 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 33472 P2_9_SB_LUT4_I3_1_O[3]
.sym 33482 clk_25_125_$glb_clk
.sym 33483 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 33494 P2_9_SB_LUT4_I3_1_O[3]
.sym 33497 P2_9_SB_LUT4_I3_1_O[3]
.sym 33559 P1B4$SB_IO_OUT
.sym 33572 P1B4$SB_IO_OUT
.sym 33738 P1A8$SB_IO_OUT
.sym 33779 P1B4$SB_IO_OUT
.sym 33903 P1B4$SB_IO_OUT
.sym 34394 P1B4$SB_IO_OUT
.sym 34886 P1B4$SB_IO_OUT
.sym 35256 vga.count_v[1]
.sym 35259 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 35371 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35372 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35373 P1B4$SB_IO_OUT
.sym 35375 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35376 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 35377 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35382 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 35482 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35497 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35504 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35513 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 35514 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 35515 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 35516 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35517 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 35521 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 35523 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35524 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35526 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35530 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35531 vga.count_v[1]
.sym 35532 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35533 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35535 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35536 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 35537 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35538 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35539 vga.ball_pos_v[1]
.sym 35540 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35541 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35542 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 35543 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 35545 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35546 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 35549 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 35551 vga.count_v[1]
.sym 35552 vga.ball_pos_v[1]
.sym 35555 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 35557 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 35558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 35559 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35561 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 35563 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35564 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35565 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 35567 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 35569 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35570 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35571 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 35573 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 35575 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35577 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 35579 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 35581 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35582 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35583 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35585 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 35587 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35589 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 35612 $PACKER_VCC_NET
.sym 35624 vga.ball_motion_l
.sym 35625 vga.ball_pos_v[1]
.sym 35628 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 35629 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 35638 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 35642 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35657 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 35658 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 35666 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 35668 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 35669 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 35670 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 35672 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 35675 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35678 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 35680 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35684 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 35687 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35690 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 35692 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35696 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 35699 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35702 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 35704 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35708 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 35711 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35727 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35729 vga.ball_pos_v[7]
.sym 35744 vga.ball_pos_v[4]
.sym 35750 vga.count_v[1]
.sym 35751 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35752 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 35773 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35789 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 35792 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35795 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 35797 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35801 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 35804 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35807 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 35809 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35813 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 35816 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35819 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 35821 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35825 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 35828 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35831 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 35833 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35839 vga.count_v_paddle_r
.sym 35840 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35844 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 35845 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35851 vga.ball_pos_v[5]
.sym 35863 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35864 P1B4$SB_IO_OUT
.sym 35865 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 35867 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35870 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 35871 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 35872 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 35875 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 35889 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35912 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 35915 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35918 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 35920 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35924 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 35927 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35930 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 35932 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35936 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 35939 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35942 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 35944 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35948 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 35951 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35954 $nextpnr_ICESTORM_LC_67$I3
.sym 35956 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35964 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 35965 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 35966 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 35967 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 35968 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 35969 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 35974 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35976 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 35981 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 35984 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 35986 vga.paddle_l_pos_v[3]
.sym 35987 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 35991 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35992 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35993 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 35997 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35998 $nextpnr_ICESTORM_LC_67$I3
.sym 36006 $PACKER_VCC_NET
.sym 36017 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36021 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36039 $nextpnr_ICESTORM_LC_67$I3
.sym 36042 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36044 $PACKER_VCC_NET
.sym 36045 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36085 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 36086 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 36087 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36088 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 36089 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36090 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36091 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 36092 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36097 $PACKER_VCC_NET
.sym 36100 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 36107 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36108 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 36109 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36113 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36117 vga.ball_pos_v[1]
.sym 36120 vga.ball_motion_l
.sym 36134 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36152 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36157 vga.ball_motion_l
.sym 36161 vga.ball_motion_l
.sym 36162 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36196 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36197 vga.ball_motion_l
.sym 36208 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 36210 vga.ball_pos_v[1]
.sym 36211 vga.ball_pos_v[3]
.sym 36212 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 36214 vga.ball_pos_v[2]
.sym 36215 vga.ball_pos_v[0]
.sym 36220 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36231 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36232 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 36233 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36236 vga.ball_pos_v[4]
.sym 36238 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36239 vga.ball_pos_v[0]
.sym 36241 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36243 vga.ball_motion_l
.sym 36253 vga.ball_pos_v[6]
.sym 36255 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36256 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36257 vga.ball_pos_v[5]
.sym 36259 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36260 vga.ball_pos_v[7]
.sym 36261 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36262 vga.ball_pos_v[4]
.sym 36263 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36267 vga.ball_pos_v[1]
.sym 36271 vga.ball_pos_v[2]
.sym 36273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36275 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36276 vga.ball_pos_v[3]
.sym 36279 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36280 vga.ball_pos_v[0]
.sym 36281 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[1]
.sym 36283 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36284 vga.ball_pos_v[0]
.sym 36287 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[2]
.sym 36289 vga.ball_pos_v[1]
.sym 36290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36293 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[3]
.sym 36295 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36296 vga.ball_pos_v[2]
.sym 36299 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[4]
.sym 36301 vga.ball_pos_v[3]
.sym 36302 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36305 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[5]
.sym 36307 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36308 vga.ball_pos_v[4]
.sym 36311 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[6]
.sym 36313 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36314 vga.ball_pos_v[5]
.sym 36317 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[7]
.sym 36319 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36320 vga.ball_pos_v[6]
.sym 36323 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 36325 vga.ball_pos_v[7]
.sym 36326 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36331 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36334 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 36335 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 36336 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 36337 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 36338 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 36344 vga.ball_pos_v[2]
.sym 36346 vga.ball_pos_v[3]
.sym 36347 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36348 vga.ball_pos_v[7]
.sym 36351 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36353 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36354 vga.ball_pos_v[1]
.sym 36355 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 36356 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 36360 P1B4$SB_IO_OUT
.sym 36361 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 36362 vga.ball_pos_v[7]
.sym 36365 vga.ball_pos_v[0]
.sym 36367 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 36376 vga.ball_pos_v[8]
.sym 36394 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36396 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36404 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[9]
.sym 36406 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36407 vga.ball_pos_v[8]
.sym 36410 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[10]
.sym 36412 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36416 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[11]
.sym 36419 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36422 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[12]
.sym 36424 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36428 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[13]
.sym 36431 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36434 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[14]
.sym 36436 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36440 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[15]
.sym 36443 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36446 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 36448 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36454 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 36455 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 36456 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 36457 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36458 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36459 vga.ball_motion_l
.sym 36460 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 36461 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36467 vga.ball_pos_v[6]
.sym 36469 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36471 P2_9$SB_IO_IN
.sym 36472 vga.ball_pos_v[8]
.sym 36476 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36478 vga.count_v[1]
.sym 36479 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36480 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36481 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36484 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36485 vga.ball_pos_v[3]
.sym 36487 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36488 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36489 vga.paddle_l_pos_v[3]
.sym 36490 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 36526 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36527 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[17]
.sym 36530 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36533 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[18]
.sym 36535 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36539 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[19]
.sym 36542 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36545 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[20]
.sym 36547 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36551 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[21]
.sym 36554 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36557 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[22]
.sym 36559 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36563 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[23]
.sym 36566 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36569 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 36571 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36579 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36580 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36581 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36582 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36583 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36584 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36592 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36593 $PACKER_VCC_NET
.sym 36594 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 36596 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36597 $PACKER_VCC_NET
.sym 36599 vga.ball_pos_v[4]
.sym 36600 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 36601 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 36603 P2_9_SB_LUT4_I3_1_O[3]
.sym 36604 vga.paddle_l_pos_v[8]
.sym 36605 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36606 $PACKER_VCC_NET
.sym 36607 vga.ball_motion_l
.sym 36608 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36609 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36613 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 36641 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36650 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[25]
.sym 36652 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36656 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[26]
.sym 36659 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36662 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[27]
.sym 36664 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36668 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[28]
.sym 36671 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36674 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[29]
.sym 36676 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36680 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[30]
.sym 36683 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36686 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[31]
.sym 36688 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36692 $nextpnr_ICESTORM_LC_21$I3
.sym 36695 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36700 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 36701 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36702 vga.paddle_l_pos_v[6]
.sym 36703 vga.paddle_l_pos_v[5]
.sym 36704 vga.paddle_l_pos_v[4]
.sym 36705 vga.paddle_l_pos_v[3]
.sym 36706 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36707 vga.paddle_l_pos_v[7]
.sym 36729 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36733 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 36735 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 36736 $nextpnr_ICESTORM_LC_21$I3
.sym 36741 vga.ball_pos_v[4]
.sym 36743 vga.ball_pos_v[7]
.sym 36744 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36745 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36746 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 36747 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36748 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36749 vga.ball_pos_v[5]
.sym 36750 vga.ball_pos_v[8]
.sym 36751 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36752 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36753 vga.ball_pos_v[6]
.sym 36754 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36755 vga.ball_pos_v[3]
.sym 36756 vga.left_down_pressed
.sym 36757 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 36760 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36761 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 36762 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 36763 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 36766 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36767 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 36768 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36771 $PACKER_VCC_NET
.sym 36773 $nextpnr_ICESTORM_LC_21$COUT
.sym 36775 $PACKER_VCC_NET
.sym 36777 $nextpnr_ICESTORM_LC_21$I3
.sym 36780 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 36781 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 36783 $nextpnr_ICESTORM_LC_21$COUT
.sym 36786 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36787 vga.ball_pos_v[6]
.sym 36788 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 36789 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36793 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36798 vga.ball_pos_v[7]
.sym 36800 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36801 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 36804 vga.ball_pos_v[3]
.sym 36805 vga.ball_pos_v[4]
.sym 36806 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36807 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36810 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36811 vga.ball_pos_v[5]
.sym 36812 vga.ball_pos_v[8]
.sym 36813 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36816 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36817 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 36818 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 36819 vga.left_down_pressed
.sym 36820 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36821 clk_25_125_$glb_clk
.sym 36822 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 36824 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 36825 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 36826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 36829 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 36830 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 36835 vga.ball_pos_v[4]
.sym 36836 P2_9_SB_LUT4_I3_1_O[3]
.sym 36838 vga.paddle_l_pos_v[5]
.sym 36839 vga.ball_pos_v[7]
.sym 36840 vga.paddle_l_pos_v[7]
.sym 36841 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36845 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 36846 vga.paddle_l_pos_v[6]
.sym 36847 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 36848 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 36849 vga.paddle_l_pos_v[5]
.sym 36850 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36852 P1B4$SB_IO_OUT
.sym 36854 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 36857 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 36858 vga.paddle_l_pos_v[8]
.sym 36867 vga.paddle_l_pos_v[5]
.sym 36868 vga.paddle_l_pos_v[4]
.sym 36870 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36871 vga.paddle_l_pos_v[7]
.sym 36874 vga.paddle_l_pos_v[6]
.sym 36875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36877 vga.paddle_l_pos_v[3]
.sym 36882 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36896 $nextpnr_ICESTORM_LC_9$O
.sym 36899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36902 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36904 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36908 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36912 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36914 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 36916 vga.paddle_l_pos_v[3]
.sym 36918 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36920 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 36923 vga.paddle_l_pos_v[4]
.sym 36924 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 36926 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 36929 vga.paddle_l_pos_v[5]
.sym 36930 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 36932 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 36934 vga.paddle_l_pos_v[6]
.sym 36936 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 36938 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 36941 vga.paddle_l_pos_v[7]
.sym 36942 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 36948 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36949 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 36950 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 36951 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 36952 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 36953 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 36959 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 36961 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 36962 vga.left_down_pressed
.sym 36963 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36965 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36977 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 36979 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36982 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 36987 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 36989 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 36992 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36993 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 36997 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 37002 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 37004 P2_9_SB_LUT4_I3_1_O[3]
.sym 37006 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37013 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 37014 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37018 vga.paddle_l_pos_v[8]
.sym 37022 vga.paddle_l_pos_v[8]
.sym 37023 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 37026 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37027 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 37028 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 37029 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 37033 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37034 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 37035 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 37044 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 37045 P2_9_SB_LUT4_I3_1_O[3]
.sym 37046 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 37062 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37063 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 37069 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 37070 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 37072 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37073 vga.hide_r_SB_LUT4_I1_I2[3]
.sym 37085 P1B4$SB_IO_OUT
.sym 37086 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37091 $PACKER_VCC_NET
.sym 37095 $PACKER_VCC_NET
.sym 37111 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37112 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37113 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 37114 P2_7$SB_IO_IN
.sym 37116 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 37117 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 37118 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 37119 vga.hide_r_SB_LUT4_I1_I2[1]
.sym 37120 P2_7$SB_IO_IN
.sym 37121 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37123 vga.score_r[2]
.sym 37125 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37126 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37127 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 37129 P2_7$SB_IO_IN
.sym 37130 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 37135 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37137 P2_7$SB_IO_IN
.sym 37138 vga.hide_r_SB_LUT4_I1_I2[3]
.sym 37141 vga.score_r[0]
.sym 37143 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37145 vga.score_r[2]
.sym 37149 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 37150 P2_7$SB_IO_IN
.sym 37151 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37155 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37156 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 37157 vga.hide_r_SB_LUT4_I1_I2[1]
.sym 37158 vga.hide_r_SB_LUT4_I1_I2[3]
.sym 37161 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 37162 P2_7$SB_IO_IN
.sym 37163 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 37164 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37167 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 37168 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 37169 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37170 P2_7$SB_IO_IN
.sym 37173 P2_7$SB_IO_IN
.sym 37174 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37175 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 37176 vga.score_r[2]
.sym 37179 P2_7$SB_IO_IN
.sym 37180 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 37181 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 37182 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 37185 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 37186 P2_7$SB_IO_IN
.sym 37187 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 37188 vga.score_r[0]
.sym 37190 clk_25_125_$glb_clk
.sym 37191 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 37204 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37207 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37214 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 37215 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 37221 P1B8$SB_IO_OUT
.sym 37240 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37244 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 37246 vga.score_r[2]
.sym 37248 vga.score_r[0]
.sym 37249 P2_7$SB_IO_IN
.sym 37265 $nextpnr_ICESTORM_LC_81$O
.sym 37268 vga.score_r[0]
.sym 37271 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 37273 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 37275 vga.score_r[0]
.sym 37278 vga.score_r[2]
.sym 37279 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37280 P2_7$SB_IO_IN
.sym 37281 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 37309 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 37311 vga.score_r[0]
.sym 37340 P1B4$SB_IO_OUT
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37375 P1B7$SB_IO_OUT
.sym 37383 P1B4$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A8$SB_IO_OUT
.sym 37409 P1A8$SB_IO_OUT
.sym 37412 P1B4$SB_IO_OUT
.sym 39086 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 39180 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 39181 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 39182 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 39183 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 39184 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 39185 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 39206 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39224 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39231 vga.count_v[1]
.sym 39234 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39235 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39237 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 39238 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 39239 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 39240 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39241 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39242 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 39244 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39245 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 39247 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 39248 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 39249 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 39250 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39251 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39253 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39254 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39257 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 39259 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 39260 vga.count_v[1]
.sym 39263 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 39265 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 39266 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 39269 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 39271 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39272 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 39275 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 39277 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 39278 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39281 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 39283 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 39284 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39287 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 39289 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 39290 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39293 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 39295 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39296 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 39301 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 39302 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 39303 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39305 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 39315 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 39319 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 39327 vga.ball_pos_v[3]
.sym 39329 vga.ball_pos_v[1]
.sym 39333 vga.ball_pos_v[5]
.sym 39337 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 39360 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39366 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 39367 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 39373 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39374 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 39376 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 39377 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39380 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 39382 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 39386 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 39389 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39392 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 39394 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39398 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 39401 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39404 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 39406 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39410 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 39413 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39416 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 39418 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39445 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 39447 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 39448 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39450 vga.ball_pos_v[2]
.sym 39454 $PACKER_VCC_NET
.sym 39459 vga.ball_pos_v[0]
.sym 39460 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 39475 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 39499 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39503 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 39506 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39509 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 39511 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39515 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 39518 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39521 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 39523 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39527 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 39530 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39533 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 39535 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39539 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 39542 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39548 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 39557 vga.ball_motion_l
.sym 39560 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39562 vga.paddle_r_pos_v[6]
.sym 39566 vga.paddle_r_pos_v[3]
.sym 39570 vga.paddle_r_pos_v[4]
.sym 39573 vga.ball_pos_v[4]
.sym 39575 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39576 vga.count_v_paddle_r
.sym 39578 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 39579 vga.ball_pos_v[8]
.sym 39580 vga.count_v[1]
.sym 39583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 39608 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39620 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 39623 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39626 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 39628 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39632 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 39635 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39638 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 39640 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39644 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 39647 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39650 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 39652 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39656 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 39659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39662 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39664 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39671 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39673 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 39674 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 39675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 39676 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 39677 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 39691 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 39695 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39696 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39697 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 39699 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 39701 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39702 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 39703 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 39705 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 39706 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39712 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39714 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 39717 vga.count_v[1]
.sym 39720 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39722 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39723 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39726 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39727 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39730 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 39733 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 39734 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 39736 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39737 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 39740 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39744 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39745 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 39746 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39747 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39750 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 39752 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 39753 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39774 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39775 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 39776 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39777 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39781 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39782 vga.count_v[1]
.sym 39783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 39790 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39791 clk_25_125_$glb_clk
.sym 39793 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 39806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39807 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39808 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39810 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39811 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39817 vga.ball_pos_v[5]
.sym 39820 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39821 vga.ball_pos_v[1]
.sym 39823 vga.ball_pos_v[3]
.sym 39825 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 39826 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39839 $PACKER_VCC_NET
.sym 39846 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 39847 $PACKER_VCC_NET
.sym 39852 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39856 $PACKER_VCC_NET
.sym 39857 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 39859 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 39860 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39861 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39863 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 39864 $PACKER_VCC_NET
.sym 39865 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 39866 $nextpnr_ICESTORM_LC_76$O
.sym 39869 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39872 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 39874 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39875 $PACKER_VCC_NET
.sym 39878 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 39880 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39881 $PACKER_VCC_NET
.sym 39882 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 39884 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 39886 $PACKER_VCC_NET
.sym 39887 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 39888 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 39890 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 39892 $PACKER_VCC_NET
.sym 39893 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 39894 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 39896 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 39898 $PACKER_VCC_NET
.sym 39899 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 39900 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 39902 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 39904 $PACKER_VCC_NET
.sym 39905 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 39906 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 39908 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 39910 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 39911 $PACKER_VCC_NET
.sym 39912 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 39930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39931 vga.ball_pos_v[0]
.sym 39935 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39941 vga.ball_pos_v[2]
.sym 39943 vga.ball_pos_v[0]
.sym 39945 $PACKER_VCC_NET
.sym 39946 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39947 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 39949 vga.ball_pos_v[1]
.sym 39950 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 39951 vga.ball_pos_v[3]
.sym 39952 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 39957 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39958 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39960 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39961 $PACKER_VCC_NET
.sym 39962 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39963 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 39964 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 39965 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39966 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 39968 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39969 $PACKER_VCC_NET
.sym 39971 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 39972 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39980 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39982 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39984 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39985 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 39986 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39988 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39989 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 39991 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 39992 $PACKER_VCC_NET
.sym 39993 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 39995 $nextpnr_ICESTORM_LC_77$I3
.sym 39997 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 39998 $PACKER_VCC_NET
.sym 39999 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 40005 $nextpnr_ICESTORM_LC_77$I3
.sym 40008 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40009 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40010 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40011 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40014 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40015 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40016 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40017 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40020 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 40021 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40022 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40023 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40026 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40027 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40028 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40029 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40032 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40033 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40035 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40052 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 40053 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40054 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40056 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40058 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40060 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 40062 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40063 vga.ball_pos_v[8]
.sym 40064 vga.ball_pos_v[4]
.sym 40067 vga.ball_pos_v[2]
.sym 40068 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40069 vga.count_v_paddle_r
.sym 40071 vga.paddle_r_pos_v[3]
.sym 40073 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 40080 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 40081 vga.paddle_l_pos_v[3]
.sym 40082 vga.paddle_r_pos_v[3]
.sym 40083 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 40084 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 40085 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 40086 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 40089 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40097 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 40102 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40103 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40104 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40107 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 40109 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 40110 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 40113 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40114 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40115 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40116 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40126 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 40127 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 40128 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 40131 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 40132 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 40134 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 40137 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40138 vga.paddle_l_pos_v[3]
.sym 40139 vga.paddle_r_pos_v[3]
.sym 40140 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40149 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 40151 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 40152 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 40156 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 40158 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 40159 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 40160 clk_25_125_$glb_clk
.sym 40161 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 40162 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40163 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 40164 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 40165 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 40167 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 40168 vga.ball_pos_v[8]
.sym 40174 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40175 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40176 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40180 vga.ball_pos_v[1]
.sym 40181 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 40182 vga.ball_pos_v[3]
.sym 40188 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40189 vga.ball_pos_v[3]
.sym 40190 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40191 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 40193 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 40195 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 40197 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 40205 vga.ball_pos_v[1]
.sym 40206 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 40207 vga.ball_pos_v[6]
.sym 40209 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 40210 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 40211 vga.ball_pos_v[4]
.sym 40212 vga.ball_pos_v[5]
.sym 40214 vga.ball_pos_v[3]
.sym 40215 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 40216 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40217 vga.ball_pos_v[2]
.sym 40218 vga.ball_pos_v[0]
.sym 40221 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 40222 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 40223 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 40224 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 40225 vga.ball_pos_v[7]
.sym 40226 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40227 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40228 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 40229 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40233 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 40235 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 40237 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40238 vga.ball_pos_v[0]
.sym 40239 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40241 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 40243 vga.ball_pos_v[1]
.sym 40244 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40247 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 40249 vga.ball_pos_v[2]
.sym 40250 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40253 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 40255 vga.ball_pos_v[3]
.sym 40256 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 40257 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 40259 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 40261 vga.ball_pos_v[4]
.sym 40262 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 40263 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 40265 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 40267 vga.ball_pos_v[5]
.sym 40268 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 40269 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 40271 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 40273 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 40274 vga.ball_pos_v[6]
.sym 40275 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 40277 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 40279 vga.ball_pos_v[7]
.sym 40280 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 40281 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 40285 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 40286 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 40287 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 40290 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 40291 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 40292 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 40297 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40298 vga.ball_pos_v[8]
.sym 40300 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 40301 vga.paddle_l_pos_v[8]
.sym 40304 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40308 vga.ball_pos_v[5]
.sym 40309 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 40310 vga.paddle_l_pos_v[8]
.sym 40311 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40312 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40315 vga.paddle_l_pos_v[5]
.sym 40316 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40317 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40318 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40320 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40321 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 40326 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40327 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40330 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40332 vga.ball_pos_v[8]
.sym 40333 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40334 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40335 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 40336 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 40338 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40339 vga.ball_motion_l
.sym 40344 vga.paddle_l_pos_v[3]
.sym 40345 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 40348 P2_9_SB_LUT4_I3_1_O[3]
.sym 40349 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 40350 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 40352 $PACKER_VCC_NET
.sym 40353 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 40356 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 40357 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 40358 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 40360 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 40361 vga.ball_pos_v[8]
.sym 40362 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 40364 $nextpnr_ICESTORM_LC_5$I3
.sym 40366 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 40368 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 40370 $nextpnr_ICESTORM_LC_5$COUT
.sym 40372 $PACKER_VCC_NET
.sym 40374 $nextpnr_ICESTORM_LC_5$I3
.sym 40379 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 40380 $nextpnr_ICESTORM_LC_5$COUT
.sym 40383 P2_9_SB_LUT4_I3_1_O[3]
.sym 40386 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 40389 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40390 vga.ball_motion_l
.sym 40391 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40395 vga.paddle_l_pos_v[3]
.sym 40398 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40401 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 40402 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40403 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40404 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40405 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 40406 clk_25_125_$glb_clk
.sym 40407 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 40410 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 40411 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 40412 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 40413 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 40414 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 40415 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 40421 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 40426 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40427 vga.ball_pos_v[4]
.sym 40428 vga.ball_pos_v[0]
.sym 40430 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40431 vga.ball_pos_v[5]
.sym 40432 $PACKER_VCC_NET
.sym 40433 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40435 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 40438 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40439 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 40442 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40450 $PACKER_VCC_NET
.sym 40452 vga.paddle_l_pos_v[5]
.sym 40453 vga.paddle_l_pos_v[4]
.sym 40455 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40456 vga.paddle_l_pos_v[7]
.sym 40458 $PACKER_VCC_NET
.sym 40459 vga.paddle_l_pos_v[6]
.sym 40462 vga.paddle_l_pos_v[3]
.sym 40474 $PACKER_VCC_NET
.sym 40480 vga.paddle_l_pos_v[8]
.sym 40481 $nextpnr_ICESTORM_LC_2$O
.sym 40484 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40487 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40489 vga.paddle_l_pos_v[3]
.sym 40490 $PACKER_VCC_NET
.sym 40493 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40496 vga.paddle_l_pos_v[4]
.sym 40497 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40499 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 40501 $PACKER_VCC_NET
.sym 40502 vga.paddle_l_pos_v[5]
.sym 40503 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40505 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 40507 vga.paddle_l_pos_v[6]
.sym 40508 $PACKER_VCC_NET
.sym 40509 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 40511 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 40513 $PACKER_VCC_NET
.sym 40514 vga.paddle_l_pos_v[7]
.sym 40515 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 40517 $nextpnr_ICESTORM_LC_3$I3
.sym 40519 $PACKER_VCC_NET
.sym 40520 vga.paddle_l_pos_v[8]
.sym 40521 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 40523 $nextpnr_ICESTORM_LC_3$COUT
.sym 40526 $PACKER_VCC_NET
.sym 40527 $nextpnr_ICESTORM_LC_3$I3
.sym 40532 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40534 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40535 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40536 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40537 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40538 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40543 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 40544 vga.ball_pos_v[7]
.sym 40546 vga.ball_pos_v[0]
.sym 40548 vga.paddle_l_pos_v[8]
.sym 40552 P1B4$SB_IO_OUT
.sym 40555 vga.paddle_l_pos_v[4]
.sym 40557 vga.paddle_l_pos_v[3]
.sym 40558 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40559 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40561 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40562 vga.ball_angle_SB_DFFESR_Q_E
.sym 40564 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40566 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40567 $nextpnr_ICESTORM_LC_3$COUT
.sym 40572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40575 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40577 vga.paddle_l_pos_v[3]
.sym 40581 $PACKER_VCC_NET
.sym 40583 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40585 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40586 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40587 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40589 vga.left_down_pressed
.sym 40590 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40591 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40592 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 40594 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40595 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 40596 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 40597 vga.left_down_pressed
.sym 40598 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 40599 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40600 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 40601 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 40602 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40603 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 40605 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40606 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40607 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40608 $nextpnr_ICESTORM_LC_3$COUT
.sym 40611 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40613 vga.paddle_l_pos_v[3]
.sym 40614 $PACKER_VCC_NET
.sym 40617 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40618 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40619 vga.left_down_pressed
.sym 40620 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 40623 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 40624 vga.left_down_pressed
.sym 40625 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40626 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 40629 vga.left_down_pressed
.sym 40630 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40631 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 40632 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 40635 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40636 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40637 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40638 vga.left_down_pressed
.sym 40641 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40642 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40643 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40644 vga.left_down_pressed
.sym 40647 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40648 vga.left_down_pressed
.sym 40649 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 40650 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 40651 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40652 clk_25_125_$glb_clk
.sym 40653 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 40654 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40668 vga.paddle_l_pos_v[3]
.sym 40669 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40672 vga.paddle_l_pos_v[6]
.sym 40673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40675 vga.count_v[1]
.sym 40676 vga.paddle_l_pos_v[4]
.sym 40679 vga.paddle_l_pos_v[6]
.sym 40681 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 40682 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40688 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40689 vga.paddle_l_pos_v[7]
.sym 40704 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 40705 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 40709 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40711 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 40713 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 40717 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40720 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 40721 $PACKER_VCC_NET
.sym 40722 vga.ball_angle_SB_DFFESR_Q_E
.sym 40727 $nextpnr_ICESTORM_LC_87$O
.sym 40729 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40733 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 40735 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 40736 $PACKER_VCC_NET
.sym 40737 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40739 $nextpnr_ICESTORM_LC_88$I3
.sym 40742 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 40743 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 40749 $nextpnr_ICESTORM_LC_88$I3
.sym 40766 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40771 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 40772 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 40773 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 40774 vga.ball_angle_SB_DFFESR_Q_E
.sym 40775 clk_25_125_$glb_clk
.sym 40776 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 40791 $PACKER_VCC_NET
.sym 40793 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 40795 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 40800 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40802 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40812 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40823 $PACKER_VCC_NET
.sym 40824 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40825 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40827 vga.paddle_l_pos_v[4]
.sym 40829 vga.paddle_l_pos_v[3]
.sym 40830 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40831 $PACKER_VCC_NET
.sym 40832 vga.paddle_l_pos_v[5]
.sym 40836 $PACKER_VCC_NET
.sym 40839 vga.paddle_l_pos_v[6]
.sym 40849 vga.paddle_l_pos_v[7]
.sym 40850 $nextpnr_ICESTORM_LC_23$O
.sym 40852 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40856 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40858 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40859 $PACKER_VCC_NET
.sym 40862 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40864 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40865 $PACKER_VCC_NET
.sym 40866 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40868 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 40870 vga.paddle_l_pos_v[3]
.sym 40871 $PACKER_VCC_NET
.sym 40872 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40874 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 40876 $PACKER_VCC_NET
.sym 40877 vga.paddle_l_pos_v[4]
.sym 40878 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 40880 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 40882 $PACKER_VCC_NET
.sym 40883 vga.paddle_l_pos_v[5]
.sym 40884 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 40886 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 40888 vga.paddle_l_pos_v[6]
.sym 40889 $PACKER_VCC_NET
.sym 40890 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 40892 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 40894 vga.paddle_l_pos_v[7]
.sym 40895 $PACKER_VCC_NET
.sym 40896 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 40936 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 40943 vga.paddle_l_pos_v[8]
.sym 40946 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40947 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 40952 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 40953 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40954 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40960 $PACKER_VCC_NET
.sym 40974 vga.paddle_l_pos_v[8]
.sym 40975 $PACKER_VCC_NET
.sym 40977 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 40980 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40981 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40982 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40983 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 40992 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40993 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40994 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40995 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 40998 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40999 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 41000 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 41001 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 41023 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 41043 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41201 P1B8$SB_IO_OUT
.sym 41204 P1B4$SB_IO_OUT
.sym 41387 P2_10$SB_IO_IN
.sym 43036 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43038 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43050 $PACKER_VCC_NET
.sym 43052 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43053 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 43057 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 43059 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 43061 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43062 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43065 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 43067 $PACKER_VCC_NET
.sym 43074 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43075 $PACKER_VCC_NET
.sym 43079 $PACKER_VCC_NET
.sym 43082 $nextpnr_ICESTORM_LC_61$O
.sym 43084 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43088 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 43090 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43091 $PACKER_VCC_NET
.sym 43094 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 43096 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43097 $PACKER_VCC_NET
.sym 43098 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 43100 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 43102 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43103 $PACKER_VCC_NET
.sym 43104 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 43106 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 43108 $PACKER_VCC_NET
.sym 43109 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 43110 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 43112 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 43114 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 43115 $PACKER_VCC_NET
.sym 43116 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 43118 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 43120 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 43121 $PACKER_VCC_NET
.sym 43122 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 43124 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 43126 $PACKER_VCC_NET
.sym 43127 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 43128 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 43144 $PACKER_VCC_NET
.sym 43149 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 43153 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 43158 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 43168 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 43173 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43175 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 43185 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 43191 $PACKER_VCC_NET
.sym 43194 $PACKER_VCC_NET
.sym 43196 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43205 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 43207 $PACKER_VCC_NET
.sym 43208 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 43209 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 43211 $nextpnr_ICESTORM_LC_62$I3
.sym 43213 $PACKER_VCC_NET
.sym 43214 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 43215 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 43221 $nextpnr_ICESTORM_LC_62$I3
.sym 43231 $PACKER_VCC_NET
.sym 43232 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43233 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43257 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43258 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43259 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 43260 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 43261 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 43262 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 43281 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43282 $PACKER_VCC_NET
.sym 43284 vga.ball_pos_v[6]
.sym 43296 vga.ball_pos_v[1]
.sym 43300 vga.ball_pos_v[6]
.sym 43302 vga.ball_pos_v[3]
.sym 43308 vga.ball_pos_v[5]
.sym 43313 vga.ball_pos_v[7]
.sym 43314 vga.ball_pos_v[0]
.sym 43315 vga.ball_pos_v[2]
.sym 43318 vga.ball_pos_v[4]
.sym 43327 $PACKER_VCC_NET
.sym 43328 $nextpnr_ICESTORM_LC_36$O
.sym 43331 vga.ball_pos_v[0]
.sym 43334 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43336 vga.ball_pos_v[1]
.sym 43340 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 43342 vga.ball_pos_v[2]
.sym 43346 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 43348 vga.ball_pos_v[3]
.sym 43352 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 43355 vga.ball_pos_v[4]
.sym 43358 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 43360 $PACKER_VCC_NET
.sym 43361 vga.ball_pos_v[5]
.sym 43364 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 43367 vga.ball_pos_v[6]
.sym 43370 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 43373 vga.ball_pos_v[7]
.sym 43378 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43379 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43390 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43400 vga.paddle_r_pos_v[7]
.sym 43405 vga.paddle_r_pos_v[8]
.sym 43406 vga.paddle_r_pos_v[5]
.sym 43410 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 43412 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 43414 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 43444 vga.ball_pos_v[8]
.sym 43451 $nextpnr_ICESTORM_LC_37$I3
.sym 43454 vga.ball_pos_v[8]
.sym 43461 $nextpnr_ICESTORM_LC_37$I3
.sym 43517 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 43520 vga.ball_pos_v[1]
.sym 43522 vga.ball_pos_v[3]
.sym 43527 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43528 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43531 $PACKER_VCC_NET
.sym 43533 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 43535 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43542 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43544 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43545 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43546 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43547 vga.count_v[1]
.sym 43548 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 43551 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43553 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43554 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43557 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43558 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 43559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 43561 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43562 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43563 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43564 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43565 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43566 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43569 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43570 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 43571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43574 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 43577 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43580 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 43582 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43583 vga.count_v[1]
.sym 43584 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43586 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 43588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43589 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43592 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 43594 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43596 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43598 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 43600 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43601 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43602 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 43604 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 43606 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 43607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43608 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43610 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 43612 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43613 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43614 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43616 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 43618 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43620 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 43636 vga.ball_pos_v[2]
.sym 43641 vga.ball_pos_v[3]
.sym 43643 vga.ball_pos_v[2]
.sym 43645 vga.ball_pos_v[0]
.sym 43646 vga.ball_pos_v[1]
.sym 43655 vga.ball_pos_v[0]
.sym 43658 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 43660 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 43668 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43677 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43680 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 43689 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 43697 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 43699 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 43700 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 43701 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43703 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 43706 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43709 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 43711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43715 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 43718 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43721 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 43723 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43727 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 43730 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43733 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 43735 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43739 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 43742 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43764 vga.paddle_r_pos_v[3]
.sym 43767 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43771 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 43775 $PACKER_VCC_NET
.sym 43776 vga.ball_pos_v[6]
.sym 43777 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43778 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 43794 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43820 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 43823 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43826 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 43828 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43832 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 43835 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43838 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 43840 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43844 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 43847 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43850 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 43852 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43856 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 43859 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43862 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 43864 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43884 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43888 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43890 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43895 vga.ball_pos_v[8]
.sym 43899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43900 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 43902 vga.ball_pos_v[6]
.sym 43903 vga.paddle_r_pos_v[8]
.sym 43904 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43905 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43906 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 43935 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43943 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 43945 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43949 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 43952 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43955 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 43957 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43961 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 43964 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43967 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 43969 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43973 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 43976 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43979 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 43981 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43985 $nextpnr_ICESTORM_LC_45$I3
.sym 43988 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43993 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 43994 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43995 vga.ball_pos_v[6]
.sym 43996 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43997 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 43998 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43999 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 44000 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 44014 vga.paddle_l_pos_v[5]
.sym 44015 vga.ball_pos_v[5]
.sym 44017 $PACKER_VCC_NET
.sym 44021 vga.ball_pos_v[8]
.sym 44023 $PACKER_VCC_NET
.sym 44024 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44025 vga.ball_pos_v[7]
.sym 44029 $nextpnr_ICESTORM_LC_45$I3
.sym 44036 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 44041 vga.paddle_l_pos_v[8]
.sym 44042 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44044 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 44048 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44050 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44052 vga.ball_pos_v[1]
.sym 44053 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44055 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44056 vga.ball_pos_v[2]
.sym 44062 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44063 vga.paddle_r_pos_v[8]
.sym 44065 vga.ball_pos_v[0]
.sym 44070 $nextpnr_ICESTORM_LC_45$I3
.sym 44073 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44074 vga.ball_pos_v[0]
.sym 44076 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 44079 vga.ball_pos_v[1]
.sym 44080 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44081 vga.ball_pos_v[2]
.sym 44082 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44085 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44088 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44097 vga.paddle_l_pos_v[8]
.sym 44098 vga.paddle_r_pos_v[8]
.sym 44099 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44100 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44104 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 44106 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44113 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 44114 clk_25_125_$glb_clk
.sym 44115 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 44118 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44119 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 44120 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 44121 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 44122 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 44123 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 44128 vga.ball_pos_v[2]
.sym 44129 $PACKER_VCC_NET
.sym 44130 vga.ball_pos_v[3]
.sym 44131 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 44132 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 44133 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44136 vga.ball_pos_v[2]
.sym 44137 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 44138 vga.ball_pos_v[0]
.sym 44140 vga.ball_pos_v[6]
.sym 44141 vga.paddle_l_pos_v[7]
.sym 44142 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44143 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 44144 vga.ball_pos_v[5]
.sym 44146 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 44147 vga.paddle_l_pos_v[4]
.sym 44148 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44150 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44157 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 44158 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 44159 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 44160 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 44161 vga.ball_pos_v[5]
.sym 44162 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44163 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 44164 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 44165 vga.ball_pos_v[4]
.sym 44166 vga.ball_pos_v[8]
.sym 44167 vga.ball_pos_v[6]
.sym 44168 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 44169 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 44170 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 44171 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 44172 vga.ball_pos_v[3]
.sym 44181 vga.ball_pos_v[8]
.sym 44185 vga.ball_pos_v[7]
.sym 44186 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 44187 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 44188 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44191 vga.ball_pos_v[4]
.sym 44192 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 44196 vga.ball_pos_v[8]
.sym 44197 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 44198 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 44199 vga.ball_pos_v[3]
.sym 44202 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44203 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44204 vga.ball_pos_v[8]
.sym 44205 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 44220 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 44221 vga.ball_pos_v[5]
.sym 44222 vga.ball_pos_v[6]
.sym 44223 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 44227 vga.ball_pos_v[7]
.sym 44228 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 44229 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 44232 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 44233 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 44234 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 44235 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 44239 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 44240 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 44243 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 44245 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 44246 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44251 vga.ball_pos_v[4]
.sym 44252 vga.paddle_l_pos_v[4]
.sym 44253 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44254 vga.ball_pos_v[2]
.sym 44256 vga.paddle_l_pos_v[3]
.sym 44258 vga.ball_pos_v[2]
.sym 44263 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44270 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44285 vga.paddle_l_pos_v[8]
.sym 44297 $PACKER_VCC_NET
.sym 44300 vga.paddle_l_pos_v[4]
.sym 44303 vga.paddle_l_pos_v[7]
.sym 44306 vga.paddle_l_pos_v[6]
.sym 44307 vga.paddle_l_pos_v[5]
.sym 44309 vga.paddle_l_pos_v[3]
.sym 44310 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44312 $nextpnr_ICESTORM_LC_38$O
.sym 44314 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44318 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44320 vga.paddle_l_pos_v[3]
.sym 44324 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 44326 $PACKER_VCC_NET
.sym 44327 vga.paddle_l_pos_v[4]
.sym 44328 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44330 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 44332 vga.paddle_l_pos_v[5]
.sym 44334 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 44336 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 44338 vga.paddle_l_pos_v[6]
.sym 44340 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 44342 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 44345 vga.paddle_l_pos_v[7]
.sym 44346 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 44348 $nextpnr_ICESTORM_LC_39$I3
.sym 44350 vga.paddle_l_pos_v[8]
.sym 44352 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 44358 $nextpnr_ICESTORM_LC_39$I3
.sym 44363 vga.ball_ratio[1]
.sym 44364 vga.ball_ratio[2]
.sym 44365 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 44366 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44367 vga.ball_ratio_SB_DFFESR_Q_E
.sym 44369 vga.ball_ratio[0]
.sym 44376 vga.paddle_l_pos_v[7]
.sym 44384 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 44386 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 44388 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44396 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44397 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 44406 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44408 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44409 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44410 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44411 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44412 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44413 vga.count_v[1]
.sym 44414 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44415 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44416 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44417 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44419 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44421 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44423 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44425 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44427 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44428 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44429 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44430 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44431 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44432 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44434 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44435 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44437 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44438 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44441 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44443 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44444 vga.count_v[1]
.sym 44445 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44447 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44449 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44450 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44453 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 44455 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44456 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44457 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44459 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 44461 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44462 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44463 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44465 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 44467 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44468 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44469 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44471 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 44473 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44474 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44475 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44477 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 44479 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44480 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44481 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44485 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44487 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 44488 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44489 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 44490 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 44491 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 44492 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44519 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44521 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 44526 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44531 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44538 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44541 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44558 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 44560 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44561 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44562 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44564 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 44566 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44570 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 44573 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44576 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 44578 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44582 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 44585 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44588 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 44590 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44594 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 44597 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44600 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44602 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44609 P2_8_SB_LUT4_I1_I3[3]
.sym 44610 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 44612 P2_8_SB_LUT4_I0_I1[2]
.sym 44613 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 44615 P2_8_SB_LUT4_I0_I1[3]
.sym 44623 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44625 $PACKER_VCC_NET
.sym 44628 vga.left_down_pressed
.sym 44634 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 44644 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44651 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44681 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 44684 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44687 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 44689 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44693 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 44696 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44699 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 44701 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44705 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 44708 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44711 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 44713 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44717 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 44720 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44723 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44725 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44731 P2_9_SB_LUT4_I3_1_I1[1]
.sym 44732 P2_9_SB_LUT4_I3_1_O[2]
.sym 44733 P2_8_SB_LUT4_I1_O[2]
.sym 44734 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 44735 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[2]
.sym 44736 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 44737 P2_9_SB_LUT4_I3_1_I1[2]
.sym 44738 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 44743 P2_8_SB_LUT4_I0_I1[0]
.sym 44744 vga.interval_counter[10]
.sym 44746 vga.interval_counter[15]
.sym 44748 vga.interval_counter[11]
.sym 44752 P2_8_SB_LUT4_I1_I3[3]
.sym 44767 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44791 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44804 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 44806 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44810 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 44813 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44816 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 44818 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44822 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 44825 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44828 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 44830 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44834 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 44837 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44840 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 44842 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44846 $nextpnr_ICESTORM_LC_22$I3
.sym 44849 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44866 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 44867 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 44871 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 44872 P2_8_SB_LUT4_I3_1_O[1]
.sym 44873 P2_8_SB_LUT4_I0_I1[0]
.sym 44874 P2_8_SB_LUT4_I3_1_O[2]
.sym 44876 P2_7$SB_IO_IN
.sym 44890 $nextpnr_ICESTORM_LC_22$I3
.sym 44931 $nextpnr_ICESTORM_LC_22$I3
.sym 44991 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 44992 P2_7$SB_IO_IN
.sym 47088 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47090 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47092 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 47093 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 47110 vga.ball_pos_v[6]
.sym 47111 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47114 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47115 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47131 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 47138 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47140 vga.paddle_r_pos_v[7]
.sym 47141 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47143 vga.paddle_r_pos_v[5]
.sym 47144 vga.paddle_r_pos_v[4]
.sym 47145 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47146 vga.paddle_r_pos_v[6]
.sym 47148 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 47150 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47151 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47153 $PACKER_VCC_NET
.sym 47154 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47156 vga.paddle_r_pos_v[3]
.sym 47158 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47159 $nextpnr_ICESTORM_LC_40$O
.sym 47161 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47165 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[2]
.sym 47167 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47171 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[3]
.sym 47173 $PACKER_VCC_NET
.sym 47174 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47175 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47177 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[4]
.sym 47179 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47181 vga.paddle_r_pos_v[3]
.sym 47183 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[5]
.sym 47185 $PACKER_VCC_NET
.sym 47186 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 47187 vga.paddle_r_pos_v[4]
.sym 47189 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[6]
.sym 47192 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 47193 vga.paddle_r_pos_v[5]
.sym 47195 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[7]
.sym 47197 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47199 vga.paddle_r_pos_v[6]
.sym 47201 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 47203 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47205 vga.paddle_r_pos_v[7]
.sym 47209 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47212 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 47213 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 47214 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 47215 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 47216 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 47221 $PACKER_VCC_NET
.sym 47226 $PACKER_VCC_NET
.sym 47232 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47233 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47236 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47240 $PACKER_VCC_NET
.sym 47241 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 47242 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47243 vga.ball_pos_v[4]
.sym 47245 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 47266 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 47276 vga.paddle_r_pos_v[8]
.sym 47282 $nextpnr_ICESTORM_LC_41$I3
.sym 47285 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 47286 vga.paddle_r_pos_v[8]
.sym 47292 $nextpnr_ICESTORM_LC_41$I3
.sym 47332 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 47333 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 47334 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 47335 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 47336 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 47337 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 47338 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 47339 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 47340 P2_9_SB_LUT4_I3_1_O[3]
.sym 47343 P2_9_SB_LUT4_I3_1_O[3]
.sym 47348 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 47352 vga.ball_pos_v[0]
.sym 47358 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 47361 vga.ball_pos_v[7]
.sym 47362 vga.ball_pos_v[7]
.sym 47367 vga.right_down_pressed
.sym 47373 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47374 vga.ball_pos_v[6]
.sym 47378 vga.ball_pos_v[1]
.sym 47379 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 47380 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47381 vga.ball_pos_v[2]
.sym 47382 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47383 vga.ball_pos_v[0]
.sym 47384 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47385 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47386 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47387 vga.ball_pos_v[3]
.sym 47388 vga.ball_pos_v[7]
.sym 47393 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47394 vga.ball_pos_v[5]
.sym 47402 vga.ball_pos_v[4]
.sym 47405 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[1]
.sym 47407 vga.ball_pos_v[0]
.sym 47408 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47411 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[2]
.sym 47413 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47414 vga.ball_pos_v[1]
.sym 47417 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[3]
.sym 47419 vga.ball_pos_v[2]
.sym 47420 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47423 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[4]
.sym 47425 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47426 vga.ball_pos_v[3]
.sym 47429 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[5]
.sym 47431 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47432 vga.ball_pos_v[4]
.sym 47435 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[6]
.sym 47437 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47438 vga.ball_pos_v[5]
.sym 47441 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[7]
.sym 47443 vga.ball_pos_v[6]
.sym 47444 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 47447 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 47449 vga.ball_pos_v[7]
.sym 47450 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47455 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 47457 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 47459 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47462 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 47474 $PACKER_VCC_NET
.sym 47478 vga.ball_pos_v[6]
.sym 47480 vga.ball_pos_v[5]
.sym 47481 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47483 vga.ball_pos_v[3]
.sym 47485 vga.ball_pos_v[2]
.sym 47486 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 47487 vga.ball_pos_v[1]
.sym 47488 vga.ball_pos_v[4]
.sym 47491 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 47496 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 47501 vga.ball_pos_v[8]
.sym 47527 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47528 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[9]
.sym 47530 vga.ball_pos_v[8]
.sym 47531 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 47534 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[10]
.sym 47536 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47540 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[11]
.sym 47543 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47546 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[12]
.sym 47548 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[13]
.sym 47555 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47558 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[14]
.sym 47560 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47564 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[15]
.sym 47567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47570 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 47572 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47580 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 47581 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47582 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47584 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47585 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47590 vga.paddle_r_pos_v[5]
.sym 47591 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 47594 vga.paddle_r_pos_v[8]
.sym 47597 vga.ball_pos_v[8]
.sym 47602 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 47603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47605 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47606 vga.ball_pos_v[6]
.sym 47607 vga.ball_pos_v[8]
.sym 47610 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47614 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 47650 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[17]
.sym 47654 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47657 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[18]
.sym 47659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[19]
.sym 47666 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47669 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[20]
.sym 47671 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[21]
.sym 47678 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47681 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[22]
.sym 47683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[23]
.sym 47690 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47693 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 47695 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47701 vga.ball_pos_v[5]
.sym 47702 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47703 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 47704 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47705 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 47706 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47707 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 47708 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47713 $PACKER_VCC_NET
.sym 47716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47721 $PACKER_VCC_NET
.sym 47724 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 47726 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 47729 vga.paddle_r_pos_v[6]
.sym 47730 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 47732 $PACKER_VCC_NET
.sym 47733 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47734 vga.ball_pos_v[4]
.sym 47735 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47737 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 47757 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47774 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[25]
.sym 47777 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47780 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[26]
.sym 47782 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47786 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[27]
.sym 47789 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47792 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[28]
.sym 47794 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47798 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[29]
.sym 47801 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47804 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[30]
.sym 47806 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47810 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[31]
.sym 47813 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47816 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 47818 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47825 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47826 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47827 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47828 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 47829 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47830 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47831 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47843 vga.ball_pos_v[5]
.sym 47849 vga.ball_angle[3]
.sym 47852 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47853 vga.ball_pos_v[7]
.sym 47856 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 47860 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 47865 vga.ball_angle[3]
.sym 47867 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 47869 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 47870 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47871 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47872 vga.ball_pos_v[3]
.sym 47875 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 47876 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47877 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 47878 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47879 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47880 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47882 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47884 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47886 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47887 vga.paddle_l_pos_v[6]
.sym 47889 vga.paddle_r_pos_v[6]
.sym 47892 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 47893 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47894 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47895 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47896 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47898 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 47899 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47900 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47901 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 47904 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47905 vga.ball_angle[3]
.sym 47906 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47907 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47910 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 47911 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 47912 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47916 vga.ball_pos_v[3]
.sym 47917 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47918 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47922 vga.paddle_l_pos_v[6]
.sym 47923 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47924 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47925 vga.paddle_r_pos_v[6]
.sym 47928 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47929 vga.ball_angle[3]
.sym 47930 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47931 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47934 vga.ball_angle[3]
.sym 47936 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 47937 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 47940 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47941 vga.ball_angle[3]
.sym 47942 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 47944 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 47945 clk_25_125_$glb_clk
.sym 47946 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 47947 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47948 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47949 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 47950 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 47951 vga.ball_pos_v[4]
.sym 47952 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 47953 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47954 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47965 vga.ball_pos_v[6]
.sym 47969 $PACKER_VCC_NET
.sym 47972 vga.ball_pos_v[4]
.sym 47973 vga.paddle_l_pos_v[6]
.sym 47974 vga.ball_pos_v[1]
.sym 47975 vga.paddle_l_pos_v[5]
.sym 47979 vga.ball_pos_v[7]
.sym 47982 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 47991 vga.paddle_l_pos_v[6]
.sym 47992 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 47994 vga.paddle_l_pos_v[3]
.sym 47995 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47999 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 48001 vga.paddle_l_pos_v[5]
.sym 48002 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 48004 vga.paddle_l_pos_v[7]
.sym 48006 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 48007 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48009 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 48011 $PACKER_VCC_NET
.sym 48016 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48018 vga.paddle_l_pos_v[4]
.sym 48019 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 48020 $nextpnr_ICESTORM_LC_65$O
.sym 48022 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48026 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 48029 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48032 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 48034 $PACKER_VCC_NET
.sym 48035 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 48036 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48038 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 48040 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 48042 vga.paddle_l_pos_v[3]
.sym 48044 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 48046 $PACKER_VCC_NET
.sym 48047 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 48048 vga.paddle_l_pos_v[4]
.sym 48050 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 48053 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 48054 vga.paddle_l_pos_v[5]
.sym 48056 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 48058 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 48060 vga.paddle_l_pos_v[6]
.sym 48062 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 48064 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 48066 vga.paddle_l_pos_v[7]
.sym 48070 vga.ball_angle[3]
.sym 48071 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 48072 vga.ball_pos_v[7]
.sym 48074 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48075 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 48076 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48077 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 48087 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 48088 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 48090 vga.ball_pos_v[8]
.sym 48093 vga.ball_pos_v[6]
.sym 48096 P2_9$SB_IO_IN
.sym 48100 vga.left_down_pressed
.sym 48101 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 48104 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 48106 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 48121 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 48124 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 48126 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 48127 vga.ball_angle[3]
.sym 48130 vga.paddle_l_pos_v[8]
.sym 48131 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48134 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 48135 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 48138 vga.ball_pos_v[0]
.sym 48141 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 48143 $nextpnr_ICESTORM_LC_66$I3
.sym 48145 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 48147 vga.paddle_l_pos_v[8]
.sym 48153 $nextpnr_ICESTORM_LC_66$I3
.sym 48168 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 48169 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 48170 vga.ball_pos_v[0]
.sym 48171 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 48180 vga.ball_angle[3]
.sym 48182 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 48187 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48188 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 48189 vga.ball_angle[3]
.sym 48200 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48205 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48216 vga.ball_pos_v[7]
.sym 48217 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48218 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48224 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48226 $PACKER_VCC_NET
.sym 48228 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48235 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 48236 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 48239 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 48241 vga.left_up_pressed
.sym 48244 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48245 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 48251 vga.ball_ratio[1]
.sym 48252 vga.ball_ratio[2]
.sym 48254 P2_9_SB_LUT4_I3_1_O[3]
.sym 48257 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48260 vga.left_down_pressed
.sym 48261 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48265 vga.ball_ratio[0]
.sym 48266 $nextpnr_ICESTORM_LC_80$O
.sym 48269 vga.ball_ratio[0]
.sym 48272 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48273 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48275 vga.ball_ratio[1]
.sym 48276 vga.ball_ratio[0]
.sym 48279 vga.ball_ratio[2]
.sym 48280 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48282 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48285 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 48287 vga.left_up_pressed
.sym 48288 P2_9_SB_LUT4_I3_1_O[3]
.sym 48292 vga.left_down_pressed
.sym 48293 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 48294 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48297 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 48298 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 48300 P2_9_SB_LUT4_I3_1_O[3]
.sym 48309 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48310 vga.ball_ratio[0]
.sym 48313 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48314 clk_25_125_$glb_clk
.sym 48315 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 48316 vga.interval_counter[1]
.sym 48317 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 48318 P2_8_SB_LUT4_I0_I1[1]
.sym 48321 P2_8_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 48328 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48333 vga.paddle_l_pos_v[8]
.sym 48336 vga.left_down_pressed
.sym 48337 vga.left_up_pressed
.sym 48338 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48341 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48343 P2_8_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 48347 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48348 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48359 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48360 vga.left_down_pressed
.sym 48361 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 48364 vga.ball_ratio[0]
.sym 48365 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48366 vga.ball_ratio[1]
.sym 48367 vga.ball_ratio[2]
.sym 48371 $PACKER_VCC_NET
.sym 48372 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48373 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48375 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 48376 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48377 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 48379 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 48380 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48383 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 48384 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48385 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48390 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48393 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48402 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 48403 vga.ball_ratio[2]
.sym 48405 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48408 vga.left_down_pressed
.sym 48409 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 48410 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48411 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48415 $PACKER_VCC_NET
.sym 48416 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48417 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48420 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 48421 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 48422 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48423 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 48426 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 48427 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 48428 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48429 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48432 vga.ball_ratio[0]
.sym 48433 vga.ball_ratio[1]
.sym 48434 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48435 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 48436 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48437 clk_25_125_$glb_clk
.sym 48438 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 48439 P2_9_SB_LUT4_I3_I1[0]
.sym 48440 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 48441 P2_8_SB_LUT4_I1_O[3]
.sym 48442 P2_8_SB_LUT4_I3_1_I2[3]
.sym 48443 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 48444 P2_8_SB_LUT4_I3_O[0]
.sym 48445 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48446 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 48466 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 48468 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48472 P2_9_SB_LUT4_I3_I1[0]
.sym 48482 P2_8_SB_LUT4_I0_I1[1]
.sym 48484 P2_8_SB_LUT4_I3_1_I2[1]
.sym 48485 P2_8_SB_LUT4_I0_I1[0]
.sym 48486 vga.interval_counter[11]
.sym 48492 vga.interval_counter[10]
.sym 48494 vga.interval_counter[15]
.sym 48495 P2_8_SB_LUT4_I0_I1[3]
.sym 48508 P2_8_SB_LUT4_I0_I1[2]
.sym 48520 vga.interval_counter[11]
.sym 48521 vga.interval_counter[10]
.sym 48525 vga.interval_counter[11]
.sym 48526 vga.interval_counter[15]
.sym 48528 vga.interval_counter[10]
.sym 48538 vga.interval_counter[10]
.sym 48539 vga.interval_counter[11]
.sym 48543 P2_8_SB_LUT4_I0_I1[0]
.sym 48544 P2_8_SB_LUT4_I0_I1[3]
.sym 48545 P2_8_SB_LUT4_I0_I1[2]
.sym 48546 P2_8_SB_LUT4_I0_I1[1]
.sym 48556 P2_8_SB_LUT4_I3_1_I2[1]
.sym 48557 vga.interval_counter[15]
.sym 48562 P2_9_SB_LUT4_I3_1_I1[0]
.sym 48563 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 48564 P2_8_SB_LUT4_I3_1_O[0]
.sym 48565 P2_8_SB_LUT4_I1_O[0]
.sym 48566 P2_9_SB_LUT4_I3_O[0]
.sym 48567 P2_9_SB_LUT4_I3_O[2]
.sym 48568 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 48569 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 48576 P2_8_SB_LUT4_I3_1_O[2]
.sym 48580 P2_8_SB_LUT4_I3_1_I2[1]
.sym 48588 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48593 P2_9$SB_IO_IN
.sym 48603 P2_9_SB_LUT4_I3_1_I1[1]
.sym 48604 P2_9$SB_IO_IN
.sym 48605 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 48606 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 48607 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 48608 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48609 P2_9_SB_LUT4_I3_1_I1[2]
.sym 48611 P2_8_SB_LUT4_I0_I1[0]
.sym 48612 P2_8_SB_LUT4_I3_1_O[1]
.sym 48613 P2_8_SB_LUT4_I1_O[3]
.sym 48614 P2_8_SB_LUT4_I3_1_O[2]
.sym 48616 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 48617 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 48618 P2_8_SB_LUT4_I0_I1[3]
.sym 48621 P2_8_SB_LUT4_I1_O[2]
.sym 48622 P2_8_SB_LUT4_I1_O[0]
.sym 48624 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 48625 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 48626 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 48627 P2_9_SB_LUT4_I3_1_I1[0]
.sym 48628 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 48629 P2_8_SB_LUT4_I3_1_O[0]
.sym 48631 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[2]
.sym 48632 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 48636 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 48637 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 48638 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 48639 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[2]
.sym 48642 P2_9$SB_IO_IN
.sym 48643 P2_9_SB_LUT4_I3_1_I1[1]
.sym 48644 P2_9_SB_LUT4_I3_1_I1[0]
.sym 48645 P2_9_SB_LUT4_I3_1_I1[2]
.sym 48648 P2_8_SB_LUT4_I3_1_O[2]
.sym 48649 P2_8_SB_LUT4_I0_I1[0]
.sym 48650 P2_8_SB_LUT4_I3_1_O[1]
.sym 48651 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48654 P2_8_SB_LUT4_I3_1_O[0]
.sym 48655 P2_8_SB_LUT4_I3_1_O[2]
.sym 48657 P2_8_SB_LUT4_I3_1_O[1]
.sym 48660 P2_8_SB_LUT4_I1_O[2]
.sym 48661 P2_8_SB_LUT4_I1_O[3]
.sym 48662 P2_8_SB_LUT4_I0_I1[3]
.sym 48663 P2_8_SB_LUT4_I1_O[0]
.sym 48666 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48667 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 48668 P2_8_SB_LUT4_I0_I1[0]
.sym 48669 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 48673 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 48674 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 48675 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 48678 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 48679 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 48680 P2_9_SB_LUT4_I3_1_I1[0]
.sym 48681 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 48685 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 48686 P2_9_SB_LUT4_I3_I1[1]
.sym 48687 P2_9_SB_LUT4_I3_1_O[1]
.sym 48688 P2_8_SB_LUT4_I3_1_I2[2]
.sym 48689 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 48690 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 48691 P2_8_SB_LUT4_I3_O[2]
.sym 48692 P2_9_SB_LUT4_I3_O[3]
.sym 48698 P2_7$SB_IO_IN
.sym 48699 P2_8$SB_IO_IN
.sym 48706 P2_7$SB_IO_IN
.sym 48708 P2_9$SB_IO_IN
.sym 48720 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 48810 clk_25_125
.sym 48818 P2_9_SB_LUT4_I3_1_O[3]
.sym 48825 P2_8$SB_IO_IN
.sym 50703 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50825 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50827 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50924 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 50946 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 50952 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 50958 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 50960 vga.right_down_pressed
.sym 50970 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50976 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50977 $PACKER_VCC_NET
.sym 50981 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 50985 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50988 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 50989 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51003 vga.right_down_pressed
.sym 51004 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51005 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51006 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51015 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51027 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51028 $PACKER_VCC_NET
.sym 51030 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51035 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51036 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51037 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51038 clk_25_125_$glb_clk
.sym 51039 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 51040 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 51043 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51051 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 51054 vga.right_down_pressed
.sym 51064 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 51065 vga.paddle_r_pos_v[6]
.sym 51066 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 51069 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51071 vga.paddle_r_pos_v[3]
.sym 51072 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51073 vga.paddle_r_pos_v[5]
.sym 51074 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51075 vga.paddle_r_pos_v[8]
.sym 51081 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51082 vga.ball_pos_v[4]
.sym 51084 vga.ball_pos_v[0]
.sym 51085 vga.ball_pos_v[6]
.sym 51089 vga.ball_pos_v[5]
.sym 51090 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51092 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 51093 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51094 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 51096 vga.ball_pos_v[2]
.sym 51098 vga.ball_pos_v[7]
.sym 51101 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 51102 vga.ball_pos_v[1]
.sym 51103 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 51104 vga.ball_pos_v[3]
.sym 51105 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51107 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 51108 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 51109 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 51110 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 51111 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 51112 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 51113 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 51115 vga.ball_pos_v[0]
.sym 51116 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51117 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51119 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 51121 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51122 vga.ball_pos_v[1]
.sym 51125 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 51127 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51128 vga.ball_pos_v[2]
.sym 51131 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 51133 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 51134 vga.ball_pos_v[3]
.sym 51135 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 51137 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 51139 vga.ball_pos_v[4]
.sym 51140 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 51141 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 51143 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 51145 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 51146 vga.ball_pos_v[5]
.sym 51147 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 51149 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 51151 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 51152 vga.ball_pos_v[6]
.sym 51153 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 51155 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 51157 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 51158 vga.ball_pos_v[7]
.sym 51159 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 51165 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 51166 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 51167 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 51168 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 51169 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 51170 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 51175 vga.ball_pos_v[5]
.sym 51176 vga.ball_pos_v[4]
.sym 51183 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 51184 vga.ball_pos_v[2]
.sym 51187 vga.right_down_pressed
.sym 51188 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51189 vga.paddle_r_pos_v[7]
.sym 51191 vga.paddle_r_pos_v[6]
.sym 51193 vga.right_down_pressed
.sym 51195 vga.paddle_r_pos_v[4]
.sym 51197 vga.paddle_r_pos_v[3]
.sym 51199 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 51204 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 51205 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 51210 vga.ball_pos_v[4]
.sym 51211 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51212 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 51213 vga.ball_pos_v[8]
.sym 51214 vga.ball_pos_v[6]
.sym 51216 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51217 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 51220 vga.ball_pos_v[2]
.sym 51223 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 51224 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 51225 vga.ball_pos_v[5]
.sym 51226 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51227 vga.ball_pos_v[7]
.sym 51230 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 51231 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 51232 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 51233 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 51234 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 51235 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 51236 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 51238 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 51239 vga.ball_pos_v[8]
.sym 51240 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 51242 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 51245 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 51246 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 51249 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 51250 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 51251 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 51252 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 51255 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 51256 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 51257 vga.ball_pos_v[5]
.sym 51263 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51264 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51267 vga.ball_pos_v[6]
.sym 51268 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 51270 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 51273 vga.ball_pos_v[8]
.sym 51274 vga.ball_pos_v[7]
.sym 51275 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 51276 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 51279 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 51280 vga.ball_pos_v[2]
.sym 51281 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51282 vga.ball_pos_v[4]
.sym 51286 vga.paddle_r_pos_v[6]
.sym 51288 vga.paddle_r_pos_v[4]
.sym 51289 vga.paddle_r_pos_v[3]
.sym 51290 vga.paddle_r_pos_v[5]
.sym 51291 vga.paddle_r_pos_v[8]
.sym 51293 vga.paddle_r_pos_v[7]
.sym 51300 vga.ball_pos_v[6]
.sym 51309 vga.ball_pos_v[8]
.sym 51310 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51311 vga.paddle_r_pos_v[5]
.sym 51313 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51316 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 51317 vga.paddle_r_pos_v[7]
.sym 51320 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51329 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51331 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51334 vga.right_down_pressed
.sym 51336 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51339 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51342 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 51345 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51346 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51347 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51352 vga.ball_pos_v[1]
.sym 51353 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 51354 vga.paddle_r_pos_v[3]
.sym 51356 vga.ball_pos_v[3]
.sym 51357 vga.ball_pos_v[0]
.sym 51360 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 51361 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 51362 vga.ball_pos_v[3]
.sym 51372 vga.ball_pos_v[1]
.sym 51373 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51374 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51375 vga.ball_pos_v[0]
.sym 51384 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51385 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51386 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51387 vga.right_down_pressed
.sym 51403 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51405 vga.paddle_r_pos_v[3]
.sym 51406 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51407 clk_25_125_$glb_clk
.sym 51408 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 51411 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51412 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51413 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 51414 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 51415 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 51416 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 51428 vga.paddle_r_pos_v[6]
.sym 51431 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51433 vga.ball_pos_v[8]
.sym 51438 vga.ball_pos_v[5]
.sym 51439 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51443 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51452 vga.paddle_r_pos_v[4]
.sym 51453 vga.paddle_r_pos_v[3]
.sym 51454 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51455 $PACKER_VCC_NET
.sym 51458 vga.paddle_r_pos_v[6]
.sym 51462 vga.paddle_r_pos_v[5]
.sym 51463 vga.paddle_r_pos_v[8]
.sym 51465 vga.paddle_r_pos_v[7]
.sym 51469 $PACKER_VCC_NET
.sym 51477 $PACKER_VCC_NET
.sym 51482 $nextpnr_ICESTORM_LC_84$O
.sym 51485 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51488 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51490 $PACKER_VCC_NET
.sym 51491 vga.paddle_r_pos_v[3]
.sym 51492 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51494 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51497 vga.paddle_r_pos_v[4]
.sym 51498 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51500 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51502 $PACKER_VCC_NET
.sym 51503 vga.paddle_r_pos_v[5]
.sym 51504 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51506 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51508 vga.paddle_r_pos_v[6]
.sym 51509 $PACKER_VCC_NET
.sym 51510 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51512 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51514 vga.paddle_r_pos_v[7]
.sym 51515 $PACKER_VCC_NET
.sym 51516 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51518 $nextpnr_ICESTORM_LC_85$I3
.sym 51520 $PACKER_VCC_NET
.sym 51521 vga.paddle_r_pos_v[8]
.sym 51522 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51528 $nextpnr_ICESTORM_LC_85$I3
.sym 51532 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 51558 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51561 vga.paddle_r_pos_v[4]
.sym 51564 vga.ball_pos_v[5]
.sym 51573 vga.ball_pos_v[5]
.sym 51574 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 51575 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51576 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 51577 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 51578 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 51580 vga.ball_pos_v[2]
.sym 51581 vga.paddle_r_pos_v[5]
.sym 51582 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51583 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 51584 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51585 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51586 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51587 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51588 vga.ball_pos_v[3]
.sym 51589 vga.ball_pos_v[4]
.sym 51590 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51591 vga.ball_pos_v[6]
.sym 51593 vga.ball_pos_v[8]
.sym 51595 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 51596 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51597 vga.ball_pos_v[7]
.sym 51598 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51599 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51602 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51603 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51604 vga.paddle_l_pos_v[5]
.sym 51607 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 51608 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 51609 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51612 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51613 vga.ball_pos_v[8]
.sym 51614 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 51615 vga.ball_pos_v[3]
.sym 51618 vga.paddle_l_pos_v[5]
.sym 51619 vga.paddle_r_pos_v[5]
.sym 51620 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51621 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51624 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51625 vga.ball_pos_v[5]
.sym 51626 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 51627 vga.ball_pos_v[6]
.sym 51630 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51632 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 51636 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 51637 vga.ball_pos_v[4]
.sym 51638 vga.ball_pos_v[7]
.sym 51639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51642 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51643 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51644 vga.ball_pos_v[5]
.sym 51648 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51649 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51650 vga.ball_pos_v[2]
.sym 51651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51652 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 51653 clk_25_125_$glb_clk
.sym 51654 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 51657 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51658 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51659 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51660 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51661 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51662 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51676 vga.ball_pos_v[3]
.sym 51679 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51680 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51683 vga.ball_pos_v[7]
.sym 51689 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51696 vga.ball_pos_v[5]
.sym 51701 $PACKER_VCC_NET
.sym 51706 vga.ball_pos_v[6]
.sym 51708 vga.ball_pos_v[4]
.sym 51709 $PACKER_VCC_NET
.sym 51712 vga.ball_pos_v[0]
.sym 51714 vga.ball_pos_v[3]
.sym 51716 vga.ball_pos_v[7]
.sym 51720 vga.ball_pos_v[2]
.sym 51721 $PACKER_VCC_NET
.sym 51727 vga.ball_pos_v[1]
.sym 51728 $nextpnr_ICESTORM_LC_82$O
.sym 51731 vga.ball_pos_v[0]
.sym 51734 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51736 vga.ball_pos_v[1]
.sym 51737 $PACKER_VCC_NET
.sym 51738 vga.ball_pos_v[0]
.sym 51740 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51742 vga.ball_pos_v[2]
.sym 51743 $PACKER_VCC_NET
.sym 51744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51746 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51748 vga.ball_pos_v[3]
.sym 51749 $PACKER_VCC_NET
.sym 51750 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51752 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51754 vga.ball_pos_v[4]
.sym 51755 $PACKER_VCC_NET
.sym 51756 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51758 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51760 vga.ball_pos_v[5]
.sym 51761 $PACKER_VCC_NET
.sym 51762 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51764 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51766 vga.ball_pos_v[6]
.sym 51767 $PACKER_VCC_NET
.sym 51768 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51770 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51772 vga.ball_pos_v[7]
.sym 51773 $PACKER_VCC_NET
.sym 51774 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51778 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51779 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51780 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51781 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 51782 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51783 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51784 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51785 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51804 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 51805 vga.paddle_r_pos_v[7]
.sym 51806 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 51807 vga.ball_pos_v[1]
.sym 51809 vga.ball_pos_v[3]
.sym 51814 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51819 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51820 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 51821 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 51822 vga.ball_pos_v[8]
.sym 51825 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51826 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51827 vga.ball_angle[3]
.sym 51828 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51830 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51831 vga.paddle_r_pos_v[4]
.sym 51832 $PACKER_VCC_NET
.sym 51833 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51834 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51835 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51836 vga.paddle_l_pos_v[4]
.sym 51837 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51840 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 51842 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51843 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51845 vga.ball_pos_v[6]
.sym 51847 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51848 vga.ball_pos_v[2]
.sym 51852 $PACKER_VCC_NET
.sym 51853 vga.ball_pos_v[8]
.sym 51855 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51858 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51859 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51860 vga.ball_angle[3]
.sym 51861 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51864 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51866 vga.ball_pos_v[2]
.sym 51867 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51870 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51872 vga.ball_pos_v[6]
.sym 51873 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51876 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51877 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 51879 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 51882 vga.paddle_l_pos_v[4]
.sym 51883 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51884 vga.paddle_r_pos_v[4]
.sym 51885 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51888 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 51889 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51890 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51891 vga.ball_angle[3]
.sym 51894 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51895 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51896 vga.ball_angle[3]
.sym 51897 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51898 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 51899 clk_25_125_$glb_clk
.sym 51900 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 51901 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 51902 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51903 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51904 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51905 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51906 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 51918 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51920 $PACKER_VCC_NET
.sym 51923 vga.ball_pos_v[4]
.sym 51924 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51925 vga.ball_pos_v[8]
.sym 51930 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51931 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51936 $PACKER_VCC_NET
.sym 51946 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51947 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51948 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51951 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51952 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51954 vga.ball_pos_v[4]
.sym 51955 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51957 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51958 vga.ball_angle[3]
.sym 51960 vga.paddle_l_pos_v[7]
.sym 51961 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 51962 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51963 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51964 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 51965 vga.paddle_r_pos_v[7]
.sym 51966 vga.ball_angle[3]
.sym 51967 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51970 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51971 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 51975 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 51976 vga.ball_angle[3]
.sym 51977 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51978 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 51981 vga.ball_pos_v[4]
.sym 51982 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51984 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51987 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51989 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51990 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51999 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52000 vga.paddle_r_pos_v[7]
.sym 52001 vga.paddle_l_pos_v[7]
.sym 52002 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52005 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52006 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 52007 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 52008 vga.ball_angle[3]
.sym 52011 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52012 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 52013 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 52014 vga.ball_angle[3]
.sym 52017 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52018 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 52019 vga.ball_angle[3]
.sym 52021 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 52022 clk_25_125_$glb_clk
.sym 52023 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 52067 vga.paddle_l_pos_v[5]
.sym 52071 vga.paddle_l_pos_v[8]
.sym 52076 vga.paddle_l_pos_v[7]
.sym 52078 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52082 vga.paddle_l_pos_v[6]
.sym 52086 vga.paddle_l_pos_v[4]
.sym 52088 vga.paddle_l_pos_v[3]
.sym 52089 $PACKER_VCC_NET
.sym 52096 $PACKER_VCC_NET
.sym 52097 $nextpnr_ICESTORM_LC_30$O
.sym 52100 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52103 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 52106 vga.paddle_l_pos_v[3]
.sym 52109 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 52111 vga.paddle_l_pos_v[4]
.sym 52112 $PACKER_VCC_NET
.sym 52115 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 52117 vga.paddle_l_pos_v[5]
.sym 52118 $PACKER_VCC_NET
.sym 52121 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 52123 vga.paddle_l_pos_v[6]
.sym 52127 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 52129 vga.paddle_l_pos_v[7]
.sym 52133 $nextpnr_ICESTORM_LC_31$I3
.sym 52136 vga.paddle_l_pos_v[8]
.sym 52143 $nextpnr_ICESTORM_LC_31$I3
.sym 52149 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52150 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 52151 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52152 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52153 P2_8_SB_LUT4_I0_I1[0]
.sym 52154 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 52162 vga.paddle_l_pos_v[7]
.sym 52163 vga.paddle_l_pos_v[5]
.sym 52168 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 52176 P2_8_SB_LUT4_I0_I1[0]
.sym 52177 P1B4$SB_IO_OUT
.sym 52189 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 52204 vga.interval_counter[1]
.sym 52211 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 52214 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52215 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 52222 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 52223 vga.interval_counter[1]
.sym 52229 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 52235 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 52236 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 52251 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 52252 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 52253 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52254 vga.interval_counter[1]
.sym 52268 clk_25_125_$glb_clk
.sym 52269 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_sr
.sym 52270 P2_8_SB_LUT4_I3_1_O[1]
.sym 52271 P2_8_SB_LUT4_I3_1_O[2]
.sym 52272 vga.interval_counter[10]
.sym 52273 vga.interval_counter[11]
.sym 52274 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 52275 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 52276 P2_8_SB_LUT4_I3_1_I2[1]
.sym 52277 vga.interval_counter[15]
.sym 52286 vga.left_down_pressed
.sym 52287 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 52294 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52295 P2_8_SB_LUT4_I0_I1[1]
.sym 52298 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52300 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52312 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 52315 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52316 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52318 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52319 vga.interval_counter[1]
.sym 52320 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 52321 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52322 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 52325 P2_8_SB_LUT4_I0_I1[0]
.sym 52326 P2_8_SB_LUT4_I3_1_O[2]
.sym 52327 P2_8_SB_LUT4_I3_1_O[1]
.sym 52328 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 52331 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 52334 vga.interval_counter[15]
.sym 52336 P2_8_SB_LUT4_I1_I3[0]
.sym 52339 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 52340 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 52341 P2_8_SB_LUT4_I3_1_I2[1]
.sym 52342 P2_8_SB_LUT4_I1_I3[3]
.sym 52344 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52345 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 52346 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 52347 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 52350 vga.interval_counter[1]
.sym 52351 P2_8_SB_LUT4_I1_I3[3]
.sym 52352 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52353 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 52357 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 52358 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 52364 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 52365 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 52369 P2_8_SB_LUT4_I3_1_I2[1]
.sym 52371 vga.interval_counter[15]
.sym 52374 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 52375 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 52376 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52377 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 52380 P2_8_SB_LUT4_I1_I3[0]
.sym 52381 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 52383 vga.interval_counter[1]
.sym 52386 P2_8_SB_LUT4_I0_I1[0]
.sym 52387 P2_8_SB_LUT4_I3_1_O[2]
.sym 52388 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52389 P2_8_SB_LUT4_I3_1_O[1]
.sym 52393 P2_8_SB_LUT4_I1_I3[2]
.sym 52394 P2_8_SB_LUT4_I1_I3[0]
.sym 52395 vga.interval_counter[18]
.sym 52396 vga.interval_counter[19]
.sym 52397 vga.interval_counter[20]
.sym 52398 vga.interval_counter[21]
.sym 52399 vga.interval_counter[22]
.sym 52400 vga.interval_counter[23]
.sym 52406 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52407 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 52408 $PACKER_VCC_NET
.sym 52409 P1B4$SB_IO_OUT
.sym 52424 P2_8_SB_LUT4_I3_O[0]
.sym 52434 P2_8_SB_LUT4_I3_1_O[1]
.sym 52435 P2_8_SB_LUT4_I3_1_O[2]
.sym 52436 P2_8_SB_LUT4_I1_O[3]
.sym 52437 P2_8_SB_LUT4_I3_1_I2[3]
.sym 52438 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 52440 P2_8_SB_LUT4_I3_1_I2[1]
.sym 52444 P2_8_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 52445 P2_8_SB_LUT4_I3_1_I2[2]
.sym 52446 P2_8_SB_LUT4_I0_I1[0]
.sym 52448 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 52449 P2_8$SB_IO_IN
.sym 52451 P2_8_SB_LUT4_I1_I3[0]
.sym 52452 vga.interval_counter[18]
.sym 52454 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52455 P2_8_SB_LUT4_I0_I1[1]
.sym 52456 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52458 P2_8_SB_LUT4_I1_I3[2]
.sym 52459 P2_8_SB_LUT4_I1_I3[3]
.sym 52460 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52461 vga.interval_counter[19]
.sym 52462 P2_8_SB_LUT4_I0_I1[2]
.sym 52467 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52470 P2_8_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 52474 vga.interval_counter[19]
.sym 52476 vga.interval_counter[18]
.sym 52479 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52480 P2_8_SB_LUT4_I3_1_I2[3]
.sym 52481 P2_8$SB_IO_IN
.sym 52485 P2_8_SB_LUT4_I1_I3[0]
.sym 52486 P2_8_SB_LUT4_I1_I3[3]
.sym 52487 P2_8_SB_LUT4_I1_I3[2]
.sym 52488 P2_8$SB_IO_IN
.sym 52491 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 52492 P2_8_SB_LUT4_I0_I1[0]
.sym 52493 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 52494 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 52497 P2_8_SB_LUT4_I0_I1[1]
.sym 52498 P2_8_SB_LUT4_I1_O[3]
.sym 52499 P2_8_SB_LUT4_I0_I1[2]
.sym 52500 P2_8$SB_IO_IN
.sym 52504 P2_8_SB_LUT4_I3_1_O[2]
.sym 52505 P2_8_SB_LUT4_I3_1_O[1]
.sym 52509 P2_8_SB_LUT4_I3_1_I2[3]
.sym 52510 P2_8_SB_LUT4_I3_1_I2[1]
.sym 52511 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52512 P2_8_SB_LUT4_I3_1_I2[2]
.sym 52516 P2_9_SB_LUT4_I3_1_O[0]
.sym 52522 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52557 P2_9_SB_LUT4_I3_I1[0]
.sym 52558 P2_8_SB_LUT4_I1_I3[0]
.sym 52559 P2_8$SB_IO_IN
.sym 52560 P2_9$SB_IO_IN
.sym 52561 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 52562 P2_9_SB_LUT4_I3_O[2]
.sym 52563 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 52564 P2_9_SB_LUT4_I3_1_O[3]
.sym 52565 P2_8_SB_LUT4_I1_I3[2]
.sym 52566 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 52569 P2_9_SB_LUT4_I3_O[0]
.sym 52570 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52571 P2_8_SB_LUT4_I3_O[2]
.sym 52572 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52573 P2_9_SB_LUT4_I3_1_O[0]
.sym 52574 P2_9_SB_LUT4_I3_I1[1]
.sym 52581 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 52582 P2_9_SB_LUT4_I3_1_O[2]
.sym 52583 P2_9_SB_LUT4_I3_1_O[1]
.sym 52584 P2_8_SB_LUT4_I3_O[0]
.sym 52585 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52586 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 52587 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52588 P2_9_SB_LUT4_I3_O[3]
.sym 52590 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 52591 P2_8_SB_LUT4_I1_I3[2]
.sym 52593 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52596 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52598 P2_8_SB_LUT4_I3_O[2]
.sym 52599 P2_8_SB_LUT4_I3_O[0]
.sym 52602 P2_9_SB_LUT4_I3_O[3]
.sym 52603 P2_9_SB_LUT4_I3_O[2]
.sym 52604 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 52605 P2_9_SB_LUT4_I3_O[0]
.sym 52608 P2_8_SB_LUT4_I1_I3[2]
.sym 52609 P2_9_SB_LUT4_I3_1_O[0]
.sym 52610 P2_8_SB_LUT4_I1_I3[0]
.sym 52611 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52614 P2_9_SB_LUT4_I3_1_O[2]
.sym 52615 P2_9_SB_LUT4_I3_1_O[3]
.sym 52616 P2_9_SB_LUT4_I3_1_O[0]
.sym 52617 P2_9_SB_LUT4_I3_1_O[1]
.sym 52620 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 52621 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 52622 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 52623 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 52626 P2_8$SB_IO_IN
.sym 52627 P2_8_SB_LUT4_I1_I3[0]
.sym 52628 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 52629 P2_8_SB_LUT4_I1_I3[2]
.sym 52632 P2_9$SB_IO_IN
.sym 52633 P2_9_SB_LUT4_I3_I1[0]
.sym 52634 P2_9_SB_LUT4_I3_I1[1]
.sym 52665 P1B4$SB_IO_OUT
.sym 52683 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 52705 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 52711 clk_25_125
.sym 53174 P2_3$SB_IO_IN
.sym 53674 P2_3$SB_IO_IN
.sym 53897 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54162 P2_3$SB_IO_IN
.sym 54654 P2_3$SB_IO_IN
.sym 54749 vga.right_down_pressed
.sym 54751 vga.right_up_pressed
.sym 54778 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 54780 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 54797 vga.paddle_r_pos_v[7]
.sym 54799 vga.paddle_r_pos_v[4]
.sym 54805 $PACKER_VCC_NET
.sym 54808 vga.paddle_r_pos_v[3]
.sym 54809 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54810 vga.paddle_r_pos_v[5]
.sym 54816 $PACKER_VCC_NET
.sym 54818 vga.paddle_r_pos_v[6]
.sym 54820 vga.paddle_r_pos_v[8]
.sym 54821 $nextpnr_ICESTORM_LC_48$O
.sym 54824 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54827 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 54830 vga.paddle_r_pos_v[3]
.sym 54833 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 54835 vga.paddle_r_pos_v[4]
.sym 54836 $PACKER_VCC_NET
.sym 54839 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 54841 $PACKER_VCC_NET
.sym 54842 vga.paddle_r_pos_v[5]
.sym 54845 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 54848 vga.paddle_r_pos_v[6]
.sym 54851 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 54854 vga.paddle_r_pos_v[7]
.sym 54857 $nextpnr_ICESTORM_LC_49$I3
.sym 54860 vga.paddle_r_pos_v[8]
.sym 54867 $nextpnr_ICESTORM_LC_49$I3
.sym 54886 P2_4$SB_IO_IN
.sym 54887 vga.paddle_r_pos_v[4]
.sym 54892 vga.right_down_pressed
.sym 54893 vga.paddle_r_pos_v[7]
.sym 54913 vga.right_down_pressed
.sym 54916 P2_9_SB_LUT4_I3_1_O[3]
.sym 54923 vga.right_up_pressed
.sym 54927 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54936 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 54938 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 54945 P2_9_SB_LUT4_I3_1_O[3]
.sym 54946 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 54947 vga.right_up_pressed
.sym 54963 vga.right_down_pressed
.sym 54964 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54965 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55021 vga.paddle_r_pos_v[7]
.sym 55035 vga.paddle_r_pos_v[6]
.sym 55040 vga.paddle_r_pos_v[8]
.sym 55042 vga.paddle_r_pos_v[7]
.sym 55045 vga.paddle_r_pos_v[4]
.sym 55046 vga.paddle_r_pos_v[3]
.sym 55047 vga.paddle_r_pos_v[5]
.sym 55063 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55064 $PACKER_VCC_NET
.sym 55067 $nextpnr_ICESTORM_LC_0$O
.sym 55069 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55073 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55075 vga.paddle_r_pos_v[3]
.sym 55079 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55081 vga.paddle_r_pos_v[4]
.sym 55082 $PACKER_VCC_NET
.sym 55083 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55085 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55088 vga.paddle_r_pos_v[5]
.sym 55089 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55091 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55094 vga.paddle_r_pos_v[6]
.sym 55095 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55097 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55100 vga.paddle_r_pos_v[7]
.sym 55101 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55103 $nextpnr_ICESTORM_LC_1$I3
.sym 55105 vga.paddle_r_pos_v[8]
.sym 55107 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55113 $nextpnr_ICESTORM_LC_1$I3
.sym 55119 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55120 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55121 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55122 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55123 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55124 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55141 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55143 vga.paddle_r_pos_v[8]
.sym 55144 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55160 vga.right_down_pressed
.sym 55161 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55162 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55165 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55167 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55169 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55170 vga.right_down_pressed
.sym 55171 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55172 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55176 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55177 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55179 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55180 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55182 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55186 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55189 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55191 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55192 vga.right_down_pressed
.sym 55193 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55194 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55203 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55204 vga.right_down_pressed
.sym 55205 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55206 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55209 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55210 vga.right_down_pressed
.sym 55211 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55212 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55215 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55216 vga.right_down_pressed
.sym 55217 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55218 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55221 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55222 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55223 vga.right_down_pressed
.sym 55224 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55233 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55234 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55235 vga.right_down_pressed
.sym 55236 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55237 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55238 clk_25_125_$glb_clk
.sym 55239 P2_9_SB_LUT4_I3_1_O[3]_$glb_sr
.sym 55240 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55254 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55258 vga.paddle_r_pos_v[4]
.sym 55270 $PACKER_VCC_NET
.sym 55281 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55283 vga.paddle_r_pos_v[4]
.sym 55284 vga.paddle_r_pos_v[3]
.sym 55285 vga.paddle_r_pos_v[5]
.sym 55288 vga.paddle_r_pos_v[7]
.sym 55289 vga.paddle_r_pos_v[6]
.sym 55295 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55296 $PACKER_VCC_NET
.sym 55301 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55305 $PACKER_VCC_NET
.sym 55311 $PACKER_VCC_NET
.sym 55313 $nextpnr_ICESTORM_LC_58$O
.sym 55316 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55319 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55321 $PACKER_VCC_NET
.sym 55322 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55325 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55327 $PACKER_VCC_NET
.sym 55328 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55329 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55331 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55333 $PACKER_VCC_NET
.sym 55334 vga.paddle_r_pos_v[3]
.sym 55335 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55337 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55339 $PACKER_VCC_NET
.sym 55340 vga.paddle_r_pos_v[4]
.sym 55341 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55343 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55345 vga.paddle_r_pos_v[5]
.sym 55346 $PACKER_VCC_NET
.sym 55347 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55349 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 55351 vga.paddle_r_pos_v[6]
.sym 55352 $PACKER_VCC_NET
.sym 55353 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55355 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55357 $PACKER_VCC_NET
.sym 55358 vga.paddle_r_pos_v[7]
.sym 55359 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 55399 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55415 vga.paddle_r_pos_v[8]
.sym 55430 $PACKER_VCC_NET
.sym 55438 $PACKER_VCC_NET
.sym 55439 vga.paddle_r_pos_v[8]
.sym 55440 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55519 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 55544 vga.ball_pos_v[1]
.sym 55547 vga.ball_pos_v[4]
.sym 55548 vga.ball_pos_v[0]
.sym 55550 vga.ball_pos_v[3]
.sym 55551 vga.ball_pos_v[5]
.sym 55554 vga.ball_pos_v[2]
.sym 55555 vga.ball_pos_v[6]
.sym 55556 vga.ball_pos_v[7]
.sym 55559 $nextpnr_ICESTORM_LC_44$O
.sym 55561 vga.ball_pos_v[0]
.sym 55565 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 55568 vga.ball_pos_v[1]
.sym 55571 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 55574 vga.ball_pos_v[2]
.sym 55575 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 55577 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 55580 vga.ball_pos_v[3]
.sym 55581 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 55583 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 55586 vga.ball_pos_v[4]
.sym 55587 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 55589 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 55592 vga.ball_pos_v[5]
.sym 55593 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 55595 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 55597 vga.ball_pos_v[6]
.sym 55599 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 55601 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 55603 vga.ball_pos_v[7]
.sym 55605 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 55637 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55645 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 55651 vga.ball_pos_v[5]
.sym 55652 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 55654 vga.ball_pos_v[4]
.sym 55656 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 55657 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55659 vga.ball_pos_v[0]
.sym 55660 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 55661 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 55663 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55664 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55666 vga.ball_angle[3]
.sym 55667 vga.ball_pos_v[6]
.sym 55670 vga.ball_pos_v[8]
.sym 55672 vga.ball_pos_v[2]
.sym 55673 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55674 vga.ball_angle[3]
.sym 55675 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55676 vga.ball_pos_v[7]
.sym 55678 vga.ball_pos_v[1]
.sym 55680 vga.ball_pos_v[3]
.sym 55685 vga.ball_pos_v[8]
.sym 55686 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 55689 vga.ball_angle[3]
.sym 55690 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55691 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55695 vga.ball_pos_v[4]
.sym 55696 vga.ball_pos_v[3]
.sym 55697 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 55701 vga.ball_pos_v[7]
.sym 55702 vga.ball_pos_v[8]
.sym 55703 vga.ball_pos_v[6]
.sym 55704 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 55708 vga.ball_angle[3]
.sym 55709 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55710 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55713 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 55714 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55715 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55716 vga.ball_angle[3]
.sym 55719 vga.ball_pos_v[0]
.sym 55720 vga.ball_pos_v[5]
.sym 55721 vga.ball_pos_v[2]
.sym 55722 vga.ball_pos_v[1]
.sym 55726 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 55727 vga.ball_angle[3]
.sym 55728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55755 vga.ball_pos_v[0]
.sym 55761 P2_1$SB_IO_IN
.sym 55773 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55774 vga.ball_pos_v[1]
.sym 55775 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 55778 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 55780 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55781 vga.ball_angle[3]
.sym 55782 vga.ball_pos_v[1]
.sym 55783 vga.ball_pos_v[7]
.sym 55784 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55786 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55788 vga.ball_pos_v[0]
.sym 55791 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 55797 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55800 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55806 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55807 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55808 vga.ball_pos_v[1]
.sym 55812 vga.ball_angle[3]
.sym 55813 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55814 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55819 vga.ball_pos_v[1]
.sym 55820 vga.ball_pos_v[0]
.sym 55824 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 55825 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 55826 vga.ball_angle[3]
.sym 55827 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55831 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55832 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55833 vga.ball_pos_v[7]
.sym 55836 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 55837 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 55838 vga.ball_angle[3]
.sym 55856 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55860 vga.left_up_pressed
.sym 55876 vga.ball_pos_v[0]
.sym 55880 P2_8_SB_LUT4_I0_I1[0]
.sym 55983 vga.left_down_pressed
.sym 55991 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55999 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 56002 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 56004 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 56006 P2_8_SB_LUT4_I0_I1[0]
.sym 56007 P2_8_SB_LUT4_I3_1_O[1]
.sym 56008 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 56009 P2_8_SB_LUT4_I3_1_O[2]
.sym 56019 vga.interval_counter[1]
.sym 56021 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 56022 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 56025 P2_8_SB_LUT4_I0_I1[0]
.sym 56026 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 56028 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 56039 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 56048 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 56051 $nextpnr_ICESTORM_LC_35$O
.sym 56054 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 56057 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56059 vga.interval_counter[1]
.sym 56063 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 56066 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 56067 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56069 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 56072 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 56073 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 56075 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 56078 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 56079 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 56081 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 56083 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 56085 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 56087 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 56090 P2_8_SB_LUT4_I0_I1[0]
.sym 56091 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 56093 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 56096 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 56097 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 56099 clk_25_125_$glb_clk
.sym 56100 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_sr
.sym 56101 vga.left_down_1d
.sym 56130 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 56134 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 56137 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 56143 P2_8_SB_LUT4_I3_1_O[2]
.sym 56150 P2_8_SB_LUT4_I3_1_O[1]
.sym 56154 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 56155 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 56156 P2_8_SB_LUT4_I3_1_I2[1]
.sym 56157 vga.interval_counter[15]
.sym 56160 vga.interval_counter[10]
.sym 56169 vga.interval_counter[11]
.sym 56174 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 56176 P2_8_SB_LUT4_I3_1_O[1]
.sym 56178 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 56180 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 56183 P2_8_SB_LUT4_I3_1_O[2]
.sym 56184 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 56186 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 56189 vga.interval_counter[10]
.sym 56190 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 56192 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 56194 vga.interval_counter[11]
.sym 56196 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 56198 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 56200 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 56202 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 56204 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 56206 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 56208 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 56210 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 56212 P2_8_SB_LUT4_I3_1_I2[1]
.sym 56214 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 56216 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 56218 vga.interval_counter[15]
.sym 56220 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 56222 clk_25_125_$glb_clk
.sym 56223 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_sr
.sym 56260 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 56268 vga.interval_counter[19]
.sym 56281 P2_8_SB_LUT4_I1_I3[2]
.sym 56283 vga.interval_counter[18]
.sym 56286 vga.interval_counter[21]
.sym 56287 vga.interval_counter[22]
.sym 56288 vga.interval_counter[23]
.sym 56290 P2_8_SB_LUT4_I1_I3[0]
.sym 56293 vga.interval_counter[20]
.sym 56297 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 56300 P2_8_SB_LUT4_I1_I3[2]
.sym 56301 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 56303 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 56305 P2_8_SB_LUT4_I1_I3[0]
.sym 56307 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 56309 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 56312 vga.interval_counter[18]
.sym 56313 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 56315 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 56318 vga.interval_counter[19]
.sym 56319 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 56321 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 56323 vga.interval_counter[20]
.sym 56325 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 56327 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 56330 vga.interval_counter[21]
.sym 56331 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 56333 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 56336 vga.interval_counter[22]
.sym 56337 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 56339 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 56342 vga.interval_counter[23]
.sym 56343 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 56345 clk_25_125_$glb_clk
.sym 56346 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_sr
.sym 56383 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 56392 vga.interval_counter[20]
.sym 56393 vga.interval_counter[21]
.sym 56394 vga.interval_counter[22]
.sym 56395 vga.interval_counter[23]
.sym 56404 P2_9_SB_LUT4_I3_1_O[0]
.sym 56421 P2_9_SB_LUT4_I3_1_O[0]
.sym 56424 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 56457 vga.interval_counter[22]
.sym 56458 vga.interval_counter[23]
.sym 56459 vga.interval_counter[20]
.sym 56460 vga.interval_counter[21]
.sym 56468 clk_25_125_$glb_clk
.sym 56469 P2_9_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_sr
.sym 56480 $PACKER_GND_NET
.sym 56514 clk_25_125
.sym 56518 P1B4$SB_IO_OUT
.sym 56531 P1B4$SB_IO_OUT
.sym 56538 clk_25_125
.sym 56716 P2_10$SB_IO_IN
.sym 56876 P2_3$SB_IO_IN
.sym 58465 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 58579 vga.right_up_1d
.sym 58582 vga.right_down_1d
.sym 58625 P2_4$SB_IO_IN
.sym 58628 P2_3$SB_IO_IN
.sym 58636 vga.right_up_1d
.sym 58647 vga.right_down_1d
.sym 58648 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 58659 P2_4$SB_IO_IN
.sym 58660 vga.right_down_1d
.sym 58670 vga.right_up_1d
.sym 58673 P2_3$SB_IO_IN
.sym 58699 clk_25_125_$glb_clk
.sym 58700 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 58724 P2_3$SB_IO_IN
.sym 58856 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 58990 vga.paddle_r_pos_v[4]
.sym 58992 vga.paddle_r_pos_v[5]
.sym 58995 vga.paddle_r_pos_v[7]
.sym 58996 vga.paddle_r_pos_v[6]
.sym 58999 vga.paddle_r_pos_v[3]
.sym 59003 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59012 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59016 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59020 $nextpnr_ICESTORM_LC_52$O
.sym 59023 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59026 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59029 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59032 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59036 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59038 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 59040 vga.paddle_r_pos_v[3]
.sym 59042 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59044 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 59047 vga.paddle_r_pos_v[4]
.sym 59048 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 59050 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 59052 vga.paddle_r_pos_v[5]
.sym 59054 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 59056 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 59058 vga.paddle_r_pos_v[6]
.sym 59060 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 59062 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 59065 vga.paddle_r_pos_v[7]
.sym 59066 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 59106 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 59140 vga.paddle_r_pos_v[8]
.sym 59146 vga.paddle_r_pos_v[8]
.sym 59147 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 59597 P2_2$SB_IO_IN
.sym 59692 vga.left_up_1d
.sym 59711 P2_2$SB_IO_IN
.sym 59727 P2_1$SB_IO_IN
.sym 59730 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59749 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 59757 vga.left_up_1d
.sym 59765 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 59790 vga.left_up_1d
.sym 59791 P2_1$SB_IO_IN
.sym 59806 clk_25_125_$glb_clk
.sym 59807 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59822 P2_1$SB_IO_IN
.sym 59824 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59857 vga.left_down_1d
.sym 59867 P2_2$SB_IO_IN
.sym 59878 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59914 vga.left_down_1d
.sym 59915 P2_2$SB_IO_IN
.sym 59929 clk_25_125_$glb_clk
.sym 59930 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59945 vga.left_down_pressed
.sym 59949 P2_1$SB_IO_IN
.sym 59962 vga.left_down_pressed
.sym 59983 P2_2$SB_IO_IN
.sym 59990 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 60007 P2_2$SB_IO_IN
.sym 60051 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 60052 clk_25_125_$glb_clk
.sym 60178 $PACKER_GND_NET
.sym 60199 P2_7$SB_IO_IN
.sym 60315 P2_7$SB_IO_IN
.sym 60320 P2_7$SB_IO_IN
.sym 62316 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 62453 P2_3$SB_IO_IN
.sym 62468 P2_4$SB_IO_IN
.sym 62476 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 62489 P2_3$SB_IO_IN
.sym 62509 P2_4$SB_IO_IN
.sym 62528 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 62529 clk_25_125_$glb_clk
.sym 63571 P2_1$SB_IO_IN
.sym 63574 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63634 P2_1$SB_IO_IN
.sym 63635 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63636 clk_25_125_$glb_clk
.sym 63775 P2_2$SB_IO_IN
.sym 63901 P2_2$SB_IO_IN
.sym 64023 P2_8$SB_IO_IN
.sym 64027 P2_9$SB_IO_IN
.sym 64034 P1B4$SB_IO_OUT
.sym 64041 $PACKER_VCC_NET
.sym 64141 P2_8$SB_IO_IN
.sym 64146 P2_9_SB_LUT4_I3_1_O[3]
.sym 64174 $PACKER_GND_NET
.sym 64185 $PACKER_GND_NET
.sym 64200 P2_7$SB_IO_IN
.sym 68005 $PACKER_VCC_NET
.sym 68006 $PACKER_GND_NET
.sym 68009 P1B4$SB_IO_OUT
.sym 68022 P1B4$SB_IO_OUT
.sym 68024 $PACKER_GND_NET
.sym 68029 $PACKER_VCC_NET
.sym 68187 P2_3$SB_IO_IN
.sym 68217 P2_3$SB_IO_IN
.sym 68247 P2_3$SB_IO_IN
.sym 68378 P2_3$SB_IO_IN
.sym 68866 P2_3$SB_IO_IN
.sym 69363 P2_3$SB_IO_IN
.sym 69856 P2_3$SB_IO_IN
.sym 70215 P2_4$SB_IO_IN
.sym 71314 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71452 P2_1$SB_IO_IN
.sym 71575 P2_1$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71821 P2_7$SB_IO_IN
.sym 71835 $PACKER_GND_NET
.sym 71837 $PACKER_GND_NET
.sym 71861 $PACKER_GND_NET
.sym 72018 P2_9$SB_IO_IN
.sym 72043 P2_10$SB_IO_IN
.sym 75162 P2_9$SB_IO_IN
.sym 75406 P2_2$SB_IO_IN
.sym 75532 P2_2$SB_IO_IN
.sym 75623 P2_8$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75652 P2_8$SB_IO_IN
.sym 75655 P2_1$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 75744 P2_9$SB_IO_IN
.sym 76896 P2_9$SB_IO_IN
.sym 78120 P2_9$SB_IO_IN
.sym 78859 P2_8$SB_IO_IN
.sym 78865 P2_9_SB_LUT4_I3_1_O[3]
.sym 78867 P2_9_SB_LUT4_I3_1_O[3]
.sym 78891 P2_9_SB_LUT4_I3_1_O[3]
.sym 79049 P2_4$SB_IO_IN
.sym 79109 P2_4$SB_IO_IN
.sym 79239 P2_4$SB_IO_IN
.sym 79732 P2_4$SB_IO_IN
.sym 80224 P2_4$SB_IO_IN
.sym 80712 P2_4$SB_IO_IN
.sym 82880 P2_10$SB_IO_IN
.sym 82940 P2_10$SB_IO_IN
.sym 103874 vga.ball_pos_h[1]
.sym 103878 vga.ball_pos_h[2]
.sym 103879 $PACKER_VCC_NET
.sym 103882 vga.ball_pos_h[3]
.sym 103883 $PACKER_VCC_NET
.sym 103884 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 103886 vga.ball_pos_h[4]
.sym 103887 $PACKER_VCC_NET
.sym 103888 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 103890 vga.ball_pos_h[5]
.sym 103891 $PACKER_VCC_NET
.sym 103892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 103894 vga.ball_pos_h[6]
.sym 103895 $PACKER_VCC_NET
.sym 103896 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 103898 vga.ball_pos_h[7]
.sym 103899 $PACKER_VCC_NET
.sym 103900 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 103902 vga.ball_pos_h[8]
.sym 103903 $PACKER_VCC_NET
.sym 103904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 103906 vga.ball_pos_h[9]
.sym 103907 $PACKER_VCC_NET
.sym 103908 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 103910 $PACKER_VCC_NET
.sym 103912 $nextpnr_ICESTORM_LC_43$I3
.sym 103914 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 103915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 103916 $nextpnr_ICESTORM_LC_43$COUT
.sym 103922 vga.ball_pos_h[2]
.sym 103923 $PACKER_VCC_NET
.sym 103924 vga.ball_pos_h[1]
.sym 103938 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 103939 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 103940 vga.ball_pos_h[0]
.sym 103942 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 103943 vga.ball_pos_h[1]
.sym 103946 vga.count_h[2]
.sym 103947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 103948 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 103950 vga.count_h[3]
.sym 103951 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 103952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 103954 vga.count_h[4]
.sym 103955 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 103956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 103958 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 103959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 103960 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 103962 vga.count_h[6]
.sym 103963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 103964 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 103966 vga.count_h[7]
.sym 103967 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 103968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 103970 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 103971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 103972 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 103974 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 103975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 103976 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 103979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 103983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 103987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 103991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 103995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 103999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104068 $nextpnr_ICESTORM_LC_68$I3
.sym 104098 vga.count_h[4]
.sym 104102 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104103 $PACKER_VCC_NET
.sym 104106 vga.count_h[6]
.sym 104107 $PACKER_VCC_NET
.sym 104110 vga.count_h[7]
.sym 104114 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104115 $PACKER_VCC_NET
.sym 104118 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104122 $PACKER_VCC_NET
.sym 104124 $nextpnr_ICESTORM_LC_54$I3
.sym 104128 $nextpnr_ICESTORM_LC_54$COUT
.sym 104130 vga.count_h[7]
.sym 104134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104135 $PACKER_VCC_NET
.sym 104138 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104142 $PACKER_VCC_NET
.sym 104144 $nextpnr_ICESTORM_LC_51$I3
.sym 104147 P2_9_SB_LUT4_I3_1_O[3]
.sym 104148 $nextpnr_ICESTORM_LC_51$COUT
.sym 104150 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 104151 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104152 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104154 P2_9_SB_LUT4_I3_1_O[3]
.sym 104155 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104156 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104157 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 104158 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104159 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104160 P2_9_SB_LUT4_I3_1_O[3]
.sym 104162 vga.count_h[4]
.sym 104166 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104170 vga.count_h[6]
.sym 104174 vga.count_h[7]
.sym 104178 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104179 $PACKER_VCC_NET
.sym 104182 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104186 $PACKER_VCC_NET
.sym 104188 $nextpnr_ICESTORM_LC_47$I3
.sym 104192 $nextpnr_ICESTORM_LC_47$COUT
.sym 104194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104198 vga.count_h[6]
.sym 104199 $PACKER_VCC_NET
.sym 104202 vga.count_h[7]
.sym 104203 $PACKER_VCC_NET
.sym 104206 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104210 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104214 $PACKER_VCC_NET
.sym 104216 $nextpnr_ICESTORM_LC_56$I3
.sym 104219 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104220 $nextpnr_ICESTORM_LC_56$COUT
.sym 104226 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104229 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104231 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 104232 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104233 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104235 vga.count_h[2]
.sym 104236 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 104237 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104239 vga.count_h[3]
.sym 104240 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 104241 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104243 vga.count_h[4]
.sym 104244 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 104245 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104247 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104248 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 104249 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104251 vga.count_h[6]
.sym 104252 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 104253 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104255 vga.count_h[7]
.sym 104256 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 104257 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104259 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104260 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 104261 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104263 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104264 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104267 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104268 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104269 vga.count_h[4]
.sym 104270 vga.count_h[3]
.sym 104271 vga.count_h[2]
.sym 104272 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104292 rst_counter_SB_LUT4_O_6_I3[2]
.sym 104293 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104294 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104295 rst_counter_SB_LUT4_O_6_I3[2]
.sym 104296 rst_counter_SB_LUT4_O_6_I3[3]
.sym 104300 rst_counter_SB_LUT4_O_7_I3[3]
.sym 104304 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104308 rst_counter_SB_LUT4_O_7_I3[2]
.sym 104312 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104316 rst_counter_SB_LUT4_O_6_I3[3]
.sym 104317 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 locked
.sym 104325 rst_counter_SB_LUT4_O_7_I3[0]
.sym 104326 rst_counter_SB_LUT4_O_7_I3[1]
.sym 104327 rst_counter_SB_LUT4_O_7_I3[2]
.sym 104328 rst_counter_SB_LUT4_O_7_I3[3]
.sym 104345 rst_SB_DFF_Q_D[0]
.sym 104802 vga.ball_pos_h[1]
.sym 104807 vga.ball_pos_h[2]
.sym 104811 vga.ball_pos_h[3]
.sym 104812 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 104815 vga.ball_pos_h[4]
.sym 104816 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 104819 vga.ball_pos_h[5]
.sym 104820 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 104823 vga.ball_pos_h[6]
.sym 104824 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 104827 vga.ball_pos_h[7]
.sym 104828 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 104831 vga.ball_pos_h[8]
.sym 104832 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 104835 vga.ball_pos_h[9]
.sym 104836 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 104840 $nextpnr_ICESTORM_LC_11$I3
.sym 104843 vga.ball_pos_h[2]
.sym 104844 vga.ball_pos_h[1]
.sym 104845 vga.ball_pos_h[0]
.sym 104846 vga.ball_pos_h[1]
.sym 104847 vga.ball_pos_h[3]
.sym 104848 vga.ball_pos_h[9]
.sym 104866 vga.ball_pos_h[0]
.sym 104870 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104871 $PACKER_VCC_NET
.sym 104872 vga.ball_pos_h[1]
.sym 104874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 104875 $PACKER_VCC_NET
.sym 104876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 104878 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 104879 $PACKER_VCC_NET
.sym 104880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 104882 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 104883 $PACKER_VCC_NET
.sym 104884 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 104886 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 104887 $PACKER_VCC_NET
.sym 104888 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 104890 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 104891 $PACKER_VCC_NET
.sym 104892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 104894 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 104895 $PACKER_VCC_NET
.sym 104896 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 104898 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 104899 $PACKER_VCC_NET
.sym 104900 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 104902 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 104903 $PACKER_VCC_NET
.sym 104904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 104906 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 104907 $PACKER_VCC_NET
.sym 104908 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 104912 $nextpnr_ICESTORM_LC_70$I3
.sym 104913 vga.count_h[3]
.sym 104914 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 104915 vga.count_h[6]
.sym 104916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 104917 vga.count_h[7]
.sym 104918 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 104919 vga.ball_pos_h[0]
.sym 104920 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104922 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104923 $PACKER_VCC_NET
.sym 104924 vga.ball_pos_h[0]
.sym 104926 vga.count_h[2]
.sym 104927 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 104930 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104931 vga.ball_pos_h[0]
.sym 104934 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 104935 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 104938 vga.count_h[2]
.sym 104939 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 104942 vga.count_h[3]
.sym 104943 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 104946 vga.count_h[4]
.sym 104947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 104950 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104951 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 104954 vga.count_h[6]
.sym 104955 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 104958 vga.count_h[7]
.sym 104959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 104962 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 104966 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104967 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 104971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 104975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105058 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 105059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 105060 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 105090 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105095 $PACKER_VCC_NET
.sym 105098 vga.count_h[2]
.sym 105099 $PACKER_VCC_NET
.sym 105102 vga.count_h[3]
.sym 105103 $PACKER_VCC_NET
.sym 105106 vga.count_h[4]
.sym 105110 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105114 vga.count_h[6]
.sym 105118 vga.count_h[7]
.sym 105119 $PACKER_VCC_NET
.sym 105122 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105123 $PACKER_VCC_NET
.sym 105126 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105132 $nextpnr_ICESTORM_LC_14$I3
.sym 105154 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 105159 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 105162 $PACKER_VCC_NET
.sym 105163 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 105167 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 105171 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 105175 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105179 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 105183 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 105187 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 105189 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105190 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[1]
.sym 105191 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[2]
.sym 105192 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[3]
.sym 105193 vga.count_h[7]
.sym 105194 vga.count_h[3]
.sym 105195 vga.count_h[6]
.sym 105196 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105199 vga.count_h[7]
.sym 105200 vga.count_h[6]
.sym 105201 vga.count_h[4]
.sym 105202 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105203 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 105204 vga.count_h[3]
.sym 105205 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105206 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105207 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105208 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105210 vga.count_h[2]
.sym 105211 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105212 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105213 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I2[1]
.sym 105214 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 105215 vga.count_h[4]
.sym 105216 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105218 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 105223 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 105226 $PACKER_VCC_NET
.sym 105227 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 105231 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105235 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 105238 $PACKER_VCC_NET
.sym 105239 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 105243 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 105245 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 105246 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 105247 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 105248 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 105250 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105254 rst_counter[8]
.sym 105255 $PACKER_VCC_NET
.sym 105256 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105258 rst_counter[7]
.sym 105259 $PACKER_VCC_NET
.sym 105260 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 105262 rst_counter[6]
.sym 105263 $PACKER_VCC_NET
.sym 105264 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 105266 rst_counter[5]
.sym 105267 $PACKER_VCC_NET
.sym 105268 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 105270 rst_counter[4]
.sym 105271 $PACKER_VCC_NET
.sym 105272 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 105274 rst_counter[3]
.sym 105275 $PACKER_VCC_NET
.sym 105276 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 105278 rst_counter[2]
.sym 105279 $PACKER_VCC_NET
.sym 105280 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 105282 rst_counter[1]
.sym 105283 $PACKER_VCC_NET
.sym 105284 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 105285 rst_counter_SB_LUT4_O_I3[3]
.sym 105287 $PACKER_VCC_NET
.sym 105288 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 105292 rst_counter_SB_LUT4_O_I3[0]
.sym 105300 rst_counter_SB_LUT4_O_I3[2]
.sym 105304 rst_counter_SB_LUT4_O_I3[1]
.sym 105305 rst_counter_SB_LUT4_O_I3[0]
.sym 105306 rst_counter_SB_LUT4_O_I3[1]
.sym 105307 rst_counter_SB_LUT4_O_I3[2]
.sym 105308 rst_counter_SB_LUT4_O_I3[3]
.sym 105763 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105764 vga.ball_motion_l
.sym 105774 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 105775 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 105776 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 105778 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 105779 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105780 vga.ball_motion_l
.sym 105781 vga.ball_pos_h[7]
.sym 105782 vga.ball_pos_h[8]
.sym 105783 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105784 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105785 vga.ball_pos_h[2]
.sym 105786 vga.ball_pos_h[4]
.sym 105787 vga.ball_pos_h[5]
.sym 105788 vga.ball_pos_h[6]
.sym 105790 vga.ball_pos_h[1]
.sym 105791 $PACKER_VCC_NET
.sym 105792 vga.ball_pos_h[0]
.sym 105794 vga.ball_pos_h[0]
.sym 105799 vga.ball_pos_h[1]
.sym 105800 vga.ball_pos_h[0]
.sym 105803 vga.ball_pos_h[2]
.sym 105804 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 105807 vga.ball_pos_h[3]
.sym 105808 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 105811 vga.ball_pos_h[4]
.sym 105812 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 105815 vga.ball_pos_h[5]
.sym 105816 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 105819 vga.ball_pos_h[6]
.sym 105820 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 105823 vga.ball_pos_h[7]
.sym 105824 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 105827 vga.ball_pos_h[8]
.sym 105828 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 105829 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 105830 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 105831 vga.ball_pos_h[9]
.sym 105832 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 105834 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105835 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105836 vga.ball_motion_l
.sym 105839 vga.ball_pos_h[0]
.sym 105840 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 105842 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 105843 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105844 vga.ball_motion_l
.sym 105845 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 105846 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 105847 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 105848 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105850 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 105851 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 105852 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 105854 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 105855 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 105856 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 105858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 105862 $PACKER_VCC_NET
.sym 105863 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 105867 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 105870 $PACKER_VCC_NET
.sym 105871 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105874 $PACKER_VCC_NET
.sym 105875 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105878 $PACKER_VCC_NET
.sym 105879 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105882 $PACKER_VCC_NET
.sym 105883 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105886 $PACKER_VCC_NET
.sym 105887 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105890 $PACKER_VCC_NET
.sym 105891 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105893 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 105894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 105895 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105896 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 105901 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105902 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 105903 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 105905 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105906 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105907 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105908 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105910 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105911 vga.ball_pos_h[1]
.sym 105912 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 105914 vga.count_h[4]
.sym 105915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 105916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 105922 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 105926 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 105930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 105934 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 105938 $PACKER_VCC_NET
.sym 105940 $nextpnr_ICESTORM_LC_64$I3
.sym 105943 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 105944 $nextpnr_ICESTORM_LC_64$COUT
.sym 105949 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 105954 vga.count_v[1]
.sym 105958 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 105962 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 105963 $PACKER_VCC_NET
.sym 105966 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 105970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 105974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 105978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 105982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 105985 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105986 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105987 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 105988 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 105990 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 105991 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 105992 P2_9_SB_LUT4_I3_1_O[3]
.sym 105995 vga.blank_h
.sym 105996 vga.blank_v
.sym 105997 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105998 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 105999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106002 P2_9_SB_LUT4_I3_1_O[3]
.sym 106003 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 106004 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 106018 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106022 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106026 vga.count_h[2]
.sym 106030 vga.count_h[3]
.sym 106031 $PACKER_VCC_NET
.sym 106034 vga.count_h[4]
.sym 106038 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106042 vga.count_h[6]
.sym 106046 vga.count_h[7]
.sym 106047 $PACKER_VCC_NET
.sym 106050 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106051 $PACKER_VCC_NET
.sym 106054 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106057 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 106058 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 106059 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 106060 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 106061 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106062 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106063 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106064 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106067 vga.count_h[7]
.sym 106068 vga.count_h[6]
.sym 106070 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 106071 vga.count_h[4]
.sym 106072 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106073 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 106074 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 106075 vga.count_h_ball_SB_DFFSR_Q_R[2]
.sym 106076 vga.count_h_ball_SB_DFFSR_Q_R[3]
.sym 106078 vga.count_h[2]
.sym 106079 vga.count_h[3]
.sym 106080 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106082 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 106087 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 106088 vga.count_h[2]
.sym 106090 $PACKER_VCC_NET
.sym 106091 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 106094 $PACKER_VCC_NET
.sym 106095 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 106099 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 106102 $PACKER_VCC_NET
.sym 106103 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106107 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 106110 $PACKER_VCC_NET
.sym 106111 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106115 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 106117 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 106118 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 106119 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[2]
.sym 106120 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[3]
.sym 106121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106122 vga.count_h[2]
.sym 106123 vga.count_h[4]
.sym 106124 vga.count_h[3]
.sym 106125 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106126 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 106127 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106128 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 106129 vga.count_h[7]
.sym 106130 vga.count_h[4]
.sym 106131 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106132 vga.count_h[3]
.sym 106134 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106135 vga.count_h[4]
.sym 106136 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 106138 vga.count_h[4]
.sym 106139 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106140 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106143 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106144 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 106146 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 106150 $PACKER_VCC_NET
.sym 106151 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 106154 $PACKER_VCC_NET
.sym 106155 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 106156 vga.count_h[3]
.sym 106159 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 106160 vga.count_h[4]
.sym 106162 $PACKER_VCC_NET
.sym 106163 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 106164 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106166 $PACKER_VCC_NET
.sym 106167 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106168 vga.count_h[6]
.sym 106171 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 106172 vga.count_h[7]
.sym 106174 $PACKER_VCC_NET
.sym 106175 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106176 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106179 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 106180 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106182 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 106183 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 106184 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 106185 vga.count_h[4]
.sym 106186 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 106187 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106188 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106190 vga.count_h[2]
.sym 106191 vga.count_h[3]
.sym 106192 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 106193 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106195 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106196 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106199 vga.count_h[2]
.sym 106200 vga.count_h[3]
.sym 106201 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 106202 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 106203 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 106204 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 106207 vga.count_h[4]
.sym 106208 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106210 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 106215 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 106219 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 106222 $PACKER_VCC_NET
.sym 106223 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 106226 $PACKER_VCC_NET
.sym 106227 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106231 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 106234 $PACKER_VCC_NET
.sym 106235 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106239 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 106243 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106244 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106263 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 106264 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 106753 vga.ball_pos_h[0]
.sym 106754 vga.ball_pos_h[9]
.sym 106755 vga.ball_pos_h[3]
.sym 106756 vga.ball_pos_h[1]
.sym 106757 vga.ball_pos_h[4]
.sym 106758 vga.ball_pos_h[5]
.sym 106759 vga.ball_pos_h[6]
.sym 106760 vga.ball_pos_h[2]
.sym 106761 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106762 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 106763 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106764 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 106766 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106767 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 106768 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 106770 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106771 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 106772 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 106774 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106775 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 106776 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 106778 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 106779 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106780 vga.ball_motion_l
.sym 106781 vga.ball_pos_h[7]
.sym 106782 vga.ball_pos_h[8]
.sym 106783 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 106784 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 106786 vga.ball_pos_h[0]
.sym 106790 vga.ball_pos_h[1]
.sym 106791 $PACKER_VCC_NET
.sym 106794 vga.ball_pos_h[2]
.sym 106795 $PACKER_VCC_NET
.sym 106796 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106798 vga.ball_pos_h[3]
.sym 106799 $PACKER_VCC_NET
.sym 106800 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106802 vga.ball_pos_h[4]
.sym 106803 $PACKER_VCC_NET
.sym 106804 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106806 vga.ball_pos_h[5]
.sym 106807 $PACKER_VCC_NET
.sym 106808 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106810 vga.ball_pos_h[6]
.sym 106811 $PACKER_VCC_NET
.sym 106812 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106814 vga.ball_pos_h[7]
.sym 106815 $PACKER_VCC_NET
.sym 106816 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106818 vga.ball_pos_h[8]
.sym 106819 $PACKER_VCC_NET
.sym 106820 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106821 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106822 vga.ball_pos_h[9]
.sym 106823 vga.ball_motion_l
.sym 106824 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 106836 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 106855 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106856 vga.count_v[1]
.sym 106858 $PACKER_VCC_NET
.sym 106859 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106860 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 106863 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106864 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106866 $PACKER_VCC_NET
.sym 106867 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106868 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106871 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106872 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106875 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106876 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106879 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106880 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106883 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106884 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106888 $nextpnr_ICESTORM_LC_26$I3
.sym 106891 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106892 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106897 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106899 vga.count_v[1]
.sym 106900 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106919 vga.count_v[1]
.sym 106921 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106923 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 106924 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 106925 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106927 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106928 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 106929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106931 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106932 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 106933 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106936 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 106937 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106940 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 106941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106944 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 106945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106948 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 106954 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 106955 P2_9_SB_LUT4_I3_1_O[3]
.sym 106956 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 106963 P2_9_SB_LUT4_I3_1_O[3]
.sym 106964 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 106965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106966 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106968 vga.count_v[1]
.sym 106978 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 106983 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 106986 $PACKER_VCC_NET
.sym 106987 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106991 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 106994 $PACKER_VCC_NET
.sym 106995 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106999 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 107004 $nextpnr_ICESTORM_LC_91$I3
.sym 107010 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 107015 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 107019 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107023 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 107027 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107031 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 107034 $PACKER_VCC_NET
.sym 107036 $nextpnr_ICESTORM_LC_20$I3
.sym 107038 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 107039 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 107040 $nextpnr_ICESTORM_LC_20$COUT
.sym 107042 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 107046 $PACKER_VCC_NET
.sym 107047 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 107050 $PACKER_VCC_NET
.sym 107051 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 107054 $PACKER_VCC_NET
.sym 107055 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 107059 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 107063 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107067 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 107070 $PACKER_VCC_NET
.sym 107071 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107075 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 107077 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 107078 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 107079 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 107080 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 107081 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 107082 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 107084 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 107087 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107088 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 107091 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 107092 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107096 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107097 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107101 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107102 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 107103 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 107104 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 107105 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 107106 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107107 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 107108 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 107111 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 107112 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107113 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107114 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 107115 vga.count_v_score_update_1
.sym 107116 vga.count_v_score_update_0
.sym 107118 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107119 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107120 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 107122 vga.count_h[2]
.sym 107123 vga.count_h[6]
.sym 107124 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 107125 vga.score_r[0]
.sym 107126 vga.count_v_score_update_0
.sym 107127 vga.score_r[2]
.sym 107128 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107129 vga.score_r[0]
.sym 107130 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 107131 vga.score_r[2]
.sym 107132 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107133 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 107134 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 107135 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 107136 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107138 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107139 vga.score_r[0]
.sym 107140 vga.score_r[2]
.sym 107146 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107147 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 107148 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 107154 vga.count_v_score_update_3
.sym 107155 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 107156 vga.count_v_score_update_2
.sym 107157 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 107163 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 107164 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 107165 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 107166 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 107167 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 107168 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 107169 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 107170 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 107171 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 107172 vga.count_h_score_r_0
.sym 107173 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 107174 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 107175 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 107176 vga.count_v_score_update_0
.sym 107177 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 107178 vga.count_v_score_update_1
.sym 107179 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 107180 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 107182 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 107183 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 107184 vga.count_v_score_update_0
.sym 107185 vga.score_r[2]
.sym 107186 vga.count_v_score_update_1
.sym 107187 vga.score_r[0]
.sym 107188 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107190 vga.score_r[0]
.sym 107191 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107192 vga.score_r[2]
.sym 107193 vga.score_r[0]
.sym 107194 vga.score_r[2]
.sym 107195 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107196 vga.count_v_score_update_2
.sym 107197 vga.count_h_score_r_2
.sym 107198 vga.score_r_pixels[0]
.sym 107199 vga.score_r_pixels[1]
.sym 107200 vga.count_h_score_r_1
.sym 107222 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 107223 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 107224 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 107225 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 107229 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 107230 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 107231 vga.count_h_score_r_1_SB_DFFSR_Q_D[2]
.sym 107232 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 107714 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107718 vga.count_v[1]
.sym 107719 $PACKER_VCC_NET
.sym 107722 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107723 $PACKER_VCC_NET
.sym 107726 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107730 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107742 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107752 $nextpnr_ICESTORM_LC_8$I3
.sym 107755 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107756 vga.ball_motion_l
.sym 107757 vga.count_v[1]
.sym 107758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107759 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107760 vga.ball_pos_v[1]
.sym 107762 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 107763 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107764 vga.ball_motion_l
.sym 107770 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 107771 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107772 vga.ball_motion_l
.sym 107810 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 107814 $PACKER_VCC_NET
.sym 107815 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107818 $PACKER_VCC_NET
.sym 107819 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107823 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107827 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107831 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107834 $PACKER_VCC_NET
.sym 107835 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107839 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107843 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107845 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 107846 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 107847 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 107848 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 107849 vga.count_v[1]
.sym 107850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107851 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107852 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 107871 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107872 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107875 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107876 vga.ball_pos_v[0]
.sym 107878 vga.count_v[1]
.sym 107879 vga.ball_pos_v[1]
.sym 107882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107883 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 107886 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107887 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 107890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107891 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 107894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107895 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 107898 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107899 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 107902 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107903 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 107906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107907 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 107911 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 107912 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 107916 $nextpnr_ICESTORM_LC_60$I3
.sym 107917 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107918 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107920 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107921 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107922 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107923 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107924 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107927 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107928 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107930 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 107931 vga.count_v[1]
.sym 107932 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107936 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 107938 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 107943 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 107947 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 107951 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 107954 $PACKER_VCC_NET
.sym 107955 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107959 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 107962 $PACKER_VCC_NET
.sym 107963 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107967 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 107970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107971 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 107972 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 107977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107979 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107980 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 107983 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107984 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107987 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107988 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107991 vga.count_v[1]
.sym 107992 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107993 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107994 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107995 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108002 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 108006 $PACKER_VCC_NET
.sym 108007 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 108010 $PACKER_VCC_NET
.sym 108011 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 108014 $PACKER_VCC_NET
.sym 108015 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 108018 $PACKER_VCC_NET
.sym 108019 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 108023 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108027 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 108030 $PACKER_VCC_NET
.sym 108031 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 108035 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 108040 $nextpnr_ICESTORM_LC_29$I3
.sym 108042 vga.count_v_score_update_4
.sym 108043 vga.count_v_score_update_3
.sym 108044 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 108046 vga.count_v_score_update_2
.sym 108047 vga.count_v_score_update_1
.sym 108048 vga.count_v_score_update_0
.sym 108055 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 108056 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 108061 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 108066 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3[0]
.sym 108071 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 108075 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 108078 $PACKER_VCC_NET
.sym 108079 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 108082 $PACKER_VCC_NET
.sym 108083 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 108087 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108091 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 108094 $PACKER_VCC_NET
.sym 108095 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 108099 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 108102 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108103 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108104 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 108105 vga.score_l_pixels[1]
.sym 108106 vga.count_h_score_l_1
.sym 108107 vga.score_l_pixels[2]
.sym 108108 vga.count_h_score_l_0
.sym 108111 vga.count_v_score_update_2
.sym 108112 vga.count_v_score_update_3
.sym 108113 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 108114 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 108115 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 108116 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 108117 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 108125 vga.count_h_score_l_1
.sym 108126 vga.count_h_score_l_0
.sym 108127 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 108128 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 108129 vga.count_v_score_update_0
.sym 108130 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 108131 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 108132 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 108134 vga.score_r[2]
.sym 108135 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 108136 vga.score_r[0]
.sym 108137 vga.count_h_score_l_2
.sym 108138 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 108139 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 108140 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 108141 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108142 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108143 vga.count_v_score_update_1
.sym 108144 vga.count_v_score_update_0
.sym 108145 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 108146 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 108147 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108148 vga.count_v_score_update_0
.sym 108149 vga.score_r[2]
.sym 108150 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 108151 vga.count_v_score_update_1
.sym 108152 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 108153 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 108154 vga.count_v_score_update_1
.sym 108155 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 108156 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 108158 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 108159 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 108160 vga.count_v_score_update_0
.sym 108163 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 108164 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 108167 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 108168 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 108171 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 108172 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 108173 vga.count_v_score_update_2
.sym 108174 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 108175 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 108176 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 108181 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 108182 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 108183 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 108184 vga.count_v_score_update_2
.sym 108186 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 108187 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 108188 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108189 vga.count_h_score_r_1_SB_DFFSR_Q_D[3]
.sym 108198 P1B4$SB_IO_OUT
.sym 108199 P1A9$SB_IO_OUT
.sym 108200 P2_10$SB_IO_IN
.sym 108206 vga.hs_out
.sym 108207 P1A9$SB_IO_OUT
.sym 108208 P2_10$SB_IO_IN
.sym 108214 P1B4$SB_IO_OUT
.sym 108215 vga.vs_out
.sym 108216 P2_10$SB_IO_IN
.sym 108218 P1B4$SB_IO_OUT
.sym 108219 P1A9$SB_IO_OUT
.sym 108220 P2_10$SB_IO_IN
.sym 108674 vga.ball_pos_v[1]
.sym 108678 vga.ball_pos_v[2]
.sym 108679 $PACKER_VCC_NET
.sym 108682 vga.ball_pos_v[3]
.sym 108683 $PACKER_VCC_NET
.sym 108684 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108686 vga.ball_pos_v[4]
.sym 108687 $PACKER_VCC_NET
.sym 108688 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 108690 vga.ball_pos_v[5]
.sym 108691 $PACKER_VCC_NET
.sym 108692 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 108694 vga.ball_pos_v[6]
.sym 108695 $PACKER_VCC_NET
.sym 108696 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 108698 vga.ball_pos_v[7]
.sym 108699 $PACKER_VCC_NET
.sym 108700 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 108702 vga.ball_pos_v[8]
.sym 108703 $PACKER_VCC_NET
.sym 108704 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 108706 $PACKER_VCC_NET
.sym 108708 $nextpnr_ICESTORM_LC_34$I3
.sym 108709 vga.ball_pos_v[0]
.sym 108710 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108711 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 108712 $nextpnr_ICESTORM_LC_34$COUT
.sym 108713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108714 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 108715 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108716 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 108721 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108722 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 108723 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108724 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 108725 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 108726 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 108727 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 108728 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 108730 vga.ball_pos_v[2]
.sym 108731 $PACKER_VCC_NET
.sym 108732 vga.ball_pos_v[1]
.sym 108733 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108734 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 108735 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108736 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 108738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108739 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108742 vga.count_v[1]
.sym 108743 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 108746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108747 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 108750 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108751 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 108754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108755 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 108758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108759 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 108762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108763 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 108766 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108767 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 108770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108771 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 108775 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 108779 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108783 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108787 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108791 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108795 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108799 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108803 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108807 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108811 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108815 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108819 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108823 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108827 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108831 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108835 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108839 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108843 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108847 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108851 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108855 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108859 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108863 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108865 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108866 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 108868 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 108885 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 108886 vga.count_h_ball
.sym 108887 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 108888 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 108898 vga.ball_pos_v[1]
.sym 108903 vga.ball_pos_v[2]
.sym 108904 vga.ball_pos_v[1]
.sym 108907 vga.ball_pos_v[3]
.sym 108908 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 108911 vga.ball_pos_v[4]
.sym 108912 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 108915 vga.ball_pos_v[5]
.sym 108916 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 108919 vga.ball_pos_v[6]
.sym 108920 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 108923 vga.ball_pos_v[7]
.sym 108924 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 108927 vga.ball_pos_v[8]
.sym 108928 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 108932 $nextpnr_ICESTORM_LC_74$I3
.sym 108935 P2_9_SB_LUT4_I3_1_O[3]
.sym 108936 P1A9$SB_IO_OUT
.sym 108937 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108938 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 108939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108940 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108942 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108944 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108947 vga.count_v_score_update_0_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108949 vga.count_h_paddle_l
.sym 108950 vga.count_v_paddle_l
.sym 108951 vga.count_h_paddle_r
.sym 108952 vga.count_v_paddle_r
.sym 108954 vga.count_v[1]
.sym 108955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108959 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108960 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108962 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 108963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 108973 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108974 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 108975 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 108976 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108985 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 108986 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 108987 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 108988 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 108990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108991 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 108992 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109001 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109002 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109004 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109005 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109006 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109007 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109008 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109009 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 109010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109011 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 109012 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109013 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109014 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109015 vga.count_v[1]
.sym 109016 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109021 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109022 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109023 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109024 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109026 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 109031 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 109034 $PACKER_VCC_NET
.sym 109035 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 109039 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 109043 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 109047 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 109050 $PACKER_VCC_NET
.sym 109051 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 109055 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 109060 $nextpnr_ICESTORM_LC_16$I3
.sym 109080 vga.hs_out
.sym 109084 vga.vs_out
.sym 109090 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109091 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 109092 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109093 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109094 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109095 vga.count_v_score_update_3_SB_LUT4_I3_O[2]
.sym 109096 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 109097 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 109098 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109099 P2_7$SB_IO_IN
.sym 109100 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109101 vga.count_v_score_update_1
.sym 109102 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109103 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109104 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 109105 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109106 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109107 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 109108 vga.count_v_score_update_1
.sym 109111 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 109112 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109114 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109115 P2_7$SB_IO_IN
.sym 109116 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 109117 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 109118 P2_7$SB_IO_IN
.sym 109119 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 109120 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109122 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109127 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 109129 P2_7$SB_IO_IN
.sym 109130 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109131 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109132 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109133 P2_7$SB_IO_IN
.sym 109134 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109135 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 109136 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109139 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109140 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109143 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109144 vga.count_v_score_update_3_SB_LUT4_I3_O[3]
.sym 109147 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 109148 P2_9_SB_LUT4_I3_1_O[3]
.sym 109634 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109635 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109638 vga.count_v[1]
.sym 109639 vga.ball_pos_v[1]
.sym 109642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109643 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109644 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109646 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 109647 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 109648 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109651 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 109652 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109655 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 109656 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109658 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109659 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 109660 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109662 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109663 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 109664 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109667 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 109668 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109671 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109675 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109679 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109683 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109687 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109691 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109695 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109699 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109703 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109707 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109711 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109715 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109719 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109723 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109727 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109731 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109735 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109739 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109743 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109747 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109751 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109755 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109759 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109764 $nextpnr_ICESTORM_LC_67$I3
.sym 109766 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109767 $PACKER_VCC_NET
.sym 109768 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109795 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109796 vga.ball_motion_l
.sym 109819 vga.ball_motion_l
.sym 109820 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109826 vga.ball_pos_v[0]
.sym 109827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109830 vga.ball_pos_v[1]
.sym 109831 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109834 vga.ball_pos_v[2]
.sym 109835 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109838 vga.ball_pos_v[3]
.sym 109839 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 109842 vga.ball_pos_v[4]
.sym 109843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 109846 vga.ball_pos_v[5]
.sym 109847 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 109850 vga.ball_pos_v[6]
.sym 109851 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 109854 vga.ball_pos_v[7]
.sym 109855 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 109858 vga.ball_pos_v[8]
.sym 109859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 109863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109891 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109907 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109919 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109935 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109939 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109943 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109947 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109951 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109954 $PACKER_VCC_NET
.sym 109956 $nextpnr_ICESTORM_LC_21$I3
.sym 109958 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 109959 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 109960 $nextpnr_ICESTORM_LC_21$COUT
.sym 109961 vga.ball_pos_v[6]
.sym 109962 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109963 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 109964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109965 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109970 vga.ball_pos_v[7]
.sym 109971 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109972 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 109973 vga.ball_pos_v[3]
.sym 109974 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109975 vga.ball_pos_v[4]
.sym 109976 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109977 vga.ball_pos_v[5]
.sym 109978 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109979 vga.ball_pos_v[8]
.sym 109980 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109981 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 109982 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 109983 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109984 vga.left_down_pressed
.sym 109986 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109991 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109995 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109996 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 109999 vga.paddle_l_pos_v[3]
.sym 110000 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 110003 vga.paddle_l_pos_v[4]
.sym 110004 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 110007 vga.paddle_l_pos_v[5]
.sym 110008 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 110011 vga.paddle_l_pos_v[6]
.sym 110012 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 110015 vga.paddle_l_pos_v[7]
.sym 110016 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 110019 vga.paddle_l_pos_v[8]
.sym 110020 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 110021 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110022 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110023 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110024 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 110026 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110027 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110028 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110034 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 110035 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 110036 P2_9_SB_LUT4_I3_1_O[3]
.sym 110046 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 110047 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 110048 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110051 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110052 vga.score_r[2]
.sym 110054 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110055 P2_7$SB_IO_IN
.sym 110056 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 110057 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110058 vga.hide_r_SB_LUT4_I1_I2[1]
.sym 110059 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 110060 vga.hide_r_SB_LUT4_I1_I2[3]
.sym 110061 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 110062 P2_7$SB_IO_IN
.sym 110063 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 110064 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 110065 P2_7$SB_IO_IN
.sym 110066 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 110067 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 110068 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 110069 P2_7$SB_IO_IN
.sym 110070 vga.score_r[2]
.sym 110071 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 110072 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 110073 P2_7$SB_IO_IN
.sym 110074 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 110075 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 110076 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 110077 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 110078 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 110079 P2_7$SB_IO_IN
.sym 110080 vga.score_r[0]
.sym 110082 vga.score_r[0]
.sym 110087 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 110088 vga.score_r[0]
.sym 110089 P2_7$SB_IO_IN
.sym 110090 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110091 vga.score_r[2]
.sym 110092 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110111 vga.score_r[0]
.sym 110112 vga.hide_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 110562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110563 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110566 vga.count_v[1]
.sym 110567 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 110570 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 110571 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 110574 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110575 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 110578 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110579 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 110582 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110583 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 110586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110587 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 110590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110591 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 110594 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110595 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 110599 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 110603 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110611 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110615 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110619 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110623 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110627 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110635 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110639 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110643 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110647 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110655 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110667 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110679 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110689 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110690 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 110692 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 110694 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 110695 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110696 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110709 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110710 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 110711 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110712 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110713 vga.count_v[1]
.sym 110714 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110715 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110722 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110726 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110727 $PACKER_VCC_NET
.sym 110730 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110731 $PACKER_VCC_NET
.sym 110732 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 110734 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 110735 $PACKER_VCC_NET
.sym 110736 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 110738 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 110739 $PACKER_VCC_NET
.sym 110740 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 110742 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 110743 $PACKER_VCC_NET
.sym 110744 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 110746 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 110747 $PACKER_VCC_NET
.sym 110748 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 110750 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 110751 $PACKER_VCC_NET
.sym 110752 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 110754 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 110755 $PACKER_VCC_NET
.sym 110756 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 110758 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 110759 $PACKER_VCC_NET
.sym 110760 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 110764 $nextpnr_ICESTORM_LC_77$I3
.sym 110765 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110766 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110767 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110768 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110769 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110770 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110771 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110772 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 110773 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110774 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 110775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110777 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110778 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110779 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110780 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110781 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110782 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 110783 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110784 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110785 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110786 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110787 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110788 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110794 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 110795 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 110796 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 110798 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 110799 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 110800 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 110801 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110802 vga.paddle_r_pos_v[3]
.sym 110803 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110804 vga.paddle_l_pos_v[3]
.sym 110810 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 110811 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 110812 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 110815 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 110816 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 110818 vga.ball_pos_v[0]
.sym 110819 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110820 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110822 vga.ball_pos_v[1]
.sym 110823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110826 vga.ball_pos_v[2]
.sym 110827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110830 vga.ball_pos_v[3]
.sym 110831 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 110832 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 110834 vga.ball_pos_v[4]
.sym 110835 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 110836 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 110838 vga.ball_pos_v[5]
.sym 110839 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 110840 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 110842 vga.ball_pos_v[6]
.sym 110843 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 110844 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 110846 vga.ball_pos_v[7]
.sym 110847 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 110848 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 110850 vga.ball_pos_v[8]
.sym 110851 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 110852 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 110855 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 110856 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 110858 $PACKER_VCC_NET
.sym 110860 $nextpnr_ICESTORM_LC_5$I3
.sym 110863 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 110864 $nextpnr_ICESTORM_LC_5$COUT
.sym 110867 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 110868 P2_9_SB_LUT4_I3_1_O[3]
.sym 110870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 110871 vga.ball_motion_l
.sym 110872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110875 vga.paddle_l_pos_v[3]
.sym 110876 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110877 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110878 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110879 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110880 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 110882 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110886 vga.paddle_l_pos_v[3]
.sym 110887 $PACKER_VCC_NET
.sym 110890 vga.paddle_l_pos_v[4]
.sym 110892 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110894 vga.paddle_l_pos_v[5]
.sym 110895 $PACKER_VCC_NET
.sym 110896 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110898 vga.paddle_l_pos_v[6]
.sym 110899 $PACKER_VCC_NET
.sym 110900 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110902 vga.paddle_l_pos_v[7]
.sym 110903 $PACKER_VCC_NET
.sym 110904 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110906 vga.paddle_l_pos_v[8]
.sym 110907 $PACKER_VCC_NET
.sym 110908 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110910 $PACKER_VCC_NET
.sym 110912 $nextpnr_ICESTORM_LC_3$I3
.sym 110913 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110916 $nextpnr_ICESTORM_LC_3$COUT
.sym 110918 vga.paddle_l_pos_v[3]
.sym 110919 $PACKER_VCC_NET
.sym 110920 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110921 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 110922 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 110923 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110924 vga.left_down_pressed
.sym 110925 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 110926 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 110927 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110928 vga.left_down_pressed
.sym 110929 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 110930 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 110931 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110932 vga.left_down_pressed
.sym 110933 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110934 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 110935 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110936 vga.left_down_pressed
.sym 110937 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 110938 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110939 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110940 vga.left_down_pressed
.sym 110941 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 110942 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 110943 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110944 vga.left_down_pressed
.sym 110946 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110950 $PACKER_VCC_NET
.sym 110951 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 110952 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110955 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 110956 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 110960 $nextpnr_ICESTORM_LC_88$I3
.sym 110972 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110974 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 110975 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 110976 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 110978 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110982 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110983 $PACKER_VCC_NET
.sym 110986 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110987 $PACKER_VCC_NET
.sym 110988 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110990 vga.paddle_l_pos_v[3]
.sym 110991 $PACKER_VCC_NET
.sym 110992 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110994 vga.paddle_l_pos_v[4]
.sym 110995 $PACKER_VCC_NET
.sym 110996 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110998 vga.paddle_l_pos_v[5]
.sym 110999 $PACKER_VCC_NET
.sym 111000 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111002 vga.paddle_l_pos_v[6]
.sym 111003 $PACKER_VCC_NET
.sym 111004 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111006 vga.paddle_l_pos_v[7]
.sym 111007 $PACKER_VCC_NET
.sym 111008 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111010 vga.paddle_l_pos_v[8]
.sym 111011 $PACKER_VCC_NET
.sym 111012 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 111013 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111014 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111015 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111016 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 111021 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111022 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111023 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 111024 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111025 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111026 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111027 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111028 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 111522 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111526 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111527 $PACKER_VCC_NET
.sym 111530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111531 $PACKER_VCC_NET
.sym 111532 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 111534 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 111535 $PACKER_VCC_NET
.sym 111536 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 111538 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 111539 $PACKER_VCC_NET
.sym 111540 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 111542 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 111543 $PACKER_VCC_NET
.sym 111544 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 111546 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 111547 $PACKER_VCC_NET
.sym 111548 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 111550 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 111551 $PACKER_VCC_NET
.sym 111552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 111554 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 111555 $PACKER_VCC_NET
.sym 111556 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 111558 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 111559 $PACKER_VCC_NET
.sym 111560 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 111564 $nextpnr_ICESTORM_LC_62$I3
.sym 111570 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111571 $PACKER_VCC_NET
.sym 111572 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111586 vga.ball_pos_v[0]
.sym 111590 vga.ball_pos_v[1]
.sym 111594 vga.ball_pos_v[2]
.sym 111598 vga.ball_pos_v[3]
.sym 111602 vga.ball_pos_v[4]
.sym 111606 vga.ball_pos_v[5]
.sym 111607 $PACKER_VCC_NET
.sym 111610 vga.ball_pos_v[6]
.sym 111614 vga.ball_pos_v[7]
.sym 111618 vga.ball_pos_v[8]
.sym 111624 $nextpnr_ICESTORM_LC_37$I3
.sym 111650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111654 vga.count_v[1]
.sym 111655 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111656 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111658 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 111659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111662 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 111663 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111664 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111667 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111668 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 111670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 111671 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111672 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111676 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111678 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111680 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 111682 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111684 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111695 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111699 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111703 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111707 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111715 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111719 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111723 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111727 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111731 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111735 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111739 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111743 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111747 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111751 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111755 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111763 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111767 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111771 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111775 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111780 $nextpnr_ICESTORM_LC_45$I3
.sym 111782 vga.ball_pos_v[0]
.sym 111783 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111784 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 111785 vga.ball_pos_v[1]
.sym 111786 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111787 vga.ball_pos_v[2]
.sym 111788 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111791 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111792 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111797 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111798 vga.paddle_r_pos_v[8]
.sym 111799 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111800 vga.paddle_l_pos_v[8]
.sym 111803 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 111804 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 111811 vga.ball_pos_v[4]
.sym 111812 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 111813 vga.ball_pos_v[3]
.sym 111814 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 111815 vga.ball_pos_v[8]
.sym 111816 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 111817 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111818 vga.ball_pos_v[8]
.sym 111819 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 111820 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 111829 vga.ball_pos_v[5]
.sym 111830 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 111831 vga.ball_pos_v[6]
.sym 111832 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 111834 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 111835 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 111836 vga.ball_pos_v[7]
.sym 111837 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 111838 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 111839 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 111840 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 111842 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111847 vga.paddle_l_pos_v[3]
.sym 111850 $PACKER_VCC_NET
.sym 111851 vga.paddle_l_pos_v[4]
.sym 111852 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111855 vga.paddle_l_pos_v[5]
.sym 111856 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111859 vga.paddle_l_pos_v[6]
.sym 111860 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 111863 vga.paddle_l_pos_v[7]
.sym 111864 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111867 vga.paddle_l_pos_v[8]
.sym 111868 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111872 $nextpnr_ICESTORM_LC_39$I3
.sym 111874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111878 vga.count_v[1]
.sym 111879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111880 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 111883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111886 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 111887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111888 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111891 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111892 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 111895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111896 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111898 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111900 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111902 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111904 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 111906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111907 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111908 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111919 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111935 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111939 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111943 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111947 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111951 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111955 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111959 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111963 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111967 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111971 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111975 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111979 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111983 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111987 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111991 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111995 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111999 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112004 $nextpnr_ICESTORM_LC_22$I3
.sym 112546 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112551 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112554 $PACKER_VCC_NET
.sym 112555 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112556 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112559 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 112560 vga.paddle_r_pos_v[3]
.sym 112562 $PACKER_VCC_NET
.sym 112563 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 112564 vga.paddle_r_pos_v[4]
.sym 112567 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 112568 vga.paddle_r_pos_v[5]
.sym 112571 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 112572 vga.paddle_r_pos_v[6]
.sym 112575 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 112576 vga.paddle_r_pos_v[7]
.sym 112579 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 112580 vga.paddle_r_pos_v[8]
.sym 112584 $nextpnr_ICESTORM_LC_41$I3
.sym 112610 vga.ball_pos_v[0]
.sym 112611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112614 vga.ball_pos_v[1]
.sym 112615 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112618 vga.ball_pos_v[2]
.sym 112619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112622 vga.ball_pos_v[3]
.sym 112623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 112626 vga.ball_pos_v[4]
.sym 112627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 112630 vga.ball_pos_v[5]
.sym 112631 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 112634 vga.ball_pos_v[6]
.sym 112635 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 112638 vga.ball_pos_v[7]
.sym 112639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 112642 vga.ball_pos_v[8]
.sym 112643 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 112647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112655 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112663 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112667 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112671 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112695 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112699 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112703 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112707 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112715 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112719 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112723 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112727 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112731 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112735 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112737 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112738 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112739 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112740 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 112741 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112742 vga.ball_angle[3]
.sym 112743 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 112744 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112746 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 112747 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112748 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 112750 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112751 vga.ball_pos_v[3]
.sym 112752 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112753 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112754 vga.paddle_r_pos_v[6]
.sym 112755 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112756 vga.paddle_l_pos_v[6]
.sym 112757 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112758 vga.ball_angle[3]
.sym 112759 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 112760 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112762 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 112763 vga.ball_angle[3]
.sym 112764 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 112766 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 112767 vga.ball_angle[3]
.sym 112768 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112770 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112775 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112778 $PACKER_VCC_NET
.sym 112779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112780 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112783 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 112784 vga.paddle_l_pos_v[3]
.sym 112786 $PACKER_VCC_NET
.sym 112787 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 112788 vga.paddle_l_pos_v[4]
.sym 112791 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 112792 vga.paddle_l_pos_v[5]
.sym 112795 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 112796 vga.paddle_l_pos_v[6]
.sym 112799 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 112800 vga.paddle_l_pos_v[7]
.sym 112803 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 112804 vga.paddle_l_pos_v[8]
.sym 112808 $nextpnr_ICESTORM_LC_66$I3
.sym 112817 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 112818 vga.ball_pos_v[0]
.sym 112819 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112820 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112827 vga.ball_angle[3]
.sym 112828 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112830 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 112831 vga.ball_angle[3]
.sym 112832 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112834 vga.ball_ratio[0]
.sym 112837 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112839 vga.ball_ratio[1]
.sym 112840 vga.ball_ratio[0]
.sym 112841 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112843 vga.ball_ratio[2]
.sym 112844 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112846 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 112847 vga.left_up_pressed
.sym 112848 P2_9_SB_LUT4_I3_1_O[3]
.sym 112850 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 112851 vga.left_down_pressed
.sym 112852 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 112854 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 112855 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112856 P2_9_SB_LUT4_I3_1_O[3]
.sym 112863 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112864 vga.ball_ratio[0]
.sym 112867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112868 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112874 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 112875 vga.ball_ratio[2]
.sym 112876 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112877 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112878 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 112879 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 112880 vga.left_down_pressed
.sym 112882 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112883 $PACKER_VCC_NET
.sym 112884 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112885 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 112886 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112887 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 112888 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 112889 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 112890 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112891 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 112892 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112893 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112894 vga.ball_ratio[0]
.sym 112895 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 112896 vga.ball_ratio[1]
.sym 112903 vga.interval_counter[11]
.sym 112904 vga.interval_counter[10]
.sym 112906 vga.interval_counter[11]
.sym 112907 vga.interval_counter[10]
.sym 112908 vga.interval_counter[15]
.sym 112915 vga.interval_counter[11]
.sym 112916 vga.interval_counter[10]
.sym 112917 P2_8_SB_LUT4_I0_I1[0]
.sym 112918 P2_8_SB_LUT4_I0_I1[1]
.sym 112919 P2_8_SB_LUT4_I0_I1[2]
.sym 112920 P2_8_SB_LUT4_I0_I1[3]
.sym 112927 P2_8_SB_LUT4_I3_1_I2[1]
.sym 112928 vga.interval_counter[15]
.sym 112929 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 112930 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 112931 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[2]
.sym 112932 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 112933 P2_9_SB_LUT4_I3_1_I1[0]
.sym 112934 P2_9_SB_LUT4_I3_1_I1[1]
.sym 112935 P2_9_SB_LUT4_I3_1_I1[2]
.sym 112936 P2_9$SB_IO_IN
.sym 112937 P2_8_SB_LUT4_I0_I1[0]
.sym 112938 P2_8_SB_LUT4_I3_1_O[2]
.sym 112939 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 112940 P2_8_SB_LUT4_I3_1_O[1]
.sym 112942 P2_8_SB_LUT4_I3_1_O[0]
.sym 112943 P2_8_SB_LUT4_I3_1_O[1]
.sym 112944 P2_8_SB_LUT4_I3_1_O[2]
.sym 112945 P2_8_SB_LUT4_I1_O[0]
.sym 112946 P2_8_SB_LUT4_I0_I1[3]
.sym 112947 P2_8_SB_LUT4_I1_O[2]
.sym 112948 P2_8_SB_LUT4_I1_O[3]
.sym 112949 P2_8_SB_LUT4_I0_I1[0]
.sym 112950 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 112951 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 112952 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 112954 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 112955 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 112956 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 112957 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 112958 P2_9_SB_LUT4_I3_1_I1[0]
.sym 112959 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112960 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 113513 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113514 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 113515 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113516 vga.right_down_pressed
.sym 113521 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 113530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113531 $PACKER_VCC_NET
.sym 113532 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113535 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113536 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113538 vga.ball_pos_v[0]
.sym 113539 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 113540 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113542 vga.ball_pos_v[1]
.sym 113543 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 113546 vga.ball_pos_v[2]
.sym 113547 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113550 vga.ball_pos_v[3]
.sym 113551 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 113552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 113554 vga.ball_pos_v[4]
.sym 113555 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 113556 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 113558 vga.ball_pos_v[5]
.sym 113559 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 113560 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 113562 vga.ball_pos_v[6]
.sym 113563 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 113564 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 113566 vga.ball_pos_v[7]
.sym 113567 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 113568 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 113570 vga.ball_pos_v[8]
.sym 113571 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 113572 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 113575 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 113576 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 113577 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 113578 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 113579 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 113580 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 113582 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 113583 vga.ball_pos_v[5]
.sym 113584 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 113587 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 113588 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 113590 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 113591 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 113592 vga.ball_pos_v[6]
.sym 113593 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 113594 vga.ball_pos_v[8]
.sym 113595 vga.ball_pos_v[7]
.sym 113596 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 113597 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 113598 vga.ball_pos_v[4]
.sym 113599 vga.ball_pos_v[2]
.sym 113600 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113602 vga.ball_pos_v[3]
.sym 113603 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 113604 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113609 vga.ball_pos_v[0]
.sym 113610 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113611 vga.ball_pos_v[1]
.sym 113612 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113617 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 113618 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113619 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113620 vga.right_down_pressed
.sym 113631 vga.paddle_r_pos_v[3]
.sym 113632 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113634 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113638 vga.paddle_r_pos_v[3]
.sym 113639 $PACKER_VCC_NET
.sym 113640 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113642 vga.paddle_r_pos_v[4]
.sym 113644 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113646 vga.paddle_r_pos_v[5]
.sym 113647 $PACKER_VCC_NET
.sym 113648 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113650 vga.paddle_r_pos_v[6]
.sym 113651 $PACKER_VCC_NET
.sym 113652 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113654 vga.paddle_r_pos_v[7]
.sym 113655 $PACKER_VCC_NET
.sym 113656 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113658 vga.paddle_r_pos_v[8]
.sym 113659 $PACKER_VCC_NET
.sym 113660 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113664 $nextpnr_ICESTORM_LC_85$I3
.sym 113666 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 113667 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 113668 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 113669 vga.ball_pos_v[3]
.sym 113670 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 113671 vga.ball_pos_v[8]
.sym 113672 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113673 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113674 vga.paddle_r_pos_v[5]
.sym 113675 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113676 vga.paddle_l_pos_v[5]
.sym 113677 vga.ball_pos_v[5]
.sym 113678 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113679 vga.ball_pos_v[6]
.sym 113680 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113683 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113684 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113685 vga.ball_pos_v[4]
.sym 113686 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113687 vga.ball_pos_v[7]
.sym 113688 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 113690 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113691 vga.ball_pos_v[5]
.sym 113692 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113693 vga.ball_pos_v[2]
.sym 113694 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113695 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113696 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113698 vga.ball_pos_v[0]
.sym 113702 vga.ball_pos_v[1]
.sym 113703 $PACKER_VCC_NET
.sym 113704 vga.ball_pos_v[0]
.sym 113706 vga.ball_pos_v[2]
.sym 113707 $PACKER_VCC_NET
.sym 113708 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113710 vga.ball_pos_v[3]
.sym 113711 $PACKER_VCC_NET
.sym 113712 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113714 vga.ball_pos_v[4]
.sym 113715 $PACKER_VCC_NET
.sym 113716 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113718 vga.ball_pos_v[5]
.sym 113719 $PACKER_VCC_NET
.sym 113720 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113722 vga.ball_pos_v[6]
.sym 113723 $PACKER_VCC_NET
.sym 113724 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113726 vga.ball_pos_v[7]
.sym 113727 $PACKER_VCC_NET
.sym 113728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113730 vga.ball_pos_v[8]
.sym 113731 $PACKER_VCC_NET
.sym 113732 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113733 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113734 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113735 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 113736 vga.ball_angle[3]
.sym 113738 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113739 vga.ball_pos_v[2]
.sym 113740 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113742 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113743 vga.ball_pos_v[6]
.sym 113744 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113746 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 113747 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 113748 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 113749 vga.paddle_r_pos_v[4]
.sym 113750 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113751 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113752 vga.paddle_l_pos_v[4]
.sym 113753 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113754 vga.ball_angle[3]
.sym 113755 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113756 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113757 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113758 vga.ball_angle[3]
.sym 113759 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113760 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113761 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 113762 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 113763 vga.ball_angle[3]
.sym 113764 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 113766 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113767 vga.ball_pos_v[4]
.sym 113768 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113770 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113771 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 113772 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113777 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113778 vga.paddle_r_pos_v[7]
.sym 113779 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113780 vga.paddle_l_pos_v[7]
.sym 113781 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 113782 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113783 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113784 vga.ball_angle[3]
.sym 113785 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113786 vga.ball_angle[3]
.sym 113787 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113788 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113790 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 113791 vga.ball_angle[3]
.sym 113792 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113794 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113798 vga.paddle_l_pos_v[3]
.sym 113802 vga.paddle_l_pos_v[4]
.sym 113803 $PACKER_VCC_NET
.sym 113806 vga.paddle_l_pos_v[5]
.sym 113807 $PACKER_VCC_NET
.sym 113810 vga.paddle_l_pos_v[6]
.sym 113814 vga.paddle_l_pos_v[7]
.sym 113818 vga.paddle_l_pos_v[8]
.sym 113824 $nextpnr_ICESTORM_LC_31$I3
.sym 113827 vga.interval_counter[1]
.sym 113828 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 113832 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 113835 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 113836 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 113845 vga.interval_counter[1]
.sym 113846 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 113847 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 113848 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 113857 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 113858 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 113859 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 113860 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 113861 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 113862 P2_8_SB_LUT4_I1_I3[3]
.sym 113863 vga.interval_counter[1]
.sym 113864 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 113867 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 113868 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 113871 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 113872 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 113875 P2_8_SB_LUT4_I3_1_I2[1]
.sym 113876 vga.interval_counter[15]
.sym 113877 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 113878 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 113879 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 113880 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 113882 vga.interval_counter[1]
.sym 113883 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 113884 P2_8_SB_LUT4_I1_I3[0]
.sym 113885 P2_8_SB_LUT4_I0_I1[0]
.sym 113886 P2_8_SB_LUT4_I3_1_O[1]
.sym 113887 P2_8_SB_LUT4_I3_1_O[2]
.sym 113888 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 113891 P2_8_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 113892 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 113895 vga.interval_counter[18]
.sym 113896 vga.interval_counter[19]
.sym 113898 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 113899 P2_8_SB_LUT4_I3_1_I2[3]
.sym 113900 P2_8$SB_IO_IN
.sym 113901 P2_8_SB_LUT4_I1_I3[0]
.sym 113902 P2_8$SB_IO_IN
.sym 113903 P2_8_SB_LUT4_I1_I3[2]
.sym 113904 P2_8_SB_LUT4_I1_I3[3]
.sym 113905 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 113906 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 113907 P2_8_SB_LUT4_I0_I1[0]
.sym 113908 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 113909 P2_8$SB_IO_IN
.sym 113910 P2_8_SB_LUT4_I0_I1[2]
.sym 113911 P2_8_SB_LUT4_I1_O[3]
.sym 113912 P2_8_SB_LUT4_I0_I1[1]
.sym 113915 P2_8_SB_LUT4_I3_1_O[1]
.sym 113916 P2_8_SB_LUT4_I3_1_O[2]
.sym 113917 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 113918 P2_8_SB_LUT4_I3_1_I2[1]
.sym 113919 P2_8_SB_LUT4_I3_1_I2[2]
.sym 113920 P2_8_SB_LUT4_I3_1_I2[3]
.sym 113922 P2_8_SB_LUT4_I1_I3[2]
.sym 113923 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 113924 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 113926 P2_8_SB_LUT4_I3_O[0]
.sym 113927 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 113928 P2_8_SB_LUT4_I3_O[2]
.sym 113929 P2_9_SB_LUT4_I3_O[0]
.sym 113930 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 113931 P2_9_SB_LUT4_I3_O[2]
.sym 113932 P2_9_SB_LUT4_I3_O[3]
.sym 113933 P2_8_SB_LUT4_I1_I3[0]
.sym 113934 P2_9_SB_LUT4_I3_1_O[0]
.sym 113935 P2_8_SB_LUT4_I1_I3[2]
.sym 113936 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 113937 P2_9_SB_LUT4_I3_1_O[0]
.sym 113938 P2_9_SB_LUT4_I3_1_O[1]
.sym 113939 P2_9_SB_LUT4_I3_1_O[2]
.sym 113940 P2_9_SB_LUT4_I3_1_O[3]
.sym 113941 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 113942 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[1]
.sym 113943 P2_8_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 113944 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 113945 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 113946 P2_8_SB_LUT4_I1_I3[0]
.sym 113947 P2_8_SB_LUT4_I1_I3[2]
.sym 113948 P2_8$SB_IO_IN
.sym 113950 P2_9_SB_LUT4_I3_I1[0]
.sym 113951 P2_9_SB_LUT4_I3_I1[1]
.sym 113952 P2_9$SB_IO_IN
.sym 114466 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114470 vga.paddle_r_pos_v[3]
.sym 114474 vga.paddle_r_pos_v[4]
.sym 114475 $PACKER_VCC_NET
.sym 114478 vga.paddle_r_pos_v[5]
.sym 114479 $PACKER_VCC_NET
.sym 114482 vga.paddle_r_pos_v[6]
.sym 114486 vga.paddle_r_pos_v[7]
.sym 114490 vga.paddle_r_pos_v[8]
.sym 114496 $nextpnr_ICESTORM_LC_49$I3
.sym 114498 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 114499 vga.right_up_pressed
.sym 114500 P2_9_SB_LUT4_I3_1_O[3]
.sym 114510 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114511 vga.right_down_pressed
.sym 114512 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 114530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114535 vga.paddle_r_pos_v[3]
.sym 114538 $PACKER_VCC_NET
.sym 114539 vga.paddle_r_pos_v[4]
.sym 114540 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114543 vga.paddle_r_pos_v[5]
.sym 114544 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 114547 vga.paddle_r_pos_v[6]
.sym 114548 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 114551 vga.paddle_r_pos_v[7]
.sym 114552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 114555 vga.paddle_r_pos_v[8]
.sym 114556 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 114560 $nextpnr_ICESTORM_LC_1$I3
.sym 114561 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 114562 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 114563 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114564 vga.right_down_pressed
.sym 114569 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 114570 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 114571 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114572 vga.right_down_pressed
.sym 114573 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 114574 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 114575 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114576 vga.right_down_pressed
.sym 114577 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 114578 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 114579 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114580 vga.right_down_pressed
.sym 114581 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 114582 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 114583 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114584 vga.right_down_pressed
.sym 114589 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 114590 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 114591 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114592 vga.right_down_pressed
.sym 114594 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114598 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114599 $PACKER_VCC_NET
.sym 114602 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114603 $PACKER_VCC_NET
.sym 114604 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114606 vga.paddle_r_pos_v[3]
.sym 114607 $PACKER_VCC_NET
.sym 114608 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 114610 vga.paddle_r_pos_v[4]
.sym 114611 $PACKER_VCC_NET
.sym 114612 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 114614 vga.paddle_r_pos_v[5]
.sym 114615 $PACKER_VCC_NET
.sym 114616 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 114618 vga.paddle_r_pos_v[6]
.sym 114619 $PACKER_VCC_NET
.sym 114620 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 114622 vga.paddle_r_pos_v[7]
.sym 114623 $PACKER_VCC_NET
.sym 114624 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 114626 vga.paddle_r_pos_v[8]
.sym 114627 $PACKER_VCC_NET
.sym 114628 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 114658 vga.ball_pos_v[0]
.sym 114663 vga.ball_pos_v[1]
.sym 114667 vga.ball_pos_v[2]
.sym 114668 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 114671 vga.ball_pos_v[3]
.sym 114672 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 114675 vga.ball_pos_v[4]
.sym 114676 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 114679 vga.ball_pos_v[5]
.sym 114680 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 114683 vga.ball_pos_v[6]
.sym 114684 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 114687 vga.ball_pos_v[7]
.sym 114688 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 114691 vga.ball_pos_v[8]
.sym 114692 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 114694 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 114695 vga.ball_angle[3]
.sym 114696 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 114698 vga.ball_pos_v[3]
.sym 114699 vga.ball_pos_v[4]
.sym 114700 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 114701 vga.ball_pos_v[6]
.sym 114702 vga.ball_pos_v[7]
.sym 114703 vga.ball_pos_v[8]
.sym 114704 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 114706 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 114707 vga.ball_angle[3]
.sym 114708 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 114709 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 114710 vga.ball_angle[3]
.sym 114711 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 114712 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114713 vga.ball_pos_v[0]
.sym 114714 vga.ball_pos_v[1]
.sym 114715 vga.ball_pos_v[2]
.sym 114716 vga.ball_pos_v[5]
.sym 114718 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 114719 vga.ball_angle[3]
.sym 114720 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114722 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 114723 vga.ball_pos_v[1]
.sym 114724 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 114726 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 114727 vga.ball_angle[3]
.sym 114728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 114731 vga.ball_pos_v[1]
.sym 114732 vga.ball_pos_v[0]
.sym 114733 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 114734 vga.ball_angle[3]
.sym 114735 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114736 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 114738 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114739 vga.ball_pos_v[7]
.sym 114740 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 114742 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 114743 vga.ball_angle[3]
.sym 114744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 114786 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 114791 vga.interval_counter[1]
.sym 114795 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 114796 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 114799 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 114800 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 114803 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[3]
.sym 114804 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 114807 P2_8_SB_LUT4_I1_I3_SB_LUT4_I1_I0[0]
.sym 114808 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 114811 P2_8_SB_LUT4_I0_I1[0]
.sym 114812 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 114815 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 114816 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 114819 P2_8_SB_LUT4_I3_1_O[1]
.sym 114820 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 114823 P2_8_SB_LUT4_I3_1_O[2]
.sym 114824 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 114827 vga.interval_counter[10]
.sym 114828 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 114831 vga.interval_counter[11]
.sym 114832 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 114835 P2_9_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 114836 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 114839 P2_8_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 114840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 114843 P2_8_SB_LUT4_I3_1_I2[1]
.sym 114844 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 114847 vga.interval_counter[15]
.sym 114848 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 114851 P2_8_SB_LUT4_I1_I3[2]
.sym 114852 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 114855 P2_8_SB_LUT4_I1_I3[0]
.sym 114856 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 114859 vga.interval_counter[18]
.sym 114860 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 114863 vga.interval_counter[19]
.sym 114864 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 114867 vga.interval_counter[20]
.sym 114868 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 114871 vga.interval_counter[21]
.sym 114872 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 114875 vga.interval_counter[22]
.sym 114876 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 114879 vga.interval_counter[23]
.sym 114880 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 114883 P2_9_SB_LUT4_I3_1_O[0]
.sym 114884 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 114905 vga.interval_counter[20]
.sym 114906 vga.interval_counter[21]
.sym 114907 vga.interval_counter[22]
.sym 114908 vga.interval_counter[23]
.sym 115431 P2_4$SB_IO_IN
.sym 115432 vga.right_down_1d
.sym 115439 P2_3$SB_IO_IN
.sym 115440 vga.right_up_1d
.sym 115522 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 115527 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115531 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115532 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 115535 vga.paddle_r_pos_v[3]
.sym 115536 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 115539 vga.paddle_r_pos_v[4]
.sym 115540 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 115543 vga.paddle_r_pos_v[5]
.sym 115544 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 115547 vga.paddle_r_pos_v[6]
.sym 115548 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 115551 vga.paddle_r_pos_v[7]
.sym 115552 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 115555 vga.paddle_r_pos_v[8]
.sym 115556 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 115720 P2_9_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 115735 P2_1$SB_IO_IN
.sym 115736 vga.left_up_1d
.sym 115767 P2_2$SB_IO_IN
.sym 115768 vga.left_down_1d
.sym 115780 P2_2$SB_IO_IN
.sym 116392 P2_3$SB_IO_IN
.sym 116404 P2_4$SB_IO_IN
.sym 116704 P2_1$SB_IO_IN
