<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/talos/Nextcloud/C-Semester/02.FPGA/Projects/FinalProject/zipper_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="constants" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="zipper_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/zipper_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/zipper_tb/input" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">input[12:0]</obj_property>
      <obj_property name="ObjectShortName">input[12:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/zipper_tb/output" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">output[7:0]</obj_property>
      <obj_property name="ObjectShortName">output[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/zipper_tb/enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enable</obj_property>
      <obj_property name="ObjectShortName">enable</obj_property>
   </wvobject>
   <wvobject fp_name="/zipper_tb/clock_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock_en</obj_property>
      <obj_property name="ObjectShortName">clock_en</obj_property>
   </wvobject>
   <wvobject fp_name="/zipper_tb/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
