<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p1ej4a.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="P1EJ4a_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="P1EJ4b_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="p1ej4a.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="p1ej4b.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476352283" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476352282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476440698" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476440698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="G:/---/Universidad/1 CURSO/Fundamentos de los Computadores/Prácticas/Práctica 1/Testbench/p1Ej4b_Tb.vhd"/>
      <outfile xil_pn:name="G:/---/Universidad/1 CURSO/Fundamentos de los Computadores/Prácticas/Práctica 1/Testbench/p1ej4a_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476440698" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7819003648073127415" xil_pn:start_ts="1476440698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476440700" xil_pn:in_ck="2604440568681989065" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5097400174931389103" xil_pn:start_ts="1476440698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="p1ej4a.vhf"/>
      <outfile xil_pn:name="p1ej4b.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1476440700" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5288941027157285230" xil_pn:start_ts="1476440700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476440700" xil_pn:in_ck="3865601580757956463" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476440700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="G:/---/Universidad/1 CURSO/Fundamentos de los Computadores/Prácticas/Práctica 1/Testbench/p1Ej4b_Tb.vhd"/>
      <outfile xil_pn:name="G:/---/Universidad/1 CURSO/Fundamentos de los Computadores/Prácticas/Práctica 1/Testbench/p1ej4a_tb.vhd"/>
      <outfile xil_pn:name="p1ej4a.vhf"/>
      <outfile xil_pn:name="p1ej4b.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1476440700" xil_pn:in_ck="3865601580757956463" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-2353282809756103323" xil_pn:start_ts="1476440700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P1EJ4b_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
