$date
  Tue Sep 29 21:35:47 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_9_tb $end
$var reg 1 ! x $end
$var reg 1 " clk $end
$var reg 1 # z1 $end
$var reg 1 $ z2 $end
$var reg 2 % y[1:0] $end
$scope module exercise $end
$var reg 1 & x $end
$var reg 1 ' clk $end
$var reg 1 ( z1 $end
$var reg 1 ) z2 $end
$var reg 2 * y[1:0] $end
$comment ps is not handled $end
$comment ns is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
b00 %
0&
0'
0(
0)
b00 *
#1000000
1"
1'
#2000000
0"
0'
#3000000
1!
1&
#4000000
1"
b01 %
1'
b01 *
#5000000
0"
0'
#6000000
0!
0&
#7000000
1"
b00 %
1'
b00 *
#8000000
0"
0'
#9000000
1!
1&
#10000000
1"
b01 %
1'
b01 *
#11000000
0"
0'
#12000000
#13000000
1"
b10 %
1'
b10 *
#14000000
0"
0'
#15000000
0!
0&
#16000000
1"
b00 %
1'
b00 *
#17000000
0"
0'
#18000000
1!
1&
#19000000
1"
b01 %
1'
b01 *
#20000000
0"
0'
#21000000
#22000000
1"
b10 %
1'
b10 *
#23000000
0"
0'
#24000000
#25000000
1"
1#
1$
b11 %
1'
1(
1)
b11 *
#26000000
0"
0'
#27000000
#28000000
1"
1'
#29000000
0"
0'
#30000000
0!
0$
0&
1(
0)
#31000000
1"
0#
b00 %
1'
0(
b00 *
#32000000
0"
0'
#33000000
