
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080580                       # Number of seconds simulated
sim_ticks                                 80580460000                       # Number of ticks simulated
final_tick                                80580460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 321613                       # Simulator instruction rate (inst/s)
host_op_rate                                   321616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              183648540                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671140                       # Number of bytes of host memory used
host_seconds                                   438.78                       # Real time elapsed on the host
sim_insts                                   141116069                       # Number of instructions simulated
sim_ops                                     141117213                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           10624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 551                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             274012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             131843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         31769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                437625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        274012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           274012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            274012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            131843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        31769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               437625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  35264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80580395500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           98                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.183673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.621563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.905596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           21     21.43%     21.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           33     33.67%     55.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     15.31%     70.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      9.18%     79.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      3.06%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      2.04%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.06%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.04%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     10.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           98                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9748250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                20079500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17691.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36441.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      442                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  146243911.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2334780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4166700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               161280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8568240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2883360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19331257140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            19353176445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.172077                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          80570823500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       289000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  80544604000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7970250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     18781750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1599360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3119040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               278880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8970660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         2976480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19331465040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            19351901085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.156250                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          80572862250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       610500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  80545470000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7750750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5642500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     19680250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                32225274                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32224582                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1111541                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32225004                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                32223551                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.995491                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     215                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             101                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              100                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert           40                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        161160921                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1119610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      233348583                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    32225274                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32223767                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     158897392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2223466                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          377                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  66671878                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   202                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          161129372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.448218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.317949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 57788337     35.86%     35.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 35558248     22.07%     57.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5556175      3.45%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 62226612     38.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            161129372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.199957                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.447923                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22229515                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              72226462                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  37784267                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27777560                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1111568                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             26667637                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   169                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              191123062                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               3335308                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1111568                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42230590                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                26667137                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3380                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  42227467                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              48889230                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              183343807                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   572                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              37776951                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1111051                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1260                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           220010430                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             312237627                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        235567651                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups              115                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             170005699                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 50004731                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 61                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  75554824                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             66668500                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14445949                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          17777819                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1111063                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182232067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  39                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 170008110                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1111348                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        41114892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     31114862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     161129372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.055103                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.836930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            45569328     28.28%     28.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            67779553     42.07%     70.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            41112959     25.52%     95.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6667489      4.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  43      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       161129372                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     537      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               125552945     90.40%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               13334312      9.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   580      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67783031     39.87%     39.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             10000005      5.88%     45.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              11111117      6.54%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  10      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             66668179     39.21%     91.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14445728      8.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              170008110                       # Type of FU issued
system.cpu.iq.rate                           1.054897                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   138888378                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.816951                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          641145119                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         223347086                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    165562801                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              308896373                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         36666820                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     16667693                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3333691                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            47                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1111568                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4444657                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    39                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           182232117                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              66668500                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14445949                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    37                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            182                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1111165                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          232                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1111397                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             166674288                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              64445764                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3333822                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            11                       # number of nop insts executed
system.cpu.iew.exec_refs                     78891440                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 22223535                       # Number of branches executed
system.cpu.iew.exec_stores                   14445676                       # Number of stores executed
system.cpu.iew.exec_rate                     1.034210                       # Inst execution rate
system.cpu.iew.wb_sent                      165562933                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     165562881                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 128892224                       # num instructions producing a value
system.cpu.iew.wb_consumers                 196672669                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.027314                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.655364                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        40003110                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1111376                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    155573147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.907080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.862713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     90014594     57.86%     57.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     44445843     28.57%     86.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11112038      7.14%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1111404      0.71%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          139      0.00%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          129      0.00%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           47      0.00%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           24      0.00%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8888929      5.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    155573147                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            141116070                       # Number of instructions committed
system.cpu.commit.committedOps              141117214                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       61113065                       # Number of memory references committed
system.cpu.commit.loads                      50000807                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                   20001089                       # Number of branches committed
system.cpu.commit.vec_insts                        80                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 121116624                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   98                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         60004092     42.52%     42.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        10000004      7.09%     49.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10000003      7.09%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             10      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        50000807     35.43%     92.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11112258      7.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         141117214                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8888929                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    327804399                       # The number of ROB reads
system.cpu.rob.rob_writes                   367796876                       # The number of ROB writes
system.cpu.timesIdled                             261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   141116069                       # Number of Instructions Simulated
system.cpu.committedOps                     141117213                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.142045                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.142045                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.875622                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.875622                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                211119756                       # number of integer regfile reads
system.cpu.int_regfile_writes               128894056                       # number of integer regfile writes
system.cpu.vec_regfile_reads                      107                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      53                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  66668472                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 66668481                       # number of cc regfile writes
system.cpu.misc_regfile_reads               197783894                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     35                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           182.981434                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38890534                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          193485.243781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   182.981434                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.178693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.178693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          77782543                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         77782543                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     27778742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27778742                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11111758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11111758                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      38890500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38890500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     38890500                       # number of overall hits
system.cpu.dcache.overall_hits::total        38890500                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           151                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          483                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          634                       # number of overall misses
system.cpu.dcache.overall_misses::total           634                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11406000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11406000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     22020968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22020968                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       287500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       287500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     33426968                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33426968                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     33426968                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33426968                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27778893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27778893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11112241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11112241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     38891134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38891134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     38891134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38891134                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000043                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75536.423841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75536.423841                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45592.066253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45592.066253                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 95833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 95833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52723.924290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52723.924290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52723.924290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52723.924290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1935                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          104                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    50.921053                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          382                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          382                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          434                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          434                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          200                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6302468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6302468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14349468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14349468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14349468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14349468                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81282.828283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81282.828283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62400.673267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62400.673267                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71747.340000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71747.340000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71747.340000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71747.340000                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                51                       # number of replacements
system.cpu.icache.tags.tagsinuse           262.969408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            66671443                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          191035.653295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   262.969408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.513612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.513612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         133344101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        133344101                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     66671443                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        66671443                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      66671443                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         66671443                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     66671443                       # number of overall hits
system.cpu.icache.overall_hits::total        66671443                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          433                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          433                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          433                       # number of overall misses
system.cpu.icache.overall_misses::total           433                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     33088991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33088991                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     33088991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33088991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     33088991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33088991                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     66671876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     66671876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     66671876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     66671876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     66671876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     66671876                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76417.993072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76417.993072                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76417.993072                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76417.993072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76417.993072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76417.993072                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11389                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               104                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.509615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu.icache.writebacks::total                51                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          349                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27199491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27199491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27199491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27199491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27199491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27199491                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77935.504298                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77935.504298                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77935.504298                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77935.504298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77935.504298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77935.504298                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              226                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 244                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    28                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    27.996264                       # Cycle average of tags in use
system.l2.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        53                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.037736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       20.996308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     6.999956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000214                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001404                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4890                       # Number of tag accesses
system.l2.tags.data_accesses                     4890                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    29                       # number of demand (read+write) hits
system.l2.demand_hits::total                       33                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                   29                       # number of overall hits
system.l2.overall_hits::total                      33                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              345                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              95                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 345                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 172                       # number of demand (read+write) misses
system.l2.demand_misses::total                    517                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                345                       # number of overall misses
system.l2.overall_misses::cpu.data                172                       # number of overall misses
system.l2.overall_misses::total                   517                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      6036500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6036500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     26818000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26818000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7891000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      13927500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         40745500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26818000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     13927500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        40745500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  550                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 550                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.988539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988539                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.959596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.959596                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.988539                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.855721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940000                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.988539                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.855721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940000                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78396.103896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78396.103896                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77733.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77733.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83063.157895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83063.157895                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77733.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80973.837209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78811.411992                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77733.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80973.837209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78811.411992                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           61                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             61                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           90                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               511                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              572                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2999345                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2999345                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5565500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5565500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     24748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7024500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7024500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     24748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     12590000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37338000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     24748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     12590000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2999345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40337345                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.988539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.909091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.988539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.825871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.988539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.825871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.040000                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 49169.590164                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 49169.590164                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73230.263158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73230.263158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71733.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71733.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        78050                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        78050                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75843.373494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73068.493151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75843.373494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 49169.590164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70519.833916                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                475                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           475                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               551                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     551    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 551                       # Request fanout histogram
system.membus.reqLayer0.occupancy              680867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2918500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          602                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           66                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80580460000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           52                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  38528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              79                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.235481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    592     94.12%     94.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     37      5.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             353000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            523500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            302498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
