# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \top 1
attribute \src "dut.sv:2.1-20.10"
module \mux4
  wire $procmux$3_CMP
  wire $procmux$4_CMP
  wire $procmux$5_CMP
  wire $procmux$6_CMP
  attribute \src "dut.sv:4.16-4.17"
  wire width 4 input 2 \D
  attribute \src "dut.sv:3.16-3.17"
  wire width 2 input 1 \S
  attribute \src "dut.sv:5.12-5.13"
  wire output 3 \Y
  attribute \full_case 1
  attribute \src "dut.sv:16.26-16.26|dut.sv:13.9-18.16"
  cell $pmux $procmux$2
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \D [0] \D [1] \D [2] \D [3] }
    connect \S { $procmux$6_CMP $procmux$5_CMP $procmux$4_CMP $procmux$3_CMP }
    connect \Y \Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:16.26-16.26|dut.sv:13.9-18.16"
  cell $eq $procmux$3_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \S
    connect \B 2'11
    connect \Y $procmux$3_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:15.26-15.26|dut.sv:13.9-18.16"
  cell $eq $procmux$4_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \S
    connect \B 2'10
    connect \Y $procmux$4_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:14.26-14.26|dut.sv:13.9-18.16"
  cell $eq $procmux$5_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \S
    connect \B 2'01
    connect \Y $procmux$5_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:13.18-13.18|dut.sv:13.9-18.16"
  cell $logic_not $procmux$6_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \S
    connect \Y $procmux$6_CMP
  end
end
