
firmware_buck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007830  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a0  08007a10  08007a10  00008a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080b0  080080b0  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080080b0  080080b0  0000a070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080080b0  080080b0  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080b0  080080b0  000090b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080b4  080080b4  000090b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080080b8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000034d8  20000070  08008128  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003548  08008128  0000a548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019041  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bb4  00000000  00000000  000230e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001890  00000000  00000000  00026c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d9  00000000  00000000  00028528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000037a8  00000000  00000000  00029801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000189a7  00000000  00000000  0002cfa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de029  00000000  00000000  00045950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00123979  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a90  00000000  00000000  001239bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0012a44c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	080079f8 	.word	0x080079f8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	080079f8 	.word	0x080079f8

08000220 <HAL_ADC_ConvCpltCallback>:
static void MX_TIM2_Init(void);
static void MX_ADC1_Init(void);
void PIDTask(void const * argument);

/* USER CODE BEGIN PFP */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	// Ao ler AD abre o semaforo
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000228:	2300      	movs	r3, #0
 800022a:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(sem_adc1, &xHigherPriorityTaskWoken);
 800022c:	4b0b      	ldr	r3, [pc, #44]	@ (800025c <HAL_ADC_ConvCpltCallback+0x3c>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	f107 020c 	add.w	r2, r7, #12
 8000234:	4611      	mov	r1, r2
 8000236:	4618      	mov	r0, r3
 8000238:	f004 ff7c 	bl	8005134 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d007      	beq.n	8000252 <HAL_ADC_ConvCpltCallback+0x32>
 8000242:	4b07      	ldr	r3, [pc, #28]	@ (8000260 <HAL_ADC_ConvCpltCallback+0x40>)
 8000244:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000248:	601a      	str	r2, [r3, #0]
 800024a:	f3bf 8f4f 	dsb	sy
 800024e:	f3bf 8f6f 	isb	sy
}
 8000252:	bf00      	nop
 8000254:	3710      	adds	r7, #16
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	200001ac 	.word	0x200001ac
 8000260:	e000ed04 	.word	0xe000ed04

08000264 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000264:	b590      	push	{r4, r7, lr}
 8000266:	b087      	sub	sp, #28
 8000268:	af02      	add	r7, sp, #8
 800026a:	4603      	mov	r3, r0
 800026c:	80fb      	strh	r3, [r7, #6]
    BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000272:	2028      	movs	r0, #40	@ 0x28
 8000274:	f002 fa66 	bl	8002744 <HAL_NVIC_DisableIRQ>

    switch (GPIO_Pin)
 8000278:	88fb      	ldrh	r3, [r7, #6]
 800027a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800027e:	d009      	beq.n	8000294 <HAL_GPIO_EXTI_Callback+0x30>
 8000280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000284:	dc30      	bgt.n	80002e8 <HAL_GPIO_EXTI_Callback+0x84>
 8000286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800028a:	d01f      	beq.n	80002cc <HAL_GPIO_EXTI_Callback+0x68>
 800028c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000290:	d00e      	beq.n	80002b0 <HAL_GPIO_EXTI_Callback+0x4c>
 8000292:	e029      	b.n	80002e8 <HAL_GPIO_EXTI_Callback+0x84>
    {
        case GPIO_PIN_13:
        {
        	xTimerStartFromISR(btn_c13_debounce, &pxHigherPriorityTaskWoken);
 8000294:	4b1d      	ldr	r3, [pc, #116]	@ (800030c <HAL_GPIO_EXTI_Callback+0xa8>)
 8000296:	681c      	ldr	r4, [r3, #0]
 8000298:	f005 fdb4 	bl	8005e04 <xTaskGetTickCountFromISR>
 800029c:	4602      	mov	r2, r0
 800029e:	f107 030c 	add.w	r3, r7, #12
 80002a2:	2100      	movs	r1, #0
 80002a4:	9100      	str	r1, [sp, #0]
 80002a6:	2106      	movs	r1, #6
 80002a8:	4620      	mov	r0, r4
 80002aa:	f006 fb8b 	bl	80069c4 <xTimerGenericCommand>
        	break;
 80002ae:	e01f      	b.n	80002f0 <HAL_GPIO_EXTI_Callback+0x8c>
        }
        case GPIO_PIN_12:
        {
        	xTimerStartFromISR(btn_c12_debounce, &pxHigherPriorityTaskWoken);
 80002b0:	4b17      	ldr	r3, [pc, #92]	@ (8000310 <HAL_GPIO_EXTI_Callback+0xac>)
 80002b2:	681c      	ldr	r4, [r3, #0]
 80002b4:	f005 fda6 	bl	8005e04 <xTaskGetTickCountFromISR>
 80002b8:	4602      	mov	r2, r0
 80002ba:	f107 030c 	add.w	r3, r7, #12
 80002be:	2100      	movs	r1, #0
 80002c0:	9100      	str	r1, [sp, #0]
 80002c2:	2106      	movs	r1, #6
 80002c4:	4620      	mov	r0, r4
 80002c6:	f006 fb7d 	bl	80069c4 <xTimerGenericCommand>
        	break;
 80002ca:	e011      	b.n	80002f0 <HAL_GPIO_EXTI_Callback+0x8c>
        }
        case GPIO_PIN_10:
        {
        	xTimerStartFromISR(btn_c10_debounce, &pxHigherPriorityTaskWoken);
 80002cc:	4b11      	ldr	r3, [pc, #68]	@ (8000314 <HAL_GPIO_EXTI_Callback+0xb0>)
 80002ce:	681c      	ldr	r4, [r3, #0]
 80002d0:	f005 fd98 	bl	8005e04 <xTaskGetTickCountFromISR>
 80002d4:	4602      	mov	r2, r0
 80002d6:	f107 030c 	add.w	r3, r7, #12
 80002da:	2100      	movs	r1, #0
 80002dc:	9100      	str	r1, [sp, #0]
 80002de:	2106      	movs	r1, #6
 80002e0:	4620      	mov	r0, r4
 80002e2:	f006 fb6f 	bl	80069c4 <xTimerGenericCommand>
        	break;
 80002e6:	e003      	b.n	80002f0 <HAL_GPIO_EXTI_Callback+0x8c>
        }
        default:
        {
        	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80002e8:	2028      	movs	r0, #40	@ 0x28
 80002ea:	f002 fa1d 	bl	8002728 <HAL_NVIC_EnableIRQ>
 80002ee:	e00a      	b.n	8000306 <HAL_GPIO_EXTI_Callback+0xa2>
        	return;
        }
    }
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d007      	beq.n	8000306 <HAL_GPIO_EXTI_Callback+0xa2>
 80002f6:	4b08      	ldr	r3, [pc, #32]	@ (8000318 <HAL_GPIO_EXTI_Callback+0xb4>)
 80002f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80002fc:	601a      	str	r2, [r3, #0]
 80002fe:	f3bf 8f4f 	dsb	sy
 8000302:	f3bf 8f6f 	isb	sy
}
 8000306:	3714      	adds	r7, #20
 8000308:	46bd      	mov	sp, r7
 800030a:	bd90      	pop	{r4, r7, pc}
 800030c:	200001b0 	.word	0x200001b0
 8000310:	200001b4 	.word	0x200001b4
 8000314:	200001b8 	.word	0x200001b8
 8000318:	e000ed04 	.word	0xe000ed04

0800031c <btn_c13_callback>:

void btn_c13_callback(TimerHandle_t xTimer)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
	waveform_next_wave(&waveform_selector);
 8000324:	4804      	ldr	r0, [pc, #16]	@ (8000338 <btn_c13_callback+0x1c>)
 8000326:	f000 fd0d 	bl	8000d44 <waveform_next_wave>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 800032a:	2028      	movs	r0, #40	@ 0x28
 800032c:	f002 f9fc 	bl	8002728 <HAL_NVIC_EnableIRQ>
}
 8000330:	bf00      	nop
 8000332:	3708      	adds	r7, #8
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}
 8000338:	200001bc 	.word	0x200001bc

0800033c <btn_c12_callback>:

void btn_c12_callback(TimerHandle_t xTimer)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
	waveform_update_amplitude(&waveform_selector, -1);
 8000344:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000348:	4804      	ldr	r0, [pc, #16]	@ (800035c <btn_c12_callback+0x20>)
 800034a:	f000 fd17 	bl	8000d7c <waveform_update_amplitude>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 800034e:	2028      	movs	r0, #40	@ 0x28
 8000350:	f002 f9ea 	bl	8002728 <HAL_NVIC_EnableIRQ>
}
 8000354:	bf00      	nop
 8000356:	3708      	adds	r7, #8
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	200001bc 	.word	0x200001bc

08000360 <btn_c10_callback>:

void btn_c10_callback(TimerHandle_t xTimer)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
	waveform_update_amplitude(&waveform_selector, 1);
 8000368:	2101      	movs	r1, #1
 800036a:	4805      	ldr	r0, [pc, #20]	@ (8000380 <btn_c10_callback+0x20>)
 800036c:	f000 fd06 	bl	8000d7c <waveform_update_amplitude>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 8000370:	2028      	movs	r0, #40	@ 0x28
 8000372:	f002 f9d9 	bl	8002728 <HAL_NVIC_EnableIRQ>
}
 8000376:	bf00      	nop
 8000378:	3708      	adds	r7, #8
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	200001bc 	.word	0x200001bc

08000384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000384:	b5b0      	push	{r4, r5, r7, lr}
 8000386:	b088      	sub	sp, #32
 8000388:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800038a:	f000 fd4e 	bl	8000e2a <HAL_Init>

  /* USER CODE BEGIN Init */
  waveform_init(&waveform_selector, MAX_VOLTAGE);
 800038e:	2118      	movs	r1, #24
 8000390:	4830      	ldr	r0, [pc, #192]	@ (8000454 <main+0xd0>)
 8000392:	f000 fc85 	bl	8000ca0 <waveform_init>
  pid_init(&pid_controller, Kp, Ki, Kd, TIMER_COUNT, MAX_VOLTAGE);
 8000396:	2218      	movs	r2, #24
 8000398:	f244 2168 	movw	r1, #17000	@ 0x4268
 800039c:	ed9f 1a2e 	vldr	s2, [pc, #184]	@ 8000458 <main+0xd4>
 80003a0:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 800045c <main+0xd8>
 80003a4:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8000460 <main+0xdc>
 80003a8:	482e      	ldr	r0, [pc, #184]	@ (8000464 <main+0xe0>)
 80003aa:	f000 fa5d 	bl	8000868 <pid_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ae:	f000 f879 	bl	80004a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b2:	f000 f9b5 	bl	8000720 <MX_GPIO_Init>
  MX_DMA_Init();
 80003b6:	f000 f989 	bl	80006cc <MX_DMA_Init>
  MX_TIM2_Init();
 80003ba:	f000 f939 	bl	8000630 <MX_TIM2_Init>
  MX_ADC1_Init();
 80003be:	f000 f8bd 	bl	800053c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80003c2:	217f      	movs	r1, #127	@ 0x7f
 80003c4:	4828      	ldr	r0, [pc, #160]	@ (8000468 <main+0xe4>)
 80003c6:	f001 ffb3 	bl	8002330 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc1_buffer, 1);
 80003ca:	2201      	movs	r2, #1
 80003cc:	4927      	ldr	r1, [pc, #156]	@ (800046c <main+0xe8>)
 80003ce:	4826      	ldr	r0, [pc, #152]	@ (8000468 <main+0xe4>)
 80003d0:	f001 f92a 	bl	8001628 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 80003d4:	4826      	ldr	r0, [pc, #152]	@ (8000470 <main+0xec>)
 80003d6:	f003 fe15 	bl	8004004 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  sem_adc1 = xSemaphoreCreateBinary();
 80003da:	2203      	movs	r2, #3
 80003dc:	2100      	movs	r1, #0
 80003de:	2001      	movs	r0, #1
 80003e0:	f004 fcb2 	bl	8004d48 <xQueueGenericCreate>
 80003e4:	4603      	mov	r3, r0
 80003e6:	4a23      	ldr	r2, [pc, #140]	@ (8000474 <main+0xf0>)
 80003e8:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  btn_c13_debounce = xTimerCreate("BTNC13", 50, pdFALSE, NULL, btn_c13_callback);
 80003ea:	4b23      	ldr	r3, [pc, #140]	@ (8000478 <main+0xf4>)
 80003ec:	9300      	str	r3, [sp, #0]
 80003ee:	2300      	movs	r3, #0
 80003f0:	2200      	movs	r2, #0
 80003f2:	2132      	movs	r1, #50	@ 0x32
 80003f4:	4821      	ldr	r0, [pc, #132]	@ (800047c <main+0xf8>)
 80003f6:	f006 fa87 	bl	8006908 <xTimerCreate>
 80003fa:	4603      	mov	r3, r0
 80003fc:	4a20      	ldr	r2, [pc, #128]	@ (8000480 <main+0xfc>)
 80003fe:	6013      	str	r3, [r2, #0]
  btn_c12_debounce = xTimerCreate("BTNC12", 50, pdFALSE, NULL, btn_c12_callback);
 8000400:	4b20      	ldr	r3, [pc, #128]	@ (8000484 <main+0x100>)
 8000402:	9300      	str	r3, [sp, #0]
 8000404:	2300      	movs	r3, #0
 8000406:	2200      	movs	r2, #0
 8000408:	2132      	movs	r1, #50	@ 0x32
 800040a:	481f      	ldr	r0, [pc, #124]	@ (8000488 <main+0x104>)
 800040c:	f006 fa7c 	bl	8006908 <xTimerCreate>
 8000410:	4603      	mov	r3, r0
 8000412:	4a1e      	ldr	r2, [pc, #120]	@ (800048c <main+0x108>)
 8000414:	6013      	str	r3, [r2, #0]
  btn_c10_debounce = xTimerCreate("BTNC10", 50, pdFALSE, NULL, btn_c10_callback);
 8000416:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <main+0x10c>)
 8000418:	9300      	str	r3, [sp, #0]
 800041a:	2300      	movs	r3, #0
 800041c:	2200      	movs	r2, #0
 800041e:	2132      	movs	r1, #50	@ 0x32
 8000420:	481c      	ldr	r0, [pc, #112]	@ (8000494 <main+0x110>)
 8000422:	f006 fa71 	bl	8006908 <xTimerCreate>
 8000426:	4603      	mov	r3, r0
 8000428:	4a1b      	ldr	r2, [pc, #108]	@ (8000498 <main+0x114>)
 800042a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of PID */
  osThreadDef(PID, PIDTask, osPriorityNormal, 0, 128);
 800042c:	4b1b      	ldr	r3, [pc, #108]	@ (800049c <main+0x118>)
 800042e:	1d3c      	adds	r4, r7, #4
 8000430:	461d      	mov	r5, r3
 8000432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000434:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000436:	682b      	ldr	r3, [r5, #0]
 8000438:	6023      	str	r3, [r4, #0]
  PIDHandle = osThreadCreate(osThread(PID), NULL);
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	2100      	movs	r1, #0
 800043e:	4618      	mov	r0, r3
 8000440:	f004 fb3d 	bl	8004abe <osThreadCreate>
 8000444:	4603      	mov	r3, r0
 8000446:	4a16      	ldr	r2, [pc, #88]	@ (80004a0 <main+0x11c>)
 8000448:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800044a:	f004 fb31 	bl	8004ab0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800044e:	bf00      	nop
 8000450:	e7fd      	b.n	800044e <main+0xca>
 8000452:	bf00      	nop
 8000454:	200001bc 	.word	0x200001bc
 8000458:	3d4ccccd 	.word	0x3d4ccccd
 800045c:	3e4ccccd 	.word	0x3e4ccccd
 8000460:	3db851ec 	.word	0x3db851ec
 8000464:	200001c4 	.word	0x200001c4
 8000468:	2000008c 	.word	0x2000008c
 800046c:	200001a8 	.word	0x200001a8
 8000470:	20000158 	.word	0x20000158
 8000474:	200001ac 	.word	0x200001ac
 8000478:	0800031d 	.word	0x0800031d
 800047c:	08007a10 	.word	0x08007a10
 8000480:	200001b0 	.word	0x200001b0
 8000484:	0800033d 	.word	0x0800033d
 8000488:	08007a18 	.word	0x08007a18
 800048c:	200001b4 	.word	0x200001b4
 8000490:	08000361 	.word	0x08000361
 8000494:	08007a20 	.word	0x08007a20
 8000498:	200001b8 	.word	0x200001b8
 800049c:	08007a2c 	.word	0x08007a2c
 80004a0:	200001a4 	.word	0x200001a4

080004a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b094      	sub	sp, #80	@ 0x50
 80004a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004aa:	f107 0318 	add.w	r3, r7, #24
 80004ae:	2238      	movs	r2, #56	@ 0x38
 80004b0:	2100      	movs	r1, #0
 80004b2:	4618      	mov	r0, r3
 80004b4:	f007 f9b0 	bl	8007818 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b8:	1d3b      	adds	r3, r7, #4
 80004ba:	2200      	movs	r2, #0
 80004bc:	601a      	str	r2, [r3, #0]
 80004be:	605a      	str	r2, [r3, #4]
 80004c0:	609a      	str	r2, [r3, #8]
 80004c2:	60da      	str	r2, [r3, #12]
 80004c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80004c6:	2000      	movs	r0, #0
 80004c8:	f002 fd56 	bl	8002f78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004cc:	2302      	movs	r3, #2
 80004ce:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80004d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004d6:	2340      	movs	r3, #64	@ 0x40
 80004d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004da:	2302      	movs	r3, #2
 80004dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004de:	2302      	movs	r3, #2
 80004e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80004e2:	2304      	movs	r3, #4
 80004e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80004e6:	2355      	movs	r3, #85	@ 0x55
 80004e8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004ea:	2302      	movs	r3, #2
 80004ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80004ee:	2302      	movs	r3, #2
 80004f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004f2:	2302      	movs	r3, #2
 80004f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004f6:	f107 0318 	add.w	r3, r7, #24
 80004fa:	4618      	mov	r0, r3
 80004fc:	f002 fdf0 	bl	80030e0 <HAL_RCC_OscConfig>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000506:	f000 f9a9 	bl	800085c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800050a:	230f      	movs	r3, #15
 800050c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800050e:	2303      	movs	r3, #3
 8000510:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000512:	2300      	movs	r3, #0
 8000514:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000516:	2300      	movs	r3, #0
 8000518:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800051a:	2300      	movs	r3, #0
 800051c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800051e:	1d3b      	adds	r3, r7, #4
 8000520:	2104      	movs	r1, #4
 8000522:	4618      	mov	r0, r3
 8000524:	f003 f8ee 	bl	8003704 <HAL_RCC_ClockConfig>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800052e:	f000 f995 	bl	800085c <Error_Handler>
  }
}
 8000532:	bf00      	nop
 8000534:	3750      	adds	r7, #80	@ 0x50
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
	...

0800053c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	@ 0x30
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000542:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	2220      	movs	r2, #32
 8000552:	2100      	movs	r1, #0
 8000554:	4618      	mov	r0, r3
 8000556:	f007 f95f 	bl	8007818 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800055a:	4b33      	ldr	r3, [pc, #204]	@ (8000628 <MX_ADC1_Init+0xec>)
 800055c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000560:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000562:	4b31      	ldr	r3, [pc, #196]	@ (8000628 <MX_ADC1_Init+0xec>)
 8000564:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000568:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800056a:	4b2f      	ldr	r3, [pc, #188]	@ (8000628 <MX_ADC1_Init+0xec>)
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000570:	4b2d      	ldr	r3, [pc, #180]	@ (8000628 <MX_ADC1_Init+0xec>)
 8000572:	2200      	movs	r2, #0
 8000574:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000576:	4b2c      	ldr	r3, [pc, #176]	@ (8000628 <MX_ADC1_Init+0xec>)
 8000578:	2200      	movs	r2, #0
 800057a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800057c:	4b2a      	ldr	r3, [pc, #168]	@ (8000628 <MX_ADC1_Init+0xec>)
 800057e:	2200      	movs	r2, #0
 8000580:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000582:	4b29      	ldr	r3, [pc, #164]	@ (8000628 <MX_ADC1_Init+0xec>)
 8000584:	2204      	movs	r2, #4
 8000586:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000588:	4b27      	ldr	r3, [pc, #156]	@ (8000628 <MX_ADC1_Init+0xec>)
 800058a:	2200      	movs	r2, #0
 800058c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800058e:	4b26      	ldr	r3, [pc, #152]	@ (8000628 <MX_ADC1_Init+0xec>)
 8000590:	2200      	movs	r2, #0
 8000592:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000594:	4b24      	ldr	r3, [pc, #144]	@ (8000628 <MX_ADC1_Init+0xec>)
 8000596:	2201      	movs	r2, #1
 8000598:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800059a:	4b23      	ldr	r3, [pc, #140]	@ (8000628 <MX_ADC1_Init+0xec>)
 800059c:	2200      	movs	r2, #0
 800059e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80005a2:	4b21      	ldr	r3, [pc, #132]	@ (8000628 <MX_ADC1_Init+0xec>)
 80005a4:	f44f 62ac 	mov.w	r2, #1376	@ 0x560
 80005a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <MX_ADC1_Init+0xec>)
 80005ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000628 <MX_ADC1_Init+0xec>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000628 <MX_ADC1_Init+0xec>)
 80005bc:	2200      	movs	r2, #0
 80005be:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <MX_ADC1_Init+0xec>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005c8:	4817      	ldr	r0, [pc, #92]	@ (8000628 <MX_ADC1_Init+0xec>)
 80005ca:	f000 fea9 	bl	8001320 <HAL_ADC_Init>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80005d4:	f000 f942 	bl	800085c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005d8:	2300      	movs	r3, #0
 80005da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005e0:	4619      	mov	r1, r3
 80005e2:	4811      	ldr	r0, [pc, #68]	@ (8000628 <MX_ADC1_Init+0xec>)
 80005e4:	f001 ff06 	bl	80023f4 <HAL_ADCEx_MultiModeConfigChannel>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80005ee:	f000 f935 	bl	800085c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005f2:	4b0e      	ldr	r3, [pc, #56]	@ (800062c <MX_ADC1_Init+0xf0>)
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005f6:	2306      	movs	r3, #6
 80005f8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005fa:	2300      	movs	r3, #0
 80005fc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005fe:	237f      	movs	r3, #127	@ 0x7f
 8000600:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000602:	2304      	movs	r3, #4
 8000604:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	4619      	mov	r1, r3
 800060e:	4806      	ldr	r0, [pc, #24]	@ (8000628 <MX_ADC1_Init+0xec>)
 8000610:	f001 f8d2 	bl	80017b8 <HAL_ADC_ConfigChannel>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800061a:	f000 f91f 	bl	800085c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800061e:	bf00      	nop
 8000620:	3730      	adds	r7, #48	@ 0x30
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	2000008c 	.word	0x2000008c
 800062c:	04300002 	.word	0x04300002

08000630 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000636:	f107 0310 	add.w	r3, r7, #16
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800064e:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <MX_TIM2_Init+0x98>)
 8000650:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000654:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000656:	4b1c      	ldr	r3, [pc, #112]	@ (80006c8 <MX_TIM2_Init+0x98>)
 8000658:	2200      	movs	r2, #0
 800065a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800065c:	4b1a      	ldr	r3, [pc, #104]	@ (80006c8 <MX_TIM2_Init+0x98>)
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16999;
 8000662:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <MX_TIM2_Init+0x98>)
 8000664:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000668:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800066a:	4b17      	ldr	r3, [pc, #92]	@ (80006c8 <MX_TIM2_Init+0x98>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000670:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <MX_TIM2_Init+0x98>)
 8000672:	2200      	movs	r2, #0
 8000674:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000676:	4814      	ldr	r0, [pc, #80]	@ (80006c8 <MX_TIM2_Init+0x98>)
 8000678:	f003 fc6c 	bl	8003f54 <HAL_TIM_Base_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000682:	f000 f8eb 	bl	800085c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000686:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800068a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800068c:	f107 0310 	add.w	r3, r7, #16
 8000690:	4619      	mov	r1, r3
 8000692:	480d      	ldr	r0, [pc, #52]	@ (80006c8 <MX_TIM2_Init+0x98>)
 8000694:	f003 fed2 	bl	800443c <HAL_TIM_ConfigClockSource>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800069e:	f000 f8dd 	bl	800085c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80006a2:	2320      	movs	r3, #32
 80006a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	4619      	mov	r1, r3
 80006ae:	4806      	ldr	r0, [pc, #24]	@ (80006c8 <MX_TIM2_Init+0x98>)
 80006b0:	f004 f91e 	bl	80048f0 <HAL_TIMEx_MasterConfigSynchronization>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80006ba:	f000 f8cf 	bl	800085c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	3720      	adds	r7, #32
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000158 	.word	0x20000158

080006cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80006d2:	4b12      	ldr	r3, [pc, #72]	@ (800071c <MX_DMA_Init+0x50>)
 80006d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006d6:	4a11      	ldr	r2, [pc, #68]	@ (800071c <MX_DMA_Init+0x50>)
 80006d8:	f043 0304 	orr.w	r3, r3, #4
 80006dc:	6493      	str	r3, [r2, #72]	@ 0x48
 80006de:	4b0f      	ldr	r3, [pc, #60]	@ (800071c <MX_DMA_Init+0x50>)
 80006e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006e2:	f003 0304 	and.w	r3, r3, #4
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006ea:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <MX_DMA_Init+0x50>)
 80006ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006ee:	4a0b      	ldr	r2, [pc, #44]	@ (800071c <MX_DMA_Init+0x50>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80006f6:	4b09      	ldr	r3, [pc, #36]	@ (800071c <MX_DMA_Init+0x50>)
 80006f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000702:	2200      	movs	r2, #0
 8000704:	2105      	movs	r1, #5
 8000706:	200b      	movs	r0, #11
 8000708:	f001 fff4 	bl	80026f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800070c:	200b      	movs	r0, #11
 800070e:	f002 f80b 	bl	8002728 <HAL_NVIC_EnableIRQ>

}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40021000 	.word	0x40021000

08000720 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b088      	sub	sp, #32
 8000724:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000726:	f107 030c 	add.w	r3, r7, #12
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	60da      	str	r2, [r3, #12]
 8000734:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000736:	4b1f      	ldr	r3, [pc, #124]	@ (80007b4 <MX_GPIO_Init+0x94>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073a:	4a1e      	ldr	r2, [pc, #120]	@ (80007b4 <MX_GPIO_Init+0x94>)
 800073c:	f043 0304 	orr.w	r3, r3, #4
 8000740:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000742:	4b1c      	ldr	r3, [pc, #112]	@ (80007b4 <MX_GPIO_Init+0x94>)
 8000744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000746:	f003 0304 	and.w	r3, r3, #4
 800074a:	60bb      	str	r3, [r7, #8]
 800074c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074e:	4b19      	ldr	r3, [pc, #100]	@ (80007b4 <MX_GPIO_Init+0x94>)
 8000750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000752:	4a18      	ldr	r2, [pc, #96]	@ (80007b4 <MX_GPIO_Init+0x94>)
 8000754:	f043 0320 	orr.w	r3, r3, #32
 8000758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075a:	4b16      	ldr	r3, [pc, #88]	@ (80007b4 <MX_GPIO_Init+0x94>)
 800075c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075e:	f003 0320 	and.w	r3, r3, #32
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <MX_GPIO_Init+0x94>)
 8000768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076a:	4a12      	ldr	r2, [pc, #72]	@ (80007b4 <MX_GPIO_Init+0x94>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000772:	4b10      	ldr	r3, [pc, #64]	@ (80007b4 <MX_GPIO_Init+0x94>)
 8000774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC13 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_12;
 800077e:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8000782:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000784:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	4619      	mov	r1, r3
 8000794:	4808      	ldr	r0, [pc, #32]	@ (80007b8 <MX_GPIO_Init+0x98>)
 8000796:	f002 fa55 	bl	8002c44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2105      	movs	r1, #5
 800079e:	2028      	movs	r0, #40	@ 0x28
 80007a0:	f001 ffa8 	bl	80026f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007a4:	2028      	movs	r0, #40	@ 0x28
 80007a6:	f001 ffbf 	bl	8002728 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007aa:	bf00      	nop
 80007ac:	3720      	adds	r7, #32
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40021000 	.word	0x40021000
 80007b8:	48000800 	.word	0x48000800

080007bc <PIDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PIDTask */
void PIDTask(void const * argument)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	xSemaphoreTake(sem_adc1, portMAX_DELAY);
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <PIDTask+0x58>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80007cc:	4618      	mov	r0, r3
 80007ce:	f004 fe23 	bl	8005418 <xQueueSemaphoreTake>

	buck_output = adc1_buffer * CVT_FACTOR;
 80007d2:	4b11      	ldr	r3, [pc, #68]	@ (8000818 <PIDTask+0x5c>)
 80007d4:	881b      	ldrh	r3, [r3, #0]
 80007d6:	ee07 3a90 	vmov	s15, r3
 80007da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007de:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800081c <PIDTask+0x60>
 80007e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <PIDTask+0x64>)
 80007e8:	edc3 7a00 	vstr	s15, [r3]
	waveform_get_sample(&waveform_selector, &reference);
 80007ec:	490d      	ldr	r1, [pc, #52]	@ (8000824 <PIDTask+0x68>)
 80007ee:	480e      	ldr	r0, [pc, #56]	@ (8000828 <PIDTask+0x6c>)
 80007f0:	f000 fa6e 	bl	8000cd0 <waveform_get_sample>
	pid_compute(&pid_controller, &reference, &buck_output, &duty_cycle);
 80007f4:	4b0d      	ldr	r3, [pc, #52]	@ (800082c <PIDTask+0x70>)
 80007f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000820 <PIDTask+0x64>)
 80007f8:	490a      	ldr	r1, [pc, #40]	@ (8000824 <PIDTask+0x68>)
 80007fa:	480d      	ldr	r0, [pc, #52]	@ (8000830 <PIDTask+0x74>)
 80007fc:	f000 f860 	bl	80008c0 <pid_compute>

    taskYIELD();
 8000800:	4b0c      	ldr	r3, [pc, #48]	@ (8000834 <PIDTask+0x78>)
 8000802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	f3bf 8f4f 	dsb	sy
 800080c:	f3bf 8f6f 	isb	sy
	xSemaphoreTake(sem_adc1, portMAX_DELAY);
 8000810:	bf00      	nop
 8000812:	e7d7      	b.n	80007c4 <PIDTask+0x8>
 8000814:	200001ac 	.word	0x200001ac
 8000818:	200001a8 	.word	0x200001a8
 800081c:	40e8ba2f 	.word	0x40e8ba2f
 8000820:	200001dc 	.word	0x200001dc
 8000824:	200001e0 	.word	0x200001e0
 8000828:	200001bc 	.word	0x200001bc
 800082c:	200001e4 	.word	0x200001e4
 8000830:	200001c4 	.word	0x200001c4
 8000834:	e000ed04 	.word	0xe000ed04

08000838 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a04      	ldr	r2, [pc, #16]	@ (8000858 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d101      	bne.n	800084e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800084a:	f000 fb07 	bl	8000e5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40014800 	.word	0x40014800

0800085c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000860:	b672      	cpsid	i
}
 8000862:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <Error_Handler+0x8>

08000868 <pid_init>:
#include "pid.h"

void pid_init(PIDController *pid, float kp, float ki, float kd, uint16_t time_counter, uint8_t max_input)
{
 8000868:	b480      	push	{r7}
 800086a:	b087      	sub	sp, #28
 800086c:	af00      	add	r7, sp, #0
 800086e:	6178      	str	r0, [r7, #20]
 8000870:	ed87 0a04 	vstr	s0, [r7, #16]
 8000874:	edc7 0a03 	vstr	s1, [r7, #12]
 8000878:	ed87 1a02 	vstr	s2, [r7, #8]
 800087c:	460b      	mov	r3, r1
 800087e:	80fb      	strh	r3, [r7, #6]
 8000880:	4613      	mov	r3, r2
 8000882:	717b      	strb	r3, [r7, #5]
	 * uP(k) = Kp*e(k)
	 * uI(k) = uI(k-1) + Ki*e(k)
	 * uD(k) = Kd*(e(k) - e(k-1))
	 * uPID = uP(k) + uI(k) + uD(k)
	 **/
	pid->duty_cycle_cvt = time_counter/max_input;
 8000884:	88fa      	ldrh	r2, [r7, #6]
 8000886:	797b      	ldrb	r3, [r7, #5]
 8000888:	fb92 f3f3 	sdiv	r3, r2, r3
 800088c:	b29a      	uxth	r2, r3
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	801a      	strh	r2, [r3, #0]

    pid->kp = kp;
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	605a      	str	r2, [r3, #4]
    pid->ki = ki;
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	609a      	str	r2, [r3, #8]
    pid->kd = kd;
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	68ba      	ldr	r2, [r7, #8]
 80008a2:	60da      	str	r2, [r3, #12]

    pid->e_prev = 0.0f;
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	f04f 0200 	mov.w	r2, #0
 80008aa:	611a      	str	r2, [r3, #16]
    pid->ui_prev = 0.0f;
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	f04f 0200 	mov.w	r2, #0
 80008b2:	615a      	str	r2, [r3, #20]
}
 80008b4:	bf00      	nop
 80008b6:	371c      	adds	r7, #28
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr

080008c0 <pid_compute>:

void pid_compute(PIDController *pid, volatile float *reference, volatile float *measurement, volatile uint16_t *out)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b089      	sub	sp, #36	@ 0x24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
 80008cc:	603b      	str	r3, [r7, #0]
    float e = *reference - *measurement;
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	ed93 7a00 	vldr	s14, [r3]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	edd3 7a00 	vldr	s15, [r3]
 80008da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008de:	edc7 7a07 	vstr	s15, [r7, #28]
    float ui = pid->ui_prev + pid->ki * e;
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	ed93 7a05 	vldr	s14, [r3, #20]
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	edd3 6a02 	vldr	s13, [r3, #8]
 80008ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80008f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80008f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008fa:	edc7 7a06 	vstr	s15, [r7, #24]

    float pid_output = (pid->kp * e) + ui + (pid->kd * (e - pid->e_prev));
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	ed93 7a01 	vldr	s14, [r3, #4]
 8000904:	edd7 7a07 	vldr	s15, [r7, #28]
 8000908:	ee27 7a27 	vmul.f32	s14, s14, s15
 800090c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	edd3 6a03 	vldr	s13, [r3, #12]
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000920:	ed97 6a07 	vldr	s12, [r7, #28]
 8000924:	ee76 7a67 	vsub.f32	s15, s12, s15
 8000928:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800092c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000930:	edc7 7a05 	vstr	s15, [r7, #20]

    pid->e_prev = e;
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	69fa      	ldr	r2, [r7, #28]
 8000938:	611a      	str	r2, [r3, #16]
    pid->ui_prev = ui;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	69ba      	ldr	r2, [r7, #24]
 800093e:	615a      	str	r2, [r3, #20]

    *out = (uint16_t)(pid_output * pid->duty_cycle_cvt);
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	881b      	ldrh	r3, [r3, #0]
 8000944:	ee07 3a90 	vmov	s15, r3
 8000948:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800094c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000954:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000958:	ee17 3a90 	vmov	r3, s15
 800095c:	b29a      	uxth	r2, r3
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	801a      	strh	r2, [r3, #0]
}
 8000962:	bf00      	nop
 8000964:	3724      	adds	r7, #36	@ 0x24
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
	...

08000970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000976:	4b12      	ldr	r3, [pc, #72]	@ (80009c0 <HAL_MspInit+0x50>)
 8000978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800097a:	4a11      	ldr	r2, [pc, #68]	@ (80009c0 <HAL_MspInit+0x50>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	6613      	str	r3, [r2, #96]	@ 0x60
 8000982:	4b0f      	ldr	r3, [pc, #60]	@ (80009c0 <HAL_MspInit+0x50>)
 8000984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800098e:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <HAL_MspInit+0x50>)
 8000990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000992:	4a0b      	ldr	r2, [pc, #44]	@ (80009c0 <HAL_MspInit+0x50>)
 8000994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000998:	6593      	str	r3, [r2, #88]	@ 0x58
 800099a:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <HAL_MspInit+0x50>)
 800099c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800099e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009a6:	2200      	movs	r2, #0
 80009a8:	210f      	movs	r1, #15
 80009aa:	f06f 0001 	mvn.w	r0, #1
 80009ae:	f001 fea1 	bl	80026f4 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009b2:	f002 fb85 	bl	80030c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40021000 	.word	0x40021000

080009c4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b09a      	sub	sp, #104	@ 0x68
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009dc:	f107 0310 	add.w	r3, r7, #16
 80009e0:	2244      	movs	r2, #68	@ 0x44
 80009e2:	2100      	movs	r1, #0
 80009e4:	4618      	mov	r0, r3
 80009e6:	f006 ff17 	bl	8007818 <memset>
  if(hadc->Instance==ADC1)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80009f2:	d15f      	bne.n	8000ab4 <HAL_ADC_MspInit+0xf0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80009f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009f8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80009fa:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80009fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a00:	f107 0310 	add.w	r3, r7, #16
 8000a04:	4618      	mov	r0, r3
 8000a06:	f003 f8b5 	bl	8003b74 <HAL_RCCEx_PeriphCLKConfig>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a10:	f7ff ff24 	bl	800085c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a14:	4b29      	ldr	r3, [pc, #164]	@ (8000abc <HAL_ADC_MspInit+0xf8>)
 8000a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a18:	4a28      	ldr	r2, [pc, #160]	@ (8000abc <HAL_ADC_MspInit+0xf8>)
 8000a1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a20:	4b26      	ldr	r3, [pc, #152]	@ (8000abc <HAL_ADC_MspInit+0xf8>)
 8000a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a28:	60fb      	str	r3, [r7, #12]
 8000a2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2c:	4b23      	ldr	r3, [pc, #140]	@ (8000abc <HAL_ADC_MspInit+0xf8>)
 8000a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a30:	4a22      	ldr	r2, [pc, #136]	@ (8000abc <HAL_ADC_MspInit+0xf8>)
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a38:	4b20      	ldr	r3, [pc, #128]	@ (8000abc <HAL_ADC_MspInit+0xf8>)
 8000a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3c:	f003 0301 	and.w	r3, r3, #1
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a44:	2301      	movs	r3, #1
 8000a46:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a54:	4619      	mov	r1, r3
 8000a56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5a:	f002 f8f3 	bl	8002c44 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000a5e:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a60:	4a18      	ldr	r2, [pc, #96]	@ (8000ac4 <HAL_ADC_MspInit+0x100>)
 8000a62:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a66:	2205      	movs	r2, #5
 8000a68:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a70:	4b13      	ldr	r3, [pc, #76]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a76:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a78:	2280      	movs	r2, #128	@ 0x80
 8000a7a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a7c:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a82:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a84:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a8a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a8e:	2220      	movs	r2, #32
 8000a90:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a98:	4809      	ldr	r0, [pc, #36]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000a9a:	f001 fe61 	bl	8002760 <HAL_DMA_Init>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8000aa4:	f7ff feda 	bl	800085c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000aac:	655a      	str	r2, [r3, #84]	@ 0x54
 8000aae:	4a04      	ldr	r2, [pc, #16]	@ (8000ac0 <HAL_ADC_MspInit+0xfc>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ab4:	bf00      	nop
 8000ab6:	3768      	adds	r7, #104	@ 0x68
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	200000f8 	.word	0x200000f8
 8000ac4:	40020008 	.word	0x40020008

08000ac8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ad8:	d113      	bne.n	8000b02 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ada:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <HAL_TIM_Base_MspInit+0x44>)
 8000adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ade:	4a0b      	ldr	r2, [pc, #44]	@ (8000b0c <HAL_TIM_Base_MspInit+0x44>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ae6:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <HAL_TIM_Base_MspInit+0x44>)
 8000ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2105      	movs	r1, #5
 8000af6:	201c      	movs	r0, #28
 8000af8:	f001 fdfc 	bl	80026f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000afc:	201c      	movs	r0, #28
 8000afe:	f001 fe13 	bl	8002728 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000b02:	bf00      	nop
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08c      	sub	sp, #48	@ 0x30
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000b20:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd4 <HAL_InitTick+0xc4>)
 8000b22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b24:	4a2b      	ldr	r2, [pc, #172]	@ (8000bd4 <HAL_InitTick+0xc4>)
 8000b26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b2a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b2c:	4b29      	ldr	r3, [pc, #164]	@ (8000bd4 <HAL_InitTick+0xc4>)
 8000b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b38:	f107 020c 	add.w	r2, r7, #12
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4611      	mov	r1, r2
 8000b42:	4618      	mov	r0, r3
 8000b44:	f002 ff9e 	bl	8003a84 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b48:	f002 ff86 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 8000b4c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b50:	4a21      	ldr	r2, [pc, #132]	@ (8000bd8 <HAL_InitTick+0xc8>)
 8000b52:	fba2 2303 	umull	r2, r3, r2, r3
 8000b56:	0c9b      	lsrs	r3, r3, #18
 8000b58:	3b01      	subs	r3, #1
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bdc <HAL_InitTick+0xcc>)
 8000b5e:	4a20      	ldr	r2, [pc, #128]	@ (8000be0 <HAL_InitTick+0xd0>)
 8000b60:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000b62:	4b1e      	ldr	r3, [pc, #120]	@ (8000bdc <HAL_InitTick+0xcc>)
 8000b64:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b68:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bdc <HAL_InitTick+0xcc>)
 8000b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b6e:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000b70:	4b1a      	ldr	r3, [pc, #104]	@ (8000bdc <HAL_InitTick+0xcc>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b76:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <HAL_InitTick+0xcc>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8000b7c:	4817      	ldr	r0, [pc, #92]	@ (8000bdc <HAL_InitTick+0xcc>)
 8000b7e:	f003 f9e9 	bl	8003f54 <HAL_TIM_Base_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d11b      	bne.n	8000bc8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8000b90:	4812      	ldr	r0, [pc, #72]	@ (8000bdc <HAL_InitTick+0xcc>)
 8000b92:	f003 fa99 	bl	80040c8 <HAL_TIM_Base_Start_IT>
 8000b96:	4603      	mov	r3, r0
 8000b98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d111      	bne.n	8000bc8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000ba4:	201a      	movs	r0, #26
 8000ba6:	f001 fdbf 	bl	8002728 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2b0f      	cmp	r3, #15
 8000bae:	d808      	bhi.n	8000bc2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	6879      	ldr	r1, [r7, #4]
 8000bb4:	201a      	movs	r0, #26
 8000bb6:	f001 fd9d 	bl	80026f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bba:	4a0a      	ldr	r2, [pc, #40]	@ (8000be4 <HAL_InitTick+0xd4>)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6013      	str	r3, [r2, #0]
 8000bc0:	e002      	b.n	8000bc8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3730      	adds	r7, #48	@ 0x30
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	431bde83 	.word	0x431bde83
 8000bdc:	200001e8 	.word	0x200001e8
 8000be0:	40014800 	.word	0x40014800
 8000be4:	20000014 	.word	0x20000014

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <NMI_Handler+0x4>

08000bf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <MemManage_Handler+0x4>

08000c00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
	...

08000c20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <DMA1_Channel1_IRQHandler+0x10>)
 8000c26:	f001 febe 	bl	80029a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200000f8 	.word	0x200000f8

08000c34 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000c38:	4802      	ldr	r0, [pc, #8]	@ (8000c44 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000c3a:	f003 faaf 	bl	800419c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200001e8 	.word	0x200001e8

08000c48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c4c:	4802      	ldr	r0, [pc, #8]	@ (8000c58 <TIM2_IRQHandler+0x10>)
 8000c4e:	f003 faa5 	bl	800419c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000158 	.word	0x20000158

08000c5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000c60:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000c64:	f002 f970 	bl	8002f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000c68:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000c6c:	f002 f96c 	bl	8002f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000c70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c74:	f002 f968 	bl	8002f48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c80:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <SystemInit+0x20>)
 8000c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c86:	4a05      	ldr	r2, [pc, #20]	@ (8000c9c <SystemInit+0x20>)
 8000c88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <waveform_init>:
    rectified_sine_wave,
    triangle_wave
};

void waveform_init(WaveformCtrl *ctrl, uint8_t max_amplitude)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	70fb      	strb	r3, [r7, #3]
	ctrl->type = WAVE_SQUARE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	701a      	strb	r2, [r3, #0]
	ctrl->index = 0;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	805a      	strh	r2, [r3, #2]
	ctrl->amplitude = 1;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2201      	movs	r2, #1
 8000cbc:	711a      	strb	r2, [r3, #4]
	ctrl->max_amplitude = max_amplitude;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	78fa      	ldrb	r2, [r7, #3]
 8000cc2:	715a      	strb	r2, [r3, #5]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <waveform_get_sample>:

void waveform_get_sample(WaveformCtrl *ctrl, volatile float *out)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
	/* Desablitando interrupções para impedir a troca de onda
	 * e/ou amplitude durante o retorno da referencia
	 * */
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000cda:	2028      	movs	r0, #40	@ 0x28
 8000cdc:	f001 fd32 	bl	8002744 <HAL_NVIC_DisableIRQ>

	*out = waveforms[ctrl->type][ctrl->index] * ctrl->amplitude;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <waveform_get_sample+0x70>)
 8000cea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	885b      	ldrh	r3, [r3, #2]
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	4413      	add	r3, r2
 8000cf8:	ed93 7a00 	vldr	s14, [r3]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	791b      	ldrb	r3, [r3, #4]
 8000d00:	b25b      	sxtb	r3, r3
 8000d02:	ee07 3a90 	vmov	s15, r3
 8000d06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	edc3 7a00 	vstr	s15, [r3]
	ctrl->index++;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	885b      	ldrh	r3, [r3, #2]
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	b29a      	uxth	r2, r3
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	805a      	strh	r2, [r3, #2]
	if (ctrl->index >= N_POINTS) {
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	885b      	ldrh	r3, [r3, #2]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	2b63      	cmp	r3, #99	@ 0x63
 8000d2a:	d902      	bls.n	8000d32 <waveform_get_sample+0x62>
		ctrl->index = 0;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	805a      	strh	r2, [r3, #2]
	}

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d32:	2028      	movs	r0, #40	@ 0x28
 8000d34:	f001 fcf8 	bl	8002728 <HAL_NVIC_EnableIRQ>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000004 	.word	0x20000004

08000d44 <waveform_next_wave>:

void waveform_next_wave(WaveformCtrl *ctrl)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
    ctrl->type++;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	3301      	adds	r3, #1
 8000d54:	b2da      	uxtb	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	701a      	strb	r2, [r3, #0]

    if (ctrl->type >= WAVE_MAX) {
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	2b03      	cmp	r3, #3
 8000d62:	d902      	bls.n	8000d6a <waveform_next_wave+0x26>
        ctrl->type = WAVE_SQUARE;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
    }

    ctrl->index = 0;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	805a      	strh	r2, [r3, #2]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr

08000d7c <waveform_update_amplitude>:

void waveform_update_amplitude(WaveformCtrl *ctrl, int16_t delta)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	460b      	mov	r3, r1
 8000d86:	807b      	strh	r3, [r7, #2]
    ctrl->amplitude += delta;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	791b      	ldrb	r3, [r3, #4]
 8000d8c:	b25b      	sxtb	r3, r3
 8000d8e:	b2da      	uxtb	r2, r3
 8000d90:	887b      	ldrh	r3, [r7, #2]
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	4413      	add	r3, r2
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	b25a      	sxtb	r2, r3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	711a      	strb	r2, [r3, #4]

    if (ctrl->amplitude > ctrl->max_amplitude) {
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	791b      	ldrb	r3, [r3, #4]
 8000da2:	b25b      	sxtb	r3, r3
 8000da4:	461a      	mov	r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	795b      	ldrb	r3, [r3, #5]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	dd05      	ble.n	8000dba <waveform_update_amplitude+0x3e>
        ctrl->amplitude = ctrl->max_amplitude;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	795b      	ldrb	r3, [r3, #5]
 8000db2:	b25a      	sxtb	r2, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	711a      	strb	r2, [r3, #4]
    } else if (ctrl->amplitude < 0) {
        ctrl->amplitude = 0;
    }
}
 8000db8:	e007      	b.n	8000dca <waveform_update_amplitude+0x4e>
    } else if (ctrl->amplitude < 0) {
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	791b      	ldrb	r3, [r3, #4]
 8000dbe:	b25b      	sxtb	r3, r3
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	da02      	bge.n	8000dca <waveform_update_amplitude+0x4e>
        ctrl->amplitude = 0;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	711a      	strb	r2, [r3, #4]
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
	...

08000dd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dd8:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dda:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ddc:	f7ff ff4e 	bl	8000c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de0:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000de2:	490d      	ldr	r1, [pc, #52]	@ (8000e18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e1c <LoopForever+0xe>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000de8:	e002      	b.n	8000df0 <LoopCopyDataInit>

08000dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dee:	3304      	adds	r3, #4

08000df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df4:	d3f9      	bcc.n	8000dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000df8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e24 <LoopForever+0x16>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dfc:	e001      	b.n	8000e02 <LoopFillZerobss>

08000dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e00:	3204      	adds	r2, #4

08000e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e04:	d3fb      	bcc.n	8000dfe <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e06:	f006 fd6d 	bl	80078e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e0a:	f7ff fabb 	bl	8000384 <main>

08000e0e <LoopForever>:

LoopForever:
    b LoopForever
 8000e0e:	e7fe      	b.n	8000e0e <LoopForever>
  ldr   r0, =_estack
 8000e10:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e18:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e1c:	080080b8 	.word	0x080080b8
  ldr r2, =_sbss
 8000e20:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e24:	20003548 	.word	0x20003548

08000e28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC1_2_IRQHandler>

08000e2a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e30:	2300      	movs	r3, #0
 8000e32:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e34:	2003      	movs	r0, #3
 8000e36:	f001 fc52 	bl	80026de <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e3a:	200f      	movs	r0, #15
 8000e3c:	f7ff fe68 	bl	8000b10 <HAL_InitTick>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d002      	beq.n	8000e4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	71fb      	strb	r3, [r7, #7]
 8000e4a:	e001      	b.n	8000e50 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e4c:	f7ff fd90 	bl	8000970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e50:	79fb      	ldrb	r3, [r7, #7]

}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <HAL_IncTick+0x1c>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b05      	ldr	r3, [pc, #20]	@ (8000e7c <HAL_IncTick+0x20>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4413      	add	r3, r2
 8000e6a:	4a03      	ldr	r2, [pc, #12]	@ (8000e78 <HAL_IncTick+0x1c>)
 8000e6c:	6013      	str	r3, [r2, #0]
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	20000234 	.word	0x20000234
 8000e7c:	20000018 	.word	0x20000018

08000e80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return uwTick;
 8000e84:	4b03      	ldr	r3, [pc, #12]	@ (8000e94 <HAL_GetTick+0x14>)
 8000e86:	681b      	ldr	r3, [r3, #0]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	20000234 	.word	0x20000234

08000e98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	431a      	orrs	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr

08000ebe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
 8000ec6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b087      	sub	sp, #28
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	3360      	adds	r3, #96	@ 0x60
 8000f12:	461a      	mov	r2, r3
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	4413      	add	r3, r2
 8000f1a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <LL_ADC_SetOffset+0x44>)
 8000f22:	4013      	ands	r3, r2
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000f2a:	683a      	ldr	r2, [r7, #0]
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000f38:	bf00      	nop
 8000f3a:	371c      	adds	r7, #28
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	03fff000 	.word	0x03fff000

08000f48 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3360      	adds	r3, #96	@ 0x60
 8000f56:	461a      	mov	r2, r3
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b087      	sub	sp, #28
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	3360      	adds	r3, #96	@ 0x60
 8000f84:	461a      	mov	r2, r3
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	4413      	add	r3, r2
 8000f8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000f9e:	bf00      	nop
 8000fa0:	371c      	adds	r7, #28
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b087      	sub	sp, #28
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	3360      	adds	r3, #96	@ 0x60
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000fd4:	bf00      	nop
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b087      	sub	sp, #28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	3360      	adds	r3, #96	@ 0x60
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	4413      	add	r3, r2
 8000ff8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	431a      	orrs	r2, r3
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800100a:	bf00      	nop
 800100c:	371c      	adds	r7, #28
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	431a      	orrs	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	615a      	str	r2, [r3, #20]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800104c:	2b00      	cmp	r3, #0
 800104e:	d101      	bne.n	8001054 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001050:	2301      	movs	r3, #1
 8001052:	e000      	b.n	8001056 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001054:	2300      	movs	r3, #0
}
 8001056:	4618      	mov	r0, r3
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001062:	b480      	push	{r7}
 8001064:	b087      	sub	sp, #28
 8001066:	af00      	add	r7, sp, #0
 8001068:	60f8      	str	r0, [r7, #12]
 800106a:	60b9      	str	r1, [r7, #8]
 800106c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	3330      	adds	r3, #48	@ 0x30
 8001072:	461a      	mov	r2, r3
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	0a1b      	lsrs	r3, r3, #8
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	f003 030c 	and.w	r3, r3, #12
 800107e:	4413      	add	r3, r2
 8001080:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	f003 031f 	and.w	r3, r3, #31
 800108c:	211f      	movs	r1, #31
 800108e:	fa01 f303 	lsl.w	r3, r1, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	401a      	ands	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	0e9b      	lsrs	r3, r3, #26
 800109a:	f003 011f 	and.w	r1, r3, #31
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	f003 031f 	and.w	r3, r3, #31
 80010a4:	fa01 f303 	lsl.w	r3, r1, r3
 80010a8:	431a      	orrs	r2, r3
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80010ae:	bf00      	nop
 80010b0:	371c      	adds	r7, #28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b087      	sub	sp, #28
 80010be:	af00      	add	r7, sp, #0
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	3314      	adds	r3, #20
 80010ca:	461a      	mov	r2, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	0e5b      	lsrs	r3, r3, #25
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	4413      	add	r3, r2
 80010d8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	0d1b      	lsrs	r3, r3, #20
 80010e2:	f003 031f 	and.w	r3, r3, #31
 80010e6:	2107      	movs	r1, #7
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	401a      	ands	r2, r3
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	0d1b      	lsrs	r3, r3, #20
 80010f4:	f003 031f 	and.w	r3, r3, #31
 80010f8:	6879      	ldr	r1, [r7, #4]
 80010fa:	fa01 f303 	lsl.w	r3, r1, r3
 80010fe:	431a      	orrs	r2, r3
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001104:	bf00      	nop
 8001106:	371c      	adds	r7, #28
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001128:	43db      	mvns	r3, r3
 800112a:	401a      	ands	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f003 0318 	and.w	r3, r3, #24
 8001132:	4908      	ldr	r1, [pc, #32]	@ (8001154 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001134:	40d9      	lsrs	r1, r3
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	400b      	ands	r3, r1
 800113a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800113e:	431a      	orrs	r2, r3
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001146:	bf00      	nop
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	0007ffff 	.word	0x0007ffff

08001158 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 031f 	and.w	r3, r3, #31
}
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001184:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	6093      	str	r3, [r2, #8]
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011ac:	d101      	bne.n	80011b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80011d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80011fc:	d101      	bne.n	8001202 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001202:	2300      	movs	r3, #0
}
 8001204:	4618      	mov	r0, r3
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001220:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001224:	f043 0201 	orr.w	r2, r3, #1
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800124c:	f043 0202 	orr.w	r2, r3, #2
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f003 0301 	and.w	r3, r3, #1
 8001270:	2b01      	cmp	r3, #1
 8001272:	d101      	bne.n	8001278 <LL_ADC_IsEnabled+0x18>
 8001274:	2301      	movs	r3, #1
 8001276:	e000      	b.n	800127a <LL_ADC_IsEnabled+0x1a>
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	2b02      	cmp	r3, #2
 8001298:	d101      	bne.n	800129e <LL_ADC_IsDisableOngoing+0x18>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <LL_ADC_IsDisableOngoing+0x1a>
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80012bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012c0:	f043 0204 	orr.w	r2, r3, #4
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	2b04      	cmp	r3, #4
 80012e6:	d101      	bne.n	80012ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80012e8:	2301      	movs	r3, #1
 80012ea:	e000      	b.n	80012ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 0308 	and.w	r3, r3, #8
 800130a:	2b08      	cmp	r3, #8
 800130c:	d101      	bne.n	8001312 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800130e:	2301      	movs	r3, #1
 8001310:	e000      	b.n	8001314 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001312:	2300      	movs	r3, #0
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001320:	b590      	push	{r4, r7, lr}
 8001322:	b089      	sub	sp, #36	@ 0x24
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001328:	2300      	movs	r3, #0
 800132a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e167      	b.n	800160a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001344:	2b00      	cmp	r3, #0
 8001346:	d109      	bne.n	800135c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff fb3b 	bl	80009c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2200      	movs	r2, #0
 8001358:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff19 	bl	8001198 <LL_ADC_IsDeepPowerDownEnabled>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d004      	beq.n	8001376 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff feff 	bl	8001174 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff ff34 	bl	80011e8 <LL_ADC_IsInternalRegulatorEnabled>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d115      	bne.n	80013b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff ff18 	bl	80011c0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001390:	4ba0      	ldr	r3, [pc, #640]	@ (8001614 <HAL_ADC_Init+0x2f4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	099b      	lsrs	r3, r3, #6
 8001396:	4aa0      	ldr	r2, [pc, #640]	@ (8001618 <HAL_ADC_Init+0x2f8>)
 8001398:	fba2 2303 	umull	r2, r3, r2, r3
 800139c:	099b      	lsrs	r3, r3, #6
 800139e:	3301      	adds	r3, #1
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80013a4:	e002      	b.n	80013ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	3b01      	subs	r3, #1
 80013aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f9      	bne.n	80013a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ff16 	bl	80011e8 <LL_ADC_IsInternalRegulatorEnabled>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10d      	bne.n	80013de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013c6:	f043 0210 	orr.w	r2, r3, #16
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d2:	f043 0201 	orr.w	r2, r3, #1
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff76 	bl	80012d4 <LL_ADC_REG_IsConversionOngoing>
 80013e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013ee:	f003 0310 	and.w	r3, r3, #16
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 8100 	bne.w	80015f8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	f040 80fc 	bne.w	80015f8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001404:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001408:	f043 0202 	orr.w	r2, r3, #2
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff23 	bl	8001260 <LL_ADC_IsEnabled>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d111      	bne.n	8001444 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001420:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001424:	f7ff ff1c 	bl	8001260 <LL_ADC_IsEnabled>
 8001428:	4604      	mov	r4, r0
 800142a:	487c      	ldr	r0, [pc, #496]	@ (800161c <HAL_ADC_Init+0x2fc>)
 800142c:	f7ff ff18 	bl	8001260 <LL_ADC_IsEnabled>
 8001430:	4603      	mov	r3, r0
 8001432:	4323      	orrs	r3, r4
 8001434:	2b00      	cmp	r3, #0
 8001436:	d105      	bne.n	8001444 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	4619      	mov	r1, r3
 800143e:	4878      	ldr	r0, [pc, #480]	@ (8001620 <HAL_ADC_Init+0x300>)
 8001440:	f7ff fd2a 	bl	8000e98 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	7f5b      	ldrb	r3, [r3, #29]
 8001448:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800144e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001454:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800145a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001462:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001464:	4313      	orrs	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800146e:	2b01      	cmp	r3, #1
 8001470:	d106      	bne.n	8001480 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001476:	3b01      	subs	r3, #1
 8001478:	045b      	lsls	r3, r3, #17
 800147a:	69ba      	ldr	r2, [r7, #24]
 800147c:	4313      	orrs	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001484:	2b00      	cmp	r3, #0
 8001486:	d009      	beq.n	800149c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800148c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001494:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	4313      	orrs	r3, r2
 800149a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	4b60      	ldr	r3, [pc, #384]	@ (8001624 <HAL_ADC_Init+0x304>)
 80014a4:	4013      	ands	r3, r2
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	6812      	ldr	r2, [r2, #0]
 80014aa:	69b9      	ldr	r1, [r7, #24]
 80014ac:	430b      	orrs	r3, r1
 80014ae:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ff15 	bl	80012fa <LL_ADC_INJ_IsConversionOngoing>
 80014d0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d16d      	bne.n	80015b4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d16a      	bne.n	80015b4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80014e2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80014ea:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80014fa:	f023 0302 	bic.w	r3, r3, #2
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	69b9      	ldr	r1, [r7, #24]
 8001504:	430b      	orrs	r3, r1
 8001506:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	691b      	ldr	r3, [r3, #16]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d017      	beq.n	8001540 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	691a      	ldr	r2, [r3, #16]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800151e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001528:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800152c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6911      	ldr	r1, [r2, #16]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6812      	ldr	r2, [r2, #0]
 8001538:	430b      	orrs	r3, r1
 800153a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800153e:	e013      	b.n	8001568 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	691a      	ldr	r2, [r3, #16]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800154e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	6812      	ldr	r2, [r2, #0]
 800155c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001560:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001564:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800156e:	2b01      	cmp	r3, #1
 8001570:	d118      	bne.n	80015a4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800157c:	f023 0304 	bic.w	r3, r3, #4
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001588:	4311      	orrs	r1, r2
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800158e:	4311      	orrs	r1, r2
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001594:	430a      	orrs	r2, r1
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f042 0201 	orr.w	r2, r2, #1
 80015a0:	611a      	str	r2, [r3, #16]
 80015a2:	e007      	b.n	80015b4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f022 0201 	bic.w	r2, r2, #1
 80015b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d10c      	bne.n	80015d6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f023 010f 	bic.w	r1, r3, #15
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a1b      	ldr	r3, [r3, #32]
 80015ca:	1e5a      	subs	r2, r3, #1
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	430a      	orrs	r2, r1
 80015d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80015d4:	e007      	b.n	80015e6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 020f 	bic.w	r2, r2, #15
 80015e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015ea:	f023 0303 	bic.w	r3, r3, #3
 80015ee:	f043 0201 	orr.w	r2, r3, #1
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015f6:	e007      	b.n	8001608 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015fc:	f043 0210 	orr.w	r2, r3, #16
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001608:	7ffb      	ldrb	r3, [r7, #31]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3724      	adds	r7, #36	@ 0x24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd90      	pop	{r4, r7, pc}
 8001612:	bf00      	nop
 8001614:	20000000 	.word	0x20000000
 8001618:	053e2d63 	.word	0x053e2d63
 800161c:	50000100 	.word	0x50000100
 8001620:	50000300 	.word	0x50000300
 8001624:	fff04007 	.word	0xfff04007

08001628 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001634:	4851      	ldr	r0, [pc, #324]	@ (800177c <HAL_ADC_Start_DMA+0x154>)
 8001636:	f7ff fd8f 	bl	8001158 <LL_ADC_GetMultimode>
 800163a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fe47 	bl	80012d4 <LL_ADC_REG_IsConversionOngoing>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	f040 808f 	bne.w	800176c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001654:	2b01      	cmp	r3, #1
 8001656:	d101      	bne.n	800165c <HAL_ADC_Start_DMA+0x34>
 8001658:	2302      	movs	r3, #2
 800165a:	e08a      	b.n	8001772 <HAL_ADC_Start_DMA+0x14a>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2201      	movs	r2, #1
 8001660:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d005      	beq.n	8001676 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	2b05      	cmp	r3, #5
 800166e:	d002      	beq.n	8001676 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	2b09      	cmp	r3, #9
 8001674:	d173      	bne.n	800175e <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001676:	68f8      	ldr	r0, [r7, #12]
 8001678:	f000 fc8e 	bl	8001f98 <ADC_Enable>
 800167c:	4603      	mov	r3, r0
 800167e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001680:	7dfb      	ldrb	r3, [r7, #23]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d166      	bne.n	8001754 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800168a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800168e:	f023 0301 	bic.w	r3, r3, #1
 8001692:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a38      	ldr	r2, [pc, #224]	@ (8001780 <HAL_ADC_Start_DMA+0x158>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d002      	beq.n	80016aa <HAL_ADC_Start_DMA+0x82>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	e001      	b.n	80016ae <HAL_ADC_Start_DMA+0x86>
 80016aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d002      	beq.n	80016bc <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d105      	bne.n	80016c8 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d006      	beq.n	80016e2 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d8:	f023 0206 	bic.w	r2, r3, #6
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	661a      	str	r2, [r3, #96]	@ 0x60
 80016e0:	e002      	b.n	80016e8 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2200      	movs	r2, #0
 80016e6:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016ec:	4a25      	ldr	r2, [pc, #148]	@ (8001784 <HAL_ADC_Start_DMA+0x15c>)
 80016ee:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016f4:	4a24      	ldr	r2, [pc, #144]	@ (8001788 <HAL_ADC_Start_DMA+0x160>)
 80016f6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016fc:	4a23      	ldr	r2, [pc, #140]	@ (800178c <HAL_ADC_Start_DMA+0x164>)
 80016fe:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	221c      	movs	r2, #28
 8001706:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f042 0210 	orr.w	r2, r2, #16
 800171e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f042 0201 	orr.w	r2, r2, #1
 800172e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3340      	adds	r3, #64	@ 0x40
 800173a:	4619      	mov	r1, r3
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f001 f8b6 	bl	80028b0 <HAL_DMA_Start_IT>
 8001744:	4603      	mov	r3, r0
 8001746:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fdad 	bl	80012ac <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001752:	e00d      	b.n	8001770 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2200      	movs	r2, #0
 8001758:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800175c:	e008      	b.n	8001770 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800176a:	e001      	b.n	8001770 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800176c:	2302      	movs	r3, #2
 800176e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001770:	7dfb      	ldrb	r3, [r7, #23]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	50000300 	.word	0x50000300
 8001780:	50000100 	.word	0x50000100
 8001784:	08002163 	.word	0x08002163
 8001788:	0800223b 	.word	0x0800223b
 800178c:	08002257 	.word	0x08002257

08001790 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b0b6      	sub	sp, #216	@ 0xd8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017c2:	2300      	movs	r3, #0
 80017c4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d101      	bne.n	80017da <HAL_ADC_ConfigChannel+0x22>
 80017d6:	2302      	movs	r3, #2
 80017d8:	e3c8      	b.n	8001f6c <HAL_ADC_ConfigChannel+0x7b4>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2201      	movs	r2, #1
 80017de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff fd74 	bl	80012d4 <LL_ADC_REG_IsConversionOngoing>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f040 83ad 	bne.w	8001f4e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6818      	ldr	r0, [r3, #0]
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	6859      	ldr	r1, [r3, #4]
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	f7ff fc2e 	bl	8001062 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fd62 	bl	80012d4 <LL_ADC_REG_IsConversionOngoing>
 8001810:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fd6e 	bl	80012fa <LL_ADC_INJ_IsConversionOngoing>
 800181e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001822:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001826:	2b00      	cmp	r3, #0
 8001828:	f040 81d9 	bne.w	8001bde <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800182c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001830:	2b00      	cmp	r3, #0
 8001832:	f040 81d4 	bne.w	8001bde <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800183e:	d10f      	bne.n	8001860 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6818      	ldr	r0, [r3, #0]
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2200      	movs	r2, #0
 800184a:	4619      	mov	r1, r3
 800184c:	f7ff fc35 	bl	80010ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fbdc 	bl	8001016 <LL_ADC_SetSamplingTimeCommonConfig>
 800185e:	e00e      	b.n	800187e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	6819      	ldr	r1, [r3, #0]
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	461a      	mov	r2, r3
 800186e:	f7ff fc24 	bl	80010ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff fbcc 	bl	8001016 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	695a      	ldr	r2, [r3, #20]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	08db      	lsrs	r3, r3, #3
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	2b04      	cmp	r3, #4
 800189e:	d022      	beq.n	80018e6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6818      	ldr	r0, [r3, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	6919      	ldr	r1, [r3, #16]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80018b0:	f7ff fb26 	bl	8000f00 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6818      	ldr	r0, [r3, #0]
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	6919      	ldr	r1, [r3, #16]
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	461a      	mov	r2, r3
 80018c2:	f7ff fb72 	bl	8000faa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6818      	ldr	r0, [r3, #0]
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d102      	bne.n	80018dc <HAL_ADC_ConfigChannel+0x124>
 80018d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018da:	e000      	b.n	80018de <HAL_ADC_ConfigChannel+0x126>
 80018dc:	2300      	movs	r3, #0
 80018de:	461a      	mov	r2, r3
 80018e0:	f7ff fb7e 	bl	8000fe0 <LL_ADC_SetOffsetSaturation>
 80018e4:	e17b      	b.n	8001bde <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2100      	movs	r1, #0
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fb2b 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 80018f2:	4603      	mov	r3, r0
 80018f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d10a      	bne.n	8001912 <HAL_ADC_ConfigChannel+0x15a>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fb20 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001908:	4603      	mov	r3, r0
 800190a:	0e9b      	lsrs	r3, r3, #26
 800190c:	f003 021f 	and.w	r2, r3, #31
 8001910:	e01e      	b.n	8001950 <HAL_ADC_ConfigChannel+0x198>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2100      	movs	r1, #0
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff fb15 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 800191e:	4603      	mov	r3, r0
 8001920:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001924:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001928:	fa93 f3a3 	rbit	r3, r3
 800192c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001930:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001934:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001938:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001940:	2320      	movs	r3, #32
 8001942:	e004      	b.n	800194e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001944:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001948:	fab3 f383 	clz	r3, r3
 800194c:	b2db      	uxtb	r3, r3
 800194e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001958:	2b00      	cmp	r3, #0
 800195a:	d105      	bne.n	8001968 <HAL_ADC_ConfigChannel+0x1b0>
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	0e9b      	lsrs	r3, r3, #26
 8001962:	f003 031f 	and.w	r3, r3, #31
 8001966:	e018      	b.n	800199a <HAL_ADC_ConfigChannel+0x1e2>
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001970:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001974:	fa93 f3a3 	rbit	r3, r3
 8001978:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800197c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001984:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d101      	bne.n	8001990 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800198c:	2320      	movs	r3, #32
 800198e:	e004      	b.n	800199a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001990:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001994:	fab3 f383 	clz	r3, r3
 8001998:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800199a:	429a      	cmp	r2, r3
 800199c:	d106      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2200      	movs	r2, #0
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fae4 	bl	8000f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2101      	movs	r1, #1
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fac8 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10a      	bne.n	80019d8 <HAL_ADC_ConfigChannel+0x220>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2101      	movs	r1, #1
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fabd 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 80019ce:	4603      	mov	r3, r0
 80019d0:	0e9b      	lsrs	r3, r3, #26
 80019d2:	f003 021f 	and.w	r2, r3, #31
 80019d6:	e01e      	b.n	8001a16 <HAL_ADC_ConfigChannel+0x25e>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2101      	movs	r1, #1
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fab2 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 80019e4:	4603      	mov	r3, r0
 80019e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80019ee:	fa93 f3a3 	rbit	r3, r3
 80019f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80019f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80019fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80019fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001a06:	2320      	movs	r3, #32
 8001a08:	e004      	b.n	8001a14 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001a0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a0e:	fab3 f383 	clz	r3, r3
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d105      	bne.n	8001a2e <HAL_ADC_ConfigChannel+0x276>
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	0e9b      	lsrs	r3, r3, #26
 8001a28:	f003 031f 	and.w	r3, r3, #31
 8001a2c:	e018      	b.n	8001a60 <HAL_ADC_ConfigChannel+0x2a8>
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a36:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a3a:	fa93 f3a3 	rbit	r3, r3
 8001a3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001a42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001a46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001a4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001a52:	2320      	movs	r3, #32
 8001a54:	e004      	b.n	8001a60 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001a56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a5a:	fab3 f383 	clz	r3, r3
 8001a5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d106      	bne.n	8001a72 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fa81 	bl	8000f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2102      	movs	r1, #2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fa65 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d10a      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x2e6>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2102      	movs	r1, #2
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fa5a 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001a94:	4603      	mov	r3, r0
 8001a96:	0e9b      	lsrs	r3, r3, #26
 8001a98:	f003 021f 	and.w	r2, r3, #31
 8001a9c:	e01e      	b.n	8001adc <HAL_ADC_ConfigChannel+0x324>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2102      	movs	r1, #2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fa4f 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ab4:	fa93 f3a3 	rbit	r3, r3
 8001ab8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001abc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ac0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001ac4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001acc:	2320      	movs	r3, #32
 8001ace:	e004      	b.n	8001ada <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001ad0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ad4:	fab3 f383 	clz	r3, r3
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d105      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x33c>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	0e9b      	lsrs	r3, r3, #26
 8001aee:	f003 031f 	and.w	r3, r3, #31
 8001af2:	e016      	b.n	8001b22 <HAL_ADC_ConfigChannel+0x36a>
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b00:	fa93 f3a3 	rbit	r3, r3
 8001b04:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001b06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001b08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001b0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001b14:	2320      	movs	r3, #32
 8001b16:	e004      	b.n	8001b22 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b1c:	fab3 f383 	clz	r3, r3
 8001b20:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d106      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2102      	movs	r1, #2
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fa20 	bl	8000f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2103      	movs	r1, #3
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fa04 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10a      	bne.n	8001b60 <HAL_ADC_ConfigChannel+0x3a8>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2103      	movs	r1, #3
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff f9f9 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001b56:	4603      	mov	r3, r0
 8001b58:	0e9b      	lsrs	r3, r3, #26
 8001b5a:	f003 021f 	and.w	r2, r3, #31
 8001b5e:	e017      	b.n	8001b90 <HAL_ADC_ConfigChannel+0x3d8>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2103      	movs	r1, #3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff f9ee 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001b78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b7a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001b7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001b82:	2320      	movs	r3, #32
 8001b84:	e003      	b.n	8001b8e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001b86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b88:	fab3 f383 	clz	r3, r3
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d105      	bne.n	8001ba8 <HAL_ADC_ConfigChannel+0x3f0>
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	0e9b      	lsrs	r3, r3, #26
 8001ba2:	f003 031f 	and.w	r3, r3, #31
 8001ba6:	e011      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x414>
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001bb0:	fa93 f3a3 	rbit	r3, r3
 8001bb4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001bb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001bb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001bba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001bc0:	2320      	movs	r3, #32
 8001bc2:	e003      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001bc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bc6:	fab3 f383 	clz	r3, r3
 8001bca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d106      	bne.n	8001bde <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2103      	movs	r1, #3
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff f9cb 	bl	8000f74 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fb3c 	bl	8001260 <LL_ADC_IsEnabled>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f040 8140 	bne.w	8001e70 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6818      	ldr	r0, [r3, #0]
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	6819      	ldr	r1, [r3, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	f7ff fa87 	bl	8001110 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	4a8f      	ldr	r2, [pc, #572]	@ (8001e44 <HAL_ADC_ConfigChannel+0x68c>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	f040 8131 	bne.w	8001e70 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10b      	bne.n	8001c36 <HAL_ADC_ConfigChannel+0x47e>
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	0e9b      	lsrs	r3, r3, #26
 8001c24:	3301      	adds	r3, #1
 8001c26:	f003 031f 	and.w	r3, r3, #31
 8001c2a:	2b09      	cmp	r3, #9
 8001c2c:	bf94      	ite	ls
 8001c2e:	2301      	movls	r3, #1
 8001c30:	2300      	movhi	r3, #0
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	e019      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x4b2>
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001c44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c46:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001c48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001c4e:	2320      	movs	r3, #32
 8001c50:	e003      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001c52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c54:	fab3 f383 	clz	r3, r3
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	f003 031f 	and.w	r3, r3, #31
 8001c60:	2b09      	cmp	r3, #9
 8001c62:	bf94      	ite	ls
 8001c64:	2301      	movls	r3, #1
 8001c66:	2300      	movhi	r3, #0
 8001c68:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d079      	beq.n	8001d62 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d107      	bne.n	8001c8a <HAL_ADC_ConfigChannel+0x4d2>
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	0e9b      	lsrs	r3, r3, #26
 8001c80:	3301      	adds	r3, #1
 8001c82:	069b      	lsls	r3, r3, #26
 8001c84:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c88:	e015      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x4fe>
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c92:	fa93 f3a3 	rbit	r3, r3
 8001c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c9a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001ca2:	2320      	movs	r3, #32
 8001ca4:	e003      	b.n	8001cae <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001ca6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ca8:	fab3 f383 	clz	r3, r3
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	3301      	adds	r3, #1
 8001cb0:	069b      	lsls	r3, r3, #26
 8001cb2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d109      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x51e>
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	0e9b      	lsrs	r3, r3, #26
 8001cc8:	3301      	adds	r3, #1
 8001cca:	f003 031f 	and.w	r3, r3, #31
 8001cce:	2101      	movs	r1, #1
 8001cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd4:	e017      	b.n	8001d06 <HAL_ADC_ConfigChannel+0x54e>
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cde:	fa93 f3a3 	rbit	r3, r3
 8001ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001ce4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001cee:	2320      	movs	r3, #32
 8001cf0:	e003      	b.n	8001cfa <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	f003 031f 	and.w	r3, r3, #31
 8001d00:	2101      	movs	r1, #1
 8001d02:	fa01 f303 	lsl.w	r3, r1, r3
 8001d06:	ea42 0103 	orr.w	r1, r2, r3
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d10a      	bne.n	8001d2c <HAL_ADC_ConfigChannel+0x574>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	0e9b      	lsrs	r3, r3, #26
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	f003 021f 	and.w	r2, r3, #31
 8001d22:	4613      	mov	r3, r2
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	4413      	add	r3, r2
 8001d28:	051b      	lsls	r3, r3, #20
 8001d2a:	e018      	b.n	8001d5e <HAL_ADC_ConfigChannel+0x5a6>
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d34:	fa93 f3a3 	rbit	r3, r3
 8001d38:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001d44:	2320      	movs	r3, #32
 8001d46:	e003      	b.n	8001d50 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d4a:	fab3 f383 	clz	r3, r3
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	3301      	adds	r3, #1
 8001d52:	f003 021f 	and.w	r2, r3, #31
 8001d56:	4613      	mov	r3, r2
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	4413      	add	r3, r2
 8001d5c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d5e:	430b      	orrs	r3, r1
 8001d60:	e081      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d107      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x5c6>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	0e9b      	lsrs	r3, r3, #26
 8001d74:	3301      	adds	r3, #1
 8001d76:	069b      	lsls	r3, r3, #26
 8001d78:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d7c:	e015      	b.n	8001daa <HAL_ADC_ConfigChannel+0x5f2>
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d86:	fa93 f3a3 	rbit	r3, r3
 8001d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d8e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001d96:	2320      	movs	r3, #32
 8001d98:	e003      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	3301      	adds	r3, #1
 8001da4:	069b      	lsls	r3, r3, #26
 8001da6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d109      	bne.n	8001dca <HAL_ADC_ConfigChannel+0x612>
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	0e9b      	lsrs	r3, r3, #26
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f003 031f 	and.w	r3, r3, #31
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc8:	e017      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x642>
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd0:	6a3b      	ldr	r3, [r7, #32]
 8001dd2:	fa93 f3a3 	rbit	r3, r3
 8001dd6:	61fb      	str	r3, [r7, #28]
  return result;
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001de2:	2320      	movs	r3, #32
 8001de4:	e003      	b.n	8001dee <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	fab3 f383 	clz	r3, r3
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	3301      	adds	r3, #1
 8001df0:	f003 031f 	and.w	r3, r3, #31
 8001df4:	2101      	movs	r1, #1
 8001df6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dfa:	ea42 0103 	orr.w	r1, r2, r3
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10d      	bne.n	8001e26 <HAL_ADC_ConfigChannel+0x66e>
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	0e9b      	lsrs	r3, r3, #26
 8001e10:	3301      	adds	r3, #1
 8001e12:	f003 021f 	and.w	r2, r3, #31
 8001e16:	4613      	mov	r3, r2
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	3b1e      	subs	r3, #30
 8001e1e:	051b      	lsls	r3, r3, #20
 8001e20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e24:	e01e      	b.n	8001e64 <HAL_ADC_ConfigChannel+0x6ac>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	fa93 f3a3 	rbit	r3, r3
 8001e32:	613b      	str	r3, [r7, #16]
  return result;
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d104      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001e3e:	2320      	movs	r3, #32
 8001e40:	e006      	b.n	8001e50 <HAL_ADC_ConfigChannel+0x698>
 8001e42:	bf00      	nop
 8001e44:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	fab3 f383 	clz	r3, r3
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	3301      	adds	r3, #1
 8001e52:	f003 021f 	and.w	r2, r3, #31
 8001e56:	4613      	mov	r3, r2
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	4413      	add	r3, r2
 8001e5c:	3b1e      	subs	r3, #30
 8001e5e:	051b      	lsls	r3, r3, #20
 8001e60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e64:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001e66:	683a      	ldr	r2, [r7, #0]
 8001e68:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	f7ff f925 	bl	80010ba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b3f      	ldr	r3, [pc, #252]	@ (8001f74 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e76:	4013      	ands	r3, r2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d071      	beq.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e7c:	483e      	ldr	r0, [pc, #248]	@ (8001f78 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e7e:	f7ff f831 	bl	8000ee4 <LL_ADC_GetCommonPathInternalCh>
 8001e82:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a3c      	ldr	r2, [pc, #240]	@ (8001f7c <HAL_ADC_ConfigChannel+0x7c4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d004      	beq.n	8001e9a <HAL_ADC_ConfigChannel+0x6e2>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a3a      	ldr	r2, [pc, #232]	@ (8001f80 <HAL_ADC_ConfigChannel+0x7c8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d127      	bne.n	8001eea <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001e9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d121      	bne.n	8001eea <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001eae:	d157      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001eb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001eb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001eb8:	4619      	mov	r1, r3
 8001eba:	482f      	ldr	r0, [pc, #188]	@ (8001f78 <HAL_ADC_ConfigChannel+0x7c0>)
 8001ebc:	f7fe ffff 	bl	8000ebe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ec0:	4b30      	ldr	r3, [pc, #192]	@ (8001f84 <HAL_ADC_ConfigChannel+0x7cc>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	099b      	lsrs	r3, r3, #6
 8001ec6:	4a30      	ldr	r2, [pc, #192]	@ (8001f88 <HAL_ADC_ConfigChannel+0x7d0>)
 8001ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ecc:	099b      	lsrs	r3, r3, #6
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001eda:	e002      	b.n	8001ee2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d1f9      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ee8:	e03a      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a27      	ldr	r2, [pc, #156]	@ (8001f8c <HAL_ADC_ConfigChannel+0x7d4>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d113      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001ef4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ef8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10d      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a22      	ldr	r2, [pc, #136]	@ (8001f90 <HAL_ADC_ConfigChannel+0x7d8>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d02a      	beq.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f12:	4619      	mov	r1, r3
 8001f14:	4818      	ldr	r0, [pc, #96]	@ (8001f78 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f16:	f7fe ffd2 	bl	8000ebe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f1a:	e021      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a1c      	ldr	r2, [pc, #112]	@ (8001f94 <HAL_ADC_ConfigChannel+0x7dc>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d11c      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d116      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a16      	ldr	r2, [pc, #88]	@ (8001f90 <HAL_ADC_ConfigChannel+0x7d8>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d011      	beq.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f44:	4619      	mov	r1, r3
 8001f46:	480c      	ldr	r0, [pc, #48]	@ (8001f78 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f48:	f7fe ffb9 	bl	8000ebe <LL_ADC_SetCommonPathInternalCh>
 8001f4c:	e008      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f52:	f043 0220 	orr.w	r2, r3, #32
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001f68:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	37d8      	adds	r7, #216	@ 0xd8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	80080000 	.word	0x80080000
 8001f78:	50000300 	.word	0x50000300
 8001f7c:	c3210000 	.word	0xc3210000
 8001f80:	90c00010 	.word	0x90c00010
 8001f84:	20000000 	.word	0x20000000
 8001f88:	053e2d63 	.word	0x053e2d63
 8001f8c:	c7520000 	.word	0xc7520000
 8001f90:	50000100 	.word	0x50000100
 8001f94:	cb840000 	.word	0xcb840000

08001f98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff f959 	bl	8001260 <LL_ADC_IsEnabled>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d169      	bne.n	8002088 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	689a      	ldr	r2, [r3, #8]
 8001fba:	4b36      	ldr	r3, [pc, #216]	@ (8002094 <ADC_Enable+0xfc>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00d      	beq.n	8001fde <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc6:	f043 0210 	orr.w	r2, r3, #16
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	f043 0201 	orr.w	r2, r3, #1
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e055      	b.n	800208a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff f914 	bl	8001210 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001fe8:	482b      	ldr	r0, [pc, #172]	@ (8002098 <ADC_Enable+0x100>)
 8001fea:	f7fe ff7b 	bl	8000ee4 <LL_ADC_GetCommonPathInternalCh>
 8001fee:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001ff0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d013      	beq.n	8002020 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ff8:	4b28      	ldr	r3, [pc, #160]	@ (800209c <ADC_Enable+0x104>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	099b      	lsrs	r3, r3, #6
 8001ffe:	4a28      	ldr	r2, [pc, #160]	@ (80020a0 <ADC_Enable+0x108>)
 8002000:	fba2 2303 	umull	r2, r3, r2, r3
 8002004:	099b      	lsrs	r3, r3, #6
 8002006:	1c5a      	adds	r2, r3, #1
 8002008:	4613      	mov	r3, r2
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	4413      	add	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002012:	e002      	b.n	800201a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	3b01      	subs	r3, #1
 8002018:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1f9      	bne.n	8002014 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002020:	f7fe ff2e 	bl	8000e80 <HAL_GetTick>
 8002024:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002026:	e028      	b.n	800207a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff f917 	bl	8001260 <LL_ADC_IsEnabled>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d104      	bne.n	8002042 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff f8e7 	bl	8001210 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002042:	f7fe ff1d 	bl	8000e80 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d914      	bls.n	800207a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b01      	cmp	r3, #1
 800205c:	d00d      	beq.n	800207a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002062:	f043 0210 	orr.w	r2, r3, #16
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800206e:	f043 0201 	orr.w	r2, r3, #1
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e007      	b.n	800208a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0301 	and.w	r3, r3, #1
 8002084:	2b01      	cmp	r3, #1
 8002086:	d1cf      	bne.n	8002028 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	8000003f 	.word	0x8000003f
 8002098:	50000300 	.word	0x50000300
 800209c:	20000000 	.word	0x20000000
 80020a0:	053e2d63 	.word	0x053e2d63

080020a4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff f8e8 	bl	8001286 <LL_ADC_IsDisableOngoing>
 80020b6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff f8cf 	bl	8001260 <LL_ADC_IsEnabled>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d047      	beq.n	8002158 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d144      	bne.n	8002158 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 030d 	and.w	r3, r3, #13
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d10c      	bne.n	80020f6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff f8a9 	bl	8001238 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2203      	movs	r2, #3
 80020ec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020ee:	f7fe fec7 	bl	8000e80 <HAL_GetTick>
 80020f2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80020f4:	e029      	b.n	800214a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020fa:	f043 0210 	orr.w	r2, r3, #16
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002106:	f043 0201 	orr.w	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e023      	b.n	800215a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002112:	f7fe feb5 	bl	8000e80 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d914      	bls.n	800214a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d00d      	beq.n	800214a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002132:	f043 0210 	orr.w	r2, r3, #16
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	f043 0201 	orr.w	r2, r3, #1
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e007      	b.n	800215a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b00      	cmp	r3, #0
 8002156:	d1dc      	bne.n	8002112 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b084      	sub	sp, #16
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002174:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002178:	2b00      	cmp	r3, #0
 800217a:	d14b      	bne.n	8002214 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002180:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0308 	and.w	r3, r3, #8
 8002192:	2b00      	cmp	r3, #0
 8002194:	d021      	beq.n	80021da <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7fe ff4e 	bl	800103c <LL_ADC_REG_IsTriggerSourceSWStart>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d032      	beq.n	800220c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d12b      	bne.n	800220c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d11f      	bne.n	800220c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021d0:	f043 0201 	orr.w	r2, r3, #1
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021d8:	e018      	b.n	800220c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d111      	bne.n	800220c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d105      	bne.n	800220c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002204:	f043 0201 	orr.w	r2, r3, #1
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f7fe f807 	bl	8000220 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002212:	e00e      	b.n	8002232 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f7ff fabf 	bl	80017a4 <HAL_ADC_ErrorCallback>
}
 8002226:	e004      	b.n	8002232 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800222c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	4798      	blx	r3
}
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002246:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f7ff faa1 	bl	8001790 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800224e:	bf00      	nop
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b084      	sub	sp, #16
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002262:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002274:	f043 0204 	orr.w	r2, r3, #4
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f7ff fa91 	bl	80017a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <LL_ADC_IsEnabled>:
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <LL_ADC_IsEnabled+0x18>
 800229e:	2301      	movs	r3, #1
 80022a0:	e000      	b.n	80022a4 <LL_ADC_IsEnabled+0x1a>
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <LL_ADC_StartCalibration>:
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80022c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	609a      	str	r2, [r3, #8]
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <LL_ADC_IsCalibrationOnGoing>:
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80022f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80022f6:	d101      	bne.n	80022fc <LL_ADC_IsCalibrationOnGoing+0x1a>
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <LL_ADC_IsCalibrationOnGoing+0x1c>
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <LL_ADC_REG_IsConversionOngoing>:
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	2b04      	cmp	r3, #4
 800231c:	d101      	bne.n	8002322 <LL_ADC_REG_IsConversionOngoing+0x18>
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800233a:	2300      	movs	r3, #0
 800233c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002344:	2b01      	cmp	r3, #1
 8002346:	d101      	bne.n	800234c <HAL_ADCEx_Calibration_Start+0x1c>
 8002348:	2302      	movs	r3, #2
 800234a:	e04d      	b.n	80023e8 <HAL_ADCEx_Calibration_Start+0xb8>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f7ff fea5 	bl	80020a4 <ADC_Disable>
 800235a:	4603      	mov	r3, r0
 800235c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800235e:	7bfb      	ldrb	r3, [r7, #15]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d136      	bne.n	80023d2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002368:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800236c:	f023 0302 	bic.w	r3, r3, #2
 8002370:	f043 0202 	orr.w	r2, r3, #2
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6839      	ldr	r1, [r7, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff ff96 	bl	80022b0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002384:	e014      	b.n	80023b0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	3301      	adds	r3, #1
 800238a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	4a18      	ldr	r2, [pc, #96]	@ (80023f0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d90d      	bls.n	80023b0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002398:	f023 0312 	bic.w	r3, r3, #18
 800239c:	f043 0210 	orr.w	r2, r3, #16
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e01b      	b.n	80023e8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff ff94 	bl	80022e2 <LL_ADC_IsCalibrationOnGoing>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d1e2      	bne.n	8002386 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c4:	f023 0303 	bic.w	r3, r3, #3
 80023c8:	f043 0201 	orr.w	r2, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023d0:	e005      	b.n	80023de <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d6:	f043 0210 	orr.w	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	0004de01 	.word	0x0004de01

080023f4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80023f4:	b590      	push	{r4, r7, lr}
 80023f6:	b0a1      	sub	sp, #132	@ 0x84
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800240a:	2b01      	cmp	r3, #1
 800240c:	d101      	bne.n	8002412 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800240e:	2302      	movs	r3, #2
 8002410:	e08b      	b.n	800252a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800241a:	2300      	movs	r3, #0
 800241c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800241e:	2300      	movs	r3, #0
 8002420:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800242a:	d102      	bne.n	8002432 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800242c:	4b41      	ldr	r3, [pc, #260]	@ (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	e001      	b.n	8002436 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002432:	2300      	movs	r3, #0
 8002434:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d10b      	bne.n	8002454 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002440:	f043 0220 	orr.w	r2, r3, #32
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e06a      	b.n	800252a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff ff57 	bl	800230a <LL_ADC_REG_IsConversionOngoing>
 800245c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff ff51 	bl	800230a <LL_ADC_REG_IsConversionOngoing>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d14c      	bne.n	8002508 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800246e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002470:	2b00      	cmp	r3, #0
 8002472:	d149      	bne.n	8002508 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002474:	4b30      	ldr	r3, [pc, #192]	@ (8002538 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002476:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d028      	beq.n	80024d2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002480:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	6859      	ldr	r1, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002492:	035b      	lsls	r3, r3, #13
 8002494:	430b      	orrs	r3, r1
 8002496:	431a      	orrs	r2, r3
 8002498:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800249a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800249c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80024a0:	f7ff fef3 	bl	800228a <LL_ADC_IsEnabled>
 80024a4:	4604      	mov	r4, r0
 80024a6:	4823      	ldr	r0, [pc, #140]	@ (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80024a8:	f7ff feef 	bl	800228a <LL_ADC_IsEnabled>
 80024ac:	4603      	mov	r3, r0
 80024ae:	4323      	orrs	r3, r4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d133      	bne.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80024b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80024bc:	f023 030f 	bic.w	r3, r3, #15
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	6811      	ldr	r1, [r2, #0]
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	6892      	ldr	r2, [r2, #8]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	431a      	orrs	r2, r3
 80024cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024ce:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80024d0:	e024      	b.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80024d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024dc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024de:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80024e2:	f7ff fed2 	bl	800228a <LL_ADC_IsEnabled>
 80024e6:	4604      	mov	r4, r0
 80024e8:	4812      	ldr	r0, [pc, #72]	@ (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80024ea:	f7ff fece 	bl	800228a <LL_ADC_IsEnabled>
 80024ee:	4603      	mov	r3, r0
 80024f0:	4323      	orrs	r3, r4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d112      	bne.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80024f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80024fe:	f023 030f 	bic.w	r3, r3, #15
 8002502:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002504:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002506:	e009      	b.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800250c:	f043 0220 	orr.w	r2, r3, #32
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800251a:	e000      	b.n	800251e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800251c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002526:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800252a:	4618      	mov	r0, r3
 800252c:	3784      	adds	r7, #132	@ 0x84
 800252e:	46bd      	mov	sp, r7
 8002530:	bd90      	pop	{r4, r7, pc}
 8002532:	bf00      	nop
 8002534:	50000100 	.word	0x50000100
 8002538:	50000300 	.word	0x50000300

0800253c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800254c:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <__NVIC_SetPriorityGrouping+0x44>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002558:	4013      	ands	r3, r2
 800255a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002564:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002568:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800256c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800256e:	4a04      	ldr	r2, [pc, #16]	@ (8002580 <__NVIC_SetPriorityGrouping+0x44>)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	60d3      	str	r3, [r2, #12]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002588:	4b04      	ldr	r3, [pc, #16]	@ (800259c <__NVIC_GetPriorityGrouping+0x18>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	0a1b      	lsrs	r3, r3, #8
 800258e:	f003 0307 	and.w	r3, r3, #7
}
 8002592:	4618      	mov	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	db0b      	blt.n	80025ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	f003 021f 	and.w	r2, r3, #31
 80025b8:	4907      	ldr	r1, [pc, #28]	@ (80025d8 <__NVIC_EnableIRQ+0x38>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	095b      	lsrs	r3, r3, #5
 80025c0:	2001      	movs	r0, #1
 80025c2:	fa00 f202 	lsl.w	r2, r0, r2
 80025c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ca:	bf00      	nop
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	e000e100 	.word	0xe000e100

080025dc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	db12      	blt.n	8002614 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	f003 021f 	and.w	r2, r3, #31
 80025f4:	490a      	ldr	r1, [pc, #40]	@ (8002620 <__NVIC_DisableIRQ+0x44>)
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	095b      	lsrs	r3, r3, #5
 80025fc:	2001      	movs	r0, #1
 80025fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002602:	3320      	adds	r3, #32
 8002604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002608:	f3bf 8f4f 	dsb	sy
}
 800260c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800260e:	f3bf 8f6f 	isb	sy
}
 8002612:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	e000e100 	.word	0xe000e100

08002624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	6039      	str	r1, [r7, #0]
 800262e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002634:	2b00      	cmp	r3, #0
 8002636:	db0a      	blt.n	800264e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	b2da      	uxtb	r2, r3
 800263c:	490c      	ldr	r1, [pc, #48]	@ (8002670 <__NVIC_SetPriority+0x4c>)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	0112      	lsls	r2, r2, #4
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	440b      	add	r3, r1
 8002648:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800264c:	e00a      	b.n	8002664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	b2da      	uxtb	r2, r3
 8002652:	4908      	ldr	r1, [pc, #32]	@ (8002674 <__NVIC_SetPriority+0x50>)
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	3b04      	subs	r3, #4
 800265c:	0112      	lsls	r2, r2, #4
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	440b      	add	r3, r1
 8002662:	761a      	strb	r2, [r3, #24]
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000e100 	.word	0xe000e100
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002678:	b480      	push	{r7}
 800267a:	b089      	sub	sp, #36	@ 0x24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f1c3 0307 	rsb	r3, r3, #7
 8002692:	2b04      	cmp	r3, #4
 8002694:	bf28      	it	cs
 8002696:	2304      	movcs	r3, #4
 8002698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	3304      	adds	r3, #4
 800269e:	2b06      	cmp	r3, #6
 80026a0:	d902      	bls.n	80026a8 <NVIC_EncodePriority+0x30>
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	3b03      	subs	r3, #3
 80026a6:	e000      	b.n	80026aa <NVIC_EncodePriority+0x32>
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43da      	mvns	r2, r3
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	401a      	ands	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ca:	43d9      	mvns	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d0:	4313      	orrs	r3, r2
         );
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3724      	adds	r7, #36	@ 0x24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff ff28 	bl	800253c <__NVIC_SetPriorityGrouping>
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002702:	f7ff ff3f 	bl	8002584 <__NVIC_GetPriorityGrouping>
 8002706:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	68b9      	ldr	r1, [r7, #8]
 800270c:	6978      	ldr	r0, [r7, #20]
 800270e:	f7ff ffb3 	bl	8002678 <NVIC_EncodePriority>
 8002712:	4602      	mov	r2, r0
 8002714:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002718:	4611      	mov	r1, r2
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff ff82 	bl	8002624 <__NVIC_SetPriority>
}
 8002720:	bf00      	nop
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff ff32 	bl	80025a0 <__NVIC_EnableIRQ>
}
 800273c:	bf00      	nop
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff ff42 	bl	80025dc <__NVIC_DisableIRQ>
}
 8002758:	bf00      	nop
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e08d      	b.n	800288e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	4b47      	ldr	r3, [pc, #284]	@ (8002898 <HAL_DMA_Init+0x138>)
 800277a:	429a      	cmp	r2, r3
 800277c:	d80f      	bhi.n	800279e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	4b45      	ldr	r3, [pc, #276]	@ (800289c <HAL_DMA_Init+0x13c>)
 8002786:	4413      	add	r3, r2
 8002788:	4a45      	ldr	r2, [pc, #276]	@ (80028a0 <HAL_DMA_Init+0x140>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	091b      	lsrs	r3, r3, #4
 8002790:	009a      	lsls	r2, r3, #2
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a42      	ldr	r2, [pc, #264]	@ (80028a4 <HAL_DMA_Init+0x144>)
 800279a:	641a      	str	r2, [r3, #64]	@ 0x40
 800279c:	e00e      	b.n	80027bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	461a      	mov	r2, r3
 80027a4:	4b40      	ldr	r3, [pc, #256]	@ (80028a8 <HAL_DMA_Init+0x148>)
 80027a6:	4413      	add	r3, r2
 80027a8:	4a3d      	ldr	r2, [pc, #244]	@ (80028a0 <HAL_DMA_Init+0x140>)
 80027aa:	fba2 2303 	umull	r2, r3, r2, r3
 80027ae:	091b      	lsrs	r3, r3, #4
 80027b0:	009a      	lsls	r2, r3, #2
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a3c      	ldr	r2, [pc, #240]	@ (80028ac <HAL_DMA_Init+0x14c>)
 80027ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2202      	movs	r2, #2
 80027c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80027d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80027e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a1b      	ldr	r3, [r3, #32]
 80027fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	4313      	orrs	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f9b6 	bl	8002b80 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800281c:	d102      	bne.n	8002824 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002838:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d010      	beq.n	8002864 <HAL_DMA_Init+0x104>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b04      	cmp	r3, #4
 8002848:	d80c      	bhi.n	8002864 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f9d6 	bl	8002bfc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	e008      	b.n	8002876 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40020407 	.word	0x40020407
 800289c:	bffdfff8 	.word	0xbffdfff8
 80028a0:	cccccccd 	.word	0xcccccccd
 80028a4:	40020000 	.word	0x40020000
 80028a8:	bffdfbf8 	.word	0xbffdfbf8
 80028ac:	40020400 	.word	0x40020400

080028b0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028be:	2300      	movs	r3, #0
 80028c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_DMA_Start_IT+0x20>
 80028cc:	2302      	movs	r3, #2
 80028ce:	e066      	b.n	800299e <HAL_DMA_Start_IT+0xee>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d155      	bne.n	8002990 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2202      	movs	r2, #2
 80028e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0201 	bic.w	r2, r2, #1
 8002900:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	68b9      	ldr	r1, [r7, #8]
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f000 f8fb 	bl	8002b04 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	2b00      	cmp	r3, #0
 8002914:	d008      	beq.n	8002928 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f042 020e 	orr.w	r2, r2, #14
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	e00f      	b.n	8002948 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0204 	bic.w	r2, r2, #4
 8002936:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f042 020a 	orr.w	r2, r2, #10
 8002946:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d007      	beq.n	8002966 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002960:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002964:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800296a:	2b00      	cmp	r3, #0
 800296c:	d007      	beq.n	800297e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002978:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800297c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f042 0201 	orr.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	e005      	b.n	800299c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002998:	2302      	movs	r3, #2
 800299a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800299c:	7dfb      	ldrb	r3, [r7, #23]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b084      	sub	sp, #16
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2204      	movs	r2, #4
 80029c8:	409a      	lsls	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d026      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x7a>
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d021      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0320 	and.w	r3, r3, #32
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d107      	bne.n	80029fa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0204 	bic.w	r2, r2, #4
 80029f8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fe:	f003 021f 	and.w	r2, r3, #31
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a06:	2104      	movs	r1, #4
 8002a08:	fa01 f202 	lsl.w	r2, r1, r2
 8002a0c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d071      	beq.n	8002afa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a1e:	e06c      	b.n	8002afa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a24:	f003 031f 	and.w	r3, r3, #31
 8002a28:	2202      	movs	r2, #2
 8002a2a:	409a      	lsls	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d02e      	beq.n	8002a92 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d029      	beq.n	8002a92 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0320 	and.w	r3, r3, #32
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10b      	bne.n	8002a64 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 020a 	bic.w	r2, r2, #10
 8002a5a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a68:	f003 021f 	and.w	r2, r3, #31
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a70:	2102      	movs	r1, #2
 8002a72:	fa01 f202 	lsl.w	r2, r1, r2
 8002a76:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d038      	beq.n	8002afa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002a90:	e033      	b.n	8002afa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	2208      	movs	r2, #8
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d02a      	beq.n	8002afc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	f003 0308 	and.w	r3, r3, #8
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d025      	beq.n	8002afc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 020e 	bic.w	r2, r2, #14
 8002abe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac4:	f003 021f 	and.w	r2, r3, #31
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	2101      	movs	r1, #1
 8002ace:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d004      	beq.n	8002afc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002afa:	bf00      	nop
 8002afc:	bf00      	nop
}
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
 8002b10:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b1a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d004      	beq.n	8002b2e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b2c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b32:	f003 021f 	and.w	r2, r3, #31
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	2b10      	cmp	r3, #16
 8002b50:	d108      	bne.n	8002b64 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b62:	e007      	b.n	8002b74 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	60da      	str	r2, [r3, #12]
}
 8002b74:	bf00      	nop
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4b16      	ldr	r3, [pc, #88]	@ (8002be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d802      	bhi.n	8002b9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002b94:	4b15      	ldr	r3, [pc, #84]	@ (8002bec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	e001      	b.n	8002b9e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002b9a:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002b9c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	3b08      	subs	r3, #8
 8002baa:	4a12      	ldr	r2, [pc, #72]	@ (8002bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002bac:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb8:	089b      	lsrs	r3, r3, #2
 8002bba:	009a      	lsls	r2, r3, #2
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002bca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	409a      	lsls	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002bda:	bf00      	nop
 8002bdc:	371c      	adds	r7, #28
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	40020407 	.word	0x40020407
 8002bec:	40020800 	.word	0x40020800
 8002bf0:	40020820 	.word	0x40020820
 8002bf4:	cccccccd 	.word	0xcccccccd
 8002bf8:	40020880 	.word	0x40020880

08002bfc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	461a      	mov	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a08      	ldr	r2, [pc, #32]	@ (8002c40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002c1e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	f003 031f 	and.w	r3, r3, #31
 8002c28:	2201      	movs	r2, #1
 8002c2a:	409a      	lsls	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	1000823f 	.word	0x1000823f
 8002c40:	40020940 	.word	0x40020940

08002c44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b087      	sub	sp, #28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c52:	e15a      	b.n	8002f0a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	2101      	movs	r1, #1
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c60:	4013      	ands	r3, r2
 8002c62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 814c 	beq.w	8002f04 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f003 0303 	and.w	r3, r3, #3
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d005      	beq.n	8002c84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d130      	bne.n	8002ce6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	2203      	movs	r2, #3
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cba:	2201      	movs	r2, #1
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	43db      	mvns	r3, r3
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	091b      	lsrs	r3, r3, #4
 8002cd0:	f003 0201 	and.w	r2, r3, #1
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d017      	beq.n	8002d22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43db      	mvns	r3, r3
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4013      	ands	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d123      	bne.n	8002d76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	08da      	lsrs	r2, r3, #3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3208      	adds	r2, #8
 8002d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	220f      	movs	r2, #15
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	691a      	ldr	r2, [r3, #16]
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	08da      	lsrs	r2, r3, #3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3208      	adds	r2, #8
 8002d70:	6939      	ldr	r1, [r7, #16]
 8002d72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	2203      	movs	r2, #3
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f003 0203 	and.w	r2, r3, #3
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80a6 	beq.w	8002f04 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db8:	4b5b      	ldr	r3, [pc, #364]	@ (8002f28 <HAL_GPIO_Init+0x2e4>)
 8002dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dbc:	4a5a      	ldr	r2, [pc, #360]	@ (8002f28 <HAL_GPIO_Init+0x2e4>)
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dc4:	4b58      	ldr	r3, [pc, #352]	@ (8002f28 <HAL_GPIO_Init+0x2e4>)
 8002dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dd0:	4a56      	ldr	r2, [pc, #344]	@ (8002f2c <HAL_GPIO_Init+0x2e8>)
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	089b      	lsrs	r3, r3, #2
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	220f      	movs	r2, #15
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	4013      	ands	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002dfa:	d01f      	beq.n	8002e3c <HAL_GPIO_Init+0x1f8>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a4c      	ldr	r2, [pc, #304]	@ (8002f30 <HAL_GPIO_Init+0x2ec>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d019      	beq.n	8002e38 <HAL_GPIO_Init+0x1f4>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a4b      	ldr	r2, [pc, #300]	@ (8002f34 <HAL_GPIO_Init+0x2f0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d013      	beq.n	8002e34 <HAL_GPIO_Init+0x1f0>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a4a      	ldr	r2, [pc, #296]	@ (8002f38 <HAL_GPIO_Init+0x2f4>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00d      	beq.n	8002e30 <HAL_GPIO_Init+0x1ec>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a49      	ldr	r2, [pc, #292]	@ (8002f3c <HAL_GPIO_Init+0x2f8>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d007      	beq.n	8002e2c <HAL_GPIO_Init+0x1e8>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a48      	ldr	r2, [pc, #288]	@ (8002f40 <HAL_GPIO_Init+0x2fc>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d101      	bne.n	8002e28 <HAL_GPIO_Init+0x1e4>
 8002e24:	2305      	movs	r3, #5
 8002e26:	e00a      	b.n	8002e3e <HAL_GPIO_Init+0x1fa>
 8002e28:	2306      	movs	r3, #6
 8002e2a:	e008      	b.n	8002e3e <HAL_GPIO_Init+0x1fa>
 8002e2c:	2304      	movs	r3, #4
 8002e2e:	e006      	b.n	8002e3e <HAL_GPIO_Init+0x1fa>
 8002e30:	2303      	movs	r3, #3
 8002e32:	e004      	b.n	8002e3e <HAL_GPIO_Init+0x1fa>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e002      	b.n	8002e3e <HAL_GPIO_Init+0x1fa>
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e000      	b.n	8002e3e <HAL_GPIO_Init+0x1fa>
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	f002 0203 	and.w	r2, r2, #3
 8002e44:	0092      	lsls	r2, r2, #2
 8002e46:	4093      	lsls	r3, r2
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e4e:	4937      	ldr	r1, [pc, #220]	@ (8002f2c <HAL_GPIO_Init+0x2e8>)
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	089b      	lsrs	r3, r3, #2
 8002e54:	3302      	adds	r3, #2
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e5c:	4b39      	ldr	r3, [pc, #228]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	43db      	mvns	r3, r3
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e80:	4a30      	ldr	r2, [pc, #192]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e86:	4b2f      	ldr	r3, [pc, #188]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	4013      	ands	r3, r2
 8002e94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d003      	beq.n	8002eaa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002eaa:	4a26      	ldr	r2, [pc, #152]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002eb0:	4b24      	ldr	r3, [pc, #144]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d003      	beq.n	8002ed4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002eda:	4b1a      	ldr	r3, [pc, #104]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002efe:	4a11      	ldr	r2, [pc, #68]	@ (8002f44 <HAL_GPIO_Init+0x300>)
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	3301      	adds	r3, #1
 8002f08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	fa22 f303 	lsr.w	r3, r2, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f47f ae9d 	bne.w	8002c54 <HAL_GPIO_Init+0x10>
  }
}
 8002f1a:	bf00      	nop
 8002f1c:	bf00      	nop
 8002f1e:	371c      	adds	r7, #28
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40010000 	.word	0x40010000
 8002f30:	48000400 	.word	0x48000400
 8002f34:	48000800 	.word	0x48000800
 8002f38:	48000c00 	.word	0x48000c00
 8002f3c:	48001000 	.word	0x48001000
 8002f40:	48001400 	.word	0x48001400
 8002f44:	40010400 	.word	0x40010400

08002f48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4603      	mov	r3, r0
 8002f50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f52:	4b08      	ldr	r3, [pc, #32]	@ (8002f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f54:	695a      	ldr	r2, [r3, #20]
 8002f56:	88fb      	ldrh	r3, [r7, #6]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d006      	beq.n	8002f6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f5e:	4a05      	ldr	r2, [pc, #20]	@ (8002f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f60:	88fb      	ldrh	r3, [r7, #6]
 8002f62:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f64:	88fb      	ldrh	r3, [r7, #6]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7fd f97c 	bl	8000264 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40010400 	.word	0x40010400

08002f78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d141      	bne.n	800300a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f86:	4b4b      	ldr	r3, [pc, #300]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f92:	d131      	bne.n	8002ff8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f94:	4b47      	ldr	r3, [pc, #284]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f9a:	4a46      	ldr	r2, [pc, #280]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fa0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fa4:	4b43      	ldr	r3, [pc, #268]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fac:	4a41      	ldr	r2, [pc, #260]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fb2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fb4:	4b40      	ldr	r3, [pc, #256]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2232      	movs	r2, #50	@ 0x32
 8002fba:	fb02 f303 	mul.w	r3, r2, r3
 8002fbe:	4a3f      	ldr	r2, [pc, #252]	@ (80030bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc4:	0c9b      	lsrs	r3, r3, #18
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fca:	e002      	b.n	8002fd2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fd2:	4b38      	ldr	r3, [pc, #224]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fde:	d102      	bne.n	8002fe6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f2      	bne.n	8002fcc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fe6:	4b33      	ldr	r3, [pc, #204]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ff2:	d158      	bne.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e057      	b.n	80030a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ffe:	4a2d      	ldr	r2, [pc, #180]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003004:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003008:	e04d      	b.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003010:	d141      	bne.n	8003096 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003012:	4b28      	ldr	r3, [pc, #160]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800301a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800301e:	d131      	bne.n	8003084 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003020:	4b24      	ldr	r3, [pc, #144]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003026:	4a23      	ldr	r2, [pc, #140]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003028:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800302c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003030:	4b20      	ldr	r3, [pc, #128]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003038:	4a1e      	ldr	r2, [pc, #120]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800303e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003040:	4b1d      	ldr	r3, [pc, #116]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2232      	movs	r2, #50	@ 0x32
 8003046:	fb02 f303 	mul.w	r3, r2, r3
 800304a:	4a1c      	ldr	r2, [pc, #112]	@ (80030bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800304c:	fba2 2303 	umull	r2, r3, r2, r3
 8003050:	0c9b      	lsrs	r3, r3, #18
 8003052:	3301      	adds	r3, #1
 8003054:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003056:	e002      	b.n	800305e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	3b01      	subs	r3, #1
 800305c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800305e:	4b15      	ldr	r3, [pc, #84]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800306a:	d102      	bne.n	8003072 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f2      	bne.n	8003058 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003072:	4b10      	ldr	r3, [pc, #64]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800307a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800307e:	d112      	bne.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e011      	b.n	80030a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003084:	4b0b      	ldr	r3, [pc, #44]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003086:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800308a:	4a0a      	ldr	r2, [pc, #40]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003090:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003094:	e007      	b.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003096:	4b07      	ldr	r3, [pc, #28]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800309e:	4a05      	ldr	r2, [pc, #20]	@ (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	40007000 	.word	0x40007000
 80030b8:	20000000 	.word	0x20000000
 80030bc:	431bde83 	.word	0x431bde83

080030c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80030c4:	4b05      	ldr	r3, [pc, #20]	@ (80030dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	4a04      	ldr	r2, [pc, #16]	@ (80030dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030ce:	6093      	str	r3, [r2, #8]
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	40007000 	.word	0x40007000

080030e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e2fe      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d075      	beq.n	80031ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030fe:	4b97      	ldr	r3, [pc, #604]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003108:	4b94      	ldr	r3, [pc, #592]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f003 0303 	and.w	r3, r3, #3
 8003110:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	2b0c      	cmp	r3, #12
 8003116:	d102      	bne.n	800311e <HAL_RCC_OscConfig+0x3e>
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	2b03      	cmp	r3, #3
 800311c:	d002      	beq.n	8003124 <HAL_RCC_OscConfig+0x44>
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d10b      	bne.n	800313c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003124:	4b8d      	ldr	r3, [pc, #564]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d05b      	beq.n	80031e8 <HAL_RCC_OscConfig+0x108>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d157      	bne.n	80031e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e2d9      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003144:	d106      	bne.n	8003154 <HAL_RCC_OscConfig+0x74>
 8003146:	4b85      	ldr	r3, [pc, #532]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a84      	ldr	r2, [pc, #528]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800314c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e01d      	b.n	8003190 <HAL_RCC_OscConfig+0xb0>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0x98>
 800315e:	4b7f      	ldr	r3, [pc, #508]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a7e      	ldr	r2, [pc, #504]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003164:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	4b7c      	ldr	r3, [pc, #496]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a7b      	ldr	r2, [pc, #492]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0xb0>
 8003178:	4b78      	ldr	r3, [pc, #480]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a77      	ldr	r2, [pc, #476]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800317e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	4b75      	ldr	r3, [pc, #468]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a74      	ldr	r2, [pc, #464]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800318a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800318e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d013      	beq.n	80031c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003198:	f7fd fe72 	bl	8000e80 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7fd fe6e 	bl	8000e80 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	@ 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e29e      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031b2:	4b6a      	ldr	r3, [pc, #424]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f0      	beq.n	80031a0 <HAL_RCC_OscConfig+0xc0>
 80031be:	e014      	b.n	80031ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7fd fe5e 	bl	8000e80 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c8:	f7fd fe5a 	bl	8000e80 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	@ 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e28a      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031da:	4b60      	ldr	r3, [pc, #384]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0xe8>
 80031e6:	e000      	b.n	80031ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d075      	beq.n	80032e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031f6:	4b59      	ldr	r3, [pc, #356]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003200:	4b56      	ldr	r3, [pc, #344]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	2b0c      	cmp	r3, #12
 800320e:	d102      	bne.n	8003216 <HAL_RCC_OscConfig+0x136>
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d002      	beq.n	800321c <HAL_RCC_OscConfig+0x13c>
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	2b04      	cmp	r3, #4
 800321a:	d11f      	bne.n	800325c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800321c:	4b4f      	ldr	r3, [pc, #316]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003224:	2b00      	cmp	r3, #0
 8003226:	d005      	beq.n	8003234 <HAL_RCC_OscConfig+0x154>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e25d      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003234:	4b49      	ldr	r3, [pc, #292]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	061b      	lsls	r3, r3, #24
 8003242:	4946      	ldr	r1, [pc, #280]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003244:	4313      	orrs	r3, r2
 8003246:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003248:	4b45      	ldr	r3, [pc, #276]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4618      	mov	r0, r3
 800324e:	f7fd fc5f 	bl	8000b10 <HAL_InitTick>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d043      	beq.n	80032e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e249      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d023      	beq.n	80032ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003264:	4b3d      	ldr	r3, [pc, #244]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a3c      	ldr	r2, [pc, #240]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800326a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800326e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003270:	f7fd fe06 	bl	8000e80 <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003278:	f7fd fe02 	bl	8000e80 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e232      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800328a:	4b34      	ldr	r3, [pc, #208]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003292:	2b00      	cmp	r3, #0
 8003294:	d0f0      	beq.n	8003278 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003296:	4b31      	ldr	r3, [pc, #196]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	061b      	lsls	r3, r3, #24
 80032a4:	492d      	ldr	r1, [pc, #180]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	604b      	str	r3, [r1, #4]
 80032aa:	e01a      	b.n	80032e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ac:	4b2b      	ldr	r3, [pc, #172]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a2a      	ldr	r2, [pc, #168]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80032b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b8:	f7fd fde2 	bl	8000e80 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c0:	f7fd fdde 	bl	8000e80 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e20e      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032d2:	4b22      	ldr	r3, [pc, #136]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f0      	bne.n	80032c0 <HAL_RCC_OscConfig+0x1e0>
 80032de:	e000      	b.n	80032e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d041      	beq.n	8003372 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d01c      	beq.n	8003330 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032f6:	4b19      	ldr	r3, [pc, #100]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80032f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032fc:	4a17      	ldr	r2, [pc, #92]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003306:	f7fd fdbb 	bl	8000e80 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800330e:	f7fd fdb7 	bl	8000e80 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e1e7      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003320:	4b0e      	ldr	r3, [pc, #56]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003322:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0ef      	beq.n	800330e <HAL_RCC_OscConfig+0x22e>
 800332e:	e020      	b.n	8003372 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003330:	4b0a      	ldr	r3, [pc, #40]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003336:	4a09      	ldr	r2, [pc, #36]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003338:	f023 0301 	bic.w	r3, r3, #1
 800333c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7fd fd9e 	bl	8000e80 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003346:	e00d      	b.n	8003364 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003348:	f7fd fd9a 	bl	8000e80 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d906      	bls.n	8003364 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e1ca      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
 800335a:	bf00      	nop
 800335c:	40021000 	.word	0x40021000
 8003360:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003364:	4b8c      	ldr	r3, [pc, #560]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1ea      	bne.n	8003348 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 80a6 	beq.w	80034cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003380:	2300      	movs	r3, #0
 8003382:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003384:	4b84      	ldr	r3, [pc, #528]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_RCC_OscConfig+0x2b4>
 8003390:	2301      	movs	r3, #1
 8003392:	e000      	b.n	8003396 <HAL_RCC_OscConfig+0x2b6>
 8003394:	2300      	movs	r3, #0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00d      	beq.n	80033b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800339a:	4b7f      	ldr	r3, [pc, #508]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800339c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339e:	4a7e      	ldr	r2, [pc, #504]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80033a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80033a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80033a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033b2:	2301      	movs	r3, #1
 80033b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b6:	4b79      	ldr	r3, [pc, #484]	@ (800359c <HAL_RCC_OscConfig+0x4bc>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d118      	bne.n	80033f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033c2:	4b76      	ldr	r3, [pc, #472]	@ (800359c <HAL_RCC_OscConfig+0x4bc>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a75      	ldr	r2, [pc, #468]	@ (800359c <HAL_RCC_OscConfig+0x4bc>)
 80033c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ce:	f7fd fd57 	bl	8000e80 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033d6:	f7fd fd53 	bl	8000e80 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e183      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033e8:	4b6c      	ldr	r3, [pc, #432]	@ (800359c <HAL_RCC_OscConfig+0x4bc>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0f0      	beq.n	80033d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d108      	bne.n	800340e <HAL_RCC_OscConfig+0x32e>
 80033fc:	4b66      	ldr	r3, [pc, #408]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80033fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003402:	4a65      	ldr	r2, [pc, #404]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800340c:	e024      	b.n	8003458 <HAL_RCC_OscConfig+0x378>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	2b05      	cmp	r3, #5
 8003414:	d110      	bne.n	8003438 <HAL_RCC_OscConfig+0x358>
 8003416:	4b60      	ldr	r3, [pc, #384]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341c:	4a5e      	ldr	r2, [pc, #376]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800341e:	f043 0304 	orr.w	r3, r3, #4
 8003422:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003426:	4b5c      	ldr	r3, [pc, #368]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342c:	4a5a      	ldr	r2, [pc, #360]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800342e:	f043 0301 	orr.w	r3, r3, #1
 8003432:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003436:	e00f      	b.n	8003458 <HAL_RCC_OscConfig+0x378>
 8003438:	4b57      	ldr	r3, [pc, #348]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800343a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343e:	4a56      	ldr	r2, [pc, #344]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003448:	4b53      	ldr	r3, [pc, #332]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800344a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800344e:	4a52      	ldr	r2, [pc, #328]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003450:	f023 0304 	bic.w	r3, r3, #4
 8003454:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d016      	beq.n	800348e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003460:	f7fd fd0e 	bl	8000e80 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003466:	e00a      	b.n	800347e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003468:	f7fd fd0a 	bl	8000e80 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003476:	4293      	cmp	r3, r2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e138      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800347e:	4b46      	ldr	r3, [pc, #280]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0ed      	beq.n	8003468 <HAL_RCC_OscConfig+0x388>
 800348c:	e015      	b.n	80034ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348e:	f7fd fcf7 	bl	8000e80 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003494:	e00a      	b.n	80034ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003496:	f7fd fcf3 	bl	8000e80 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e121      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80034ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1ed      	bne.n	8003496 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034ba:	7ffb      	ldrb	r3, [r7, #31]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d105      	bne.n	80034cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c0:	4b35      	ldr	r3, [pc, #212]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80034c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c4:	4a34      	ldr	r2, [pc, #208]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80034c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d03c      	beq.n	8003552 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d01c      	beq.n	800351a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80034e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f0:	f7fd fcc6 	bl	8000e80 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034f8:	f7fd fcc2 	bl	8000e80 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e0f2      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800350a:	4b23      	ldr	r3, [pc, #140]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800350c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0ef      	beq.n	80034f8 <HAL_RCC_OscConfig+0x418>
 8003518:	e01b      	b.n	8003552 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800351a:	4b1f      	ldr	r3, [pc, #124]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800351c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003520:	4a1d      	ldr	r2, [pc, #116]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003522:	f023 0301 	bic.w	r3, r3, #1
 8003526:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352a:	f7fd fca9 	bl	8000e80 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003532:	f7fd fca5 	bl	8000e80 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e0d5      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003544:	4b14      	ldr	r3, [pc, #80]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003546:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ef      	bne.n	8003532 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 80c9 	beq.w	80036ee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800355c:	4b0e      	ldr	r3, [pc, #56]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 030c 	and.w	r3, r3, #12
 8003564:	2b0c      	cmp	r3, #12
 8003566:	f000 8083 	beq.w	8003670 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d15e      	bne.n	8003630 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003572:	4b09      	ldr	r3, [pc, #36]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a08      	ldr	r2, [pc, #32]	@ (8003598 <HAL_RCC_OscConfig+0x4b8>)
 8003578:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800357c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357e:	f7fd fc7f 	bl	8000e80 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003584:	e00c      	b.n	80035a0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003586:	f7fd fc7b 	bl	8000e80 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d905      	bls.n	80035a0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e0ab      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
 8003598:	40021000 	.word	0x40021000
 800359c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035a0:	4b55      	ldr	r3, [pc, #340]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1ec      	bne.n	8003586 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035ac:	4b52      	ldr	r3, [pc, #328]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	4b52      	ldr	r3, [pc, #328]	@ (80036fc <HAL_RCC_OscConfig+0x61c>)
 80035b2:	4013      	ands	r3, r2
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6a11      	ldr	r1, [r2, #32]
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035bc:	3a01      	subs	r2, #1
 80035be:	0112      	lsls	r2, r2, #4
 80035c0:	4311      	orrs	r1, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80035c6:	0212      	lsls	r2, r2, #8
 80035c8:	4311      	orrs	r1, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80035ce:	0852      	lsrs	r2, r2, #1
 80035d0:	3a01      	subs	r2, #1
 80035d2:	0552      	lsls	r2, r2, #21
 80035d4:	4311      	orrs	r1, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80035da:	0852      	lsrs	r2, r2, #1
 80035dc:	3a01      	subs	r2, #1
 80035de:	0652      	lsls	r2, r2, #25
 80035e0:	4311      	orrs	r1, r2
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80035e6:	06d2      	lsls	r2, r2, #27
 80035e8:	430a      	orrs	r2, r1
 80035ea:	4943      	ldr	r1, [pc, #268]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f0:	4b41      	ldr	r3, [pc, #260]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a40      	ldr	r2, [pc, #256]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 80035f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035fc:	4b3e      	ldr	r3, [pc, #248]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	4a3d      	ldr	r2, [pc, #244]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 8003602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003606:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003608:	f7fd fc3a 	bl	8000e80 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003610:	f7fd fc36 	bl	8000e80 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e066      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003622:	4b35      	ldr	r3, [pc, #212]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d0f0      	beq.n	8003610 <HAL_RCC_OscConfig+0x530>
 800362e:	e05e      	b.n	80036ee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003630:	4b31      	ldr	r3, [pc, #196]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a30      	ldr	r2, [pc, #192]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 8003636:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800363a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363c:	f7fd fc20 	bl	8000e80 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003644:	f7fd fc1c 	bl	8000e80 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e04c      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003656:	4b28      	ldr	r3, [pc, #160]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f0      	bne.n	8003644 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003662:	4b25      	ldr	r3, [pc, #148]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 8003664:	68da      	ldr	r2, [r3, #12]
 8003666:	4924      	ldr	r1, [pc, #144]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 8003668:	4b25      	ldr	r3, [pc, #148]	@ (8003700 <HAL_RCC_OscConfig+0x620>)
 800366a:	4013      	ands	r3, r2
 800366c:	60cb      	str	r3, [r1, #12]
 800366e:	e03e      	b.n	80036ee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	69db      	ldr	r3, [r3, #28]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d101      	bne.n	800367c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e039      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800367c:	4b1e      	ldr	r3, [pc, #120]	@ (80036f8 <HAL_RCC_OscConfig+0x618>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f003 0203 	and.w	r2, r3, #3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	429a      	cmp	r2, r3
 800368e:	d12c      	bne.n	80036ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369a:	3b01      	subs	r3, #1
 800369c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800369e:	429a      	cmp	r2, r3
 80036a0:	d123      	bne.n	80036ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d11b      	bne.n	80036ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d113      	bne.n	80036ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036cc:	085b      	lsrs	r3, r3, #1
 80036ce:	3b01      	subs	r3, #1
 80036d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d109      	bne.n	80036ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e0:	085b      	lsrs	r3, r3, #1
 80036e2:	3b01      	subs	r3, #1
 80036e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d001      	beq.n	80036ee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3720      	adds	r7, #32
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40021000 	.word	0x40021000
 80036fc:	019f800c 	.word	0x019f800c
 8003700:	feeefffc 	.word	0xfeeefffc

08003704 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e11e      	b.n	800395a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800371c:	4b91      	ldr	r3, [pc, #580]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 030f 	and.w	r3, r3, #15
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d910      	bls.n	800374c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372a:	4b8e      	ldr	r3, [pc, #568]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 020f 	bic.w	r2, r3, #15
 8003732:	498c      	ldr	r1, [pc, #560]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	4313      	orrs	r3, r2
 8003738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800373a:	4b8a      	ldr	r3, [pc, #552]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d001      	beq.n	800374c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e106      	b.n	800395a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	2b00      	cmp	r3, #0
 8003756:	d073      	beq.n	8003840 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b03      	cmp	r3, #3
 800375e:	d129      	bne.n	80037b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003760:	4b81      	ldr	r3, [pc, #516]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e0f4      	b.n	800395a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003770:	f000 f9ba 	bl	8003ae8 <RCC_GetSysClockFreqFromPLLSource>
 8003774:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	4a7c      	ldr	r2, [pc, #496]	@ (800396c <HAL_RCC_ClockConfig+0x268>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d93f      	bls.n	80037fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800377e:	4b7a      	ldr	r3, [pc, #488]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d009      	beq.n	800379e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003792:	2b00      	cmp	r3, #0
 8003794:	d033      	beq.n	80037fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800379a:	2b00      	cmp	r3, #0
 800379c:	d12f      	bne.n	80037fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800379e:	4b72      	ldr	r3, [pc, #456]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037a6:	4a70      	ldr	r2, [pc, #448]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80037a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80037ae:	2380      	movs	r3, #128	@ 0x80
 80037b0:	617b      	str	r3, [r7, #20]
 80037b2:	e024      	b.n	80037fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d107      	bne.n	80037cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037bc:	4b6a      	ldr	r3, [pc, #424]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d109      	bne.n	80037dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e0c6      	b.n	800395a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037cc:	4b66      	ldr	r3, [pc, #408]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d101      	bne.n	80037dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e0be      	b.n	800395a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80037dc:	f000 f8ce 	bl	800397c <HAL_RCC_GetSysClockFreq>
 80037e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	4a61      	ldr	r2, [pc, #388]	@ (800396c <HAL_RCC_ClockConfig+0x268>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d909      	bls.n	80037fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037ea:	4b5f      	ldr	r3, [pc, #380]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037f2:	4a5d      	ldr	r2, [pc, #372]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80037f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80037fa:	2380      	movs	r3, #128	@ 0x80
 80037fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037fe:	4b5a      	ldr	r3, [pc, #360]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f023 0203 	bic.w	r2, r3, #3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	4957      	ldr	r1, [pc, #348]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800380c:	4313      	orrs	r3, r2
 800380e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003810:	f7fd fb36 	bl	8000e80 <HAL_GetTick>
 8003814:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003816:	e00a      	b.n	800382e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003818:	f7fd fb32 	bl	8000e80 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003826:	4293      	cmp	r3, r2
 8003828:	d901      	bls.n	800382e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e095      	b.n	800395a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382e:	4b4e      	ldr	r3, [pc, #312]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f003 020c 	and.w	r2, r3, #12
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	429a      	cmp	r2, r3
 800383e:	d1eb      	bne.n	8003818 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d023      	beq.n	8003894 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003858:	4b43      	ldr	r3, [pc, #268]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	4a42      	ldr	r2, [pc, #264]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800385e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003862:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0308 	and.w	r3, r3, #8
 800386c:	2b00      	cmp	r3, #0
 800386e:	d007      	beq.n	8003880 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003870:	4b3d      	ldr	r3, [pc, #244]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003878:	4a3b      	ldr	r2, [pc, #236]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800387a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800387e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003880:	4b39      	ldr	r3, [pc, #228]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	4936      	ldr	r1, [pc, #216]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800388e:	4313      	orrs	r3, r2
 8003890:	608b      	str	r3, [r1, #8]
 8003892:	e008      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2b80      	cmp	r3, #128	@ 0x80
 8003898:	d105      	bne.n	80038a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800389a:	4b33      	ldr	r3, [pc, #204]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	4a32      	ldr	r2, [pc, #200]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80038a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038a6:	4b2f      	ldr	r3, [pc, #188]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d21d      	bcs.n	80038f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f023 020f 	bic.w	r2, r3, #15
 80038bc:	4929      	ldr	r1, [pc, #164]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038c4:	f7fd fadc 	bl	8000e80 <HAL_GetTick>
 80038c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ca:	e00a      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038cc:	f7fd fad8 	bl	8000e80 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e03b      	b.n	800395a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e2:	4b20      	ldr	r3, [pc, #128]	@ (8003964 <HAL_RCC_ClockConfig+0x260>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 030f 	and.w	r3, r3, #15
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d1ed      	bne.n	80038cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d008      	beq.n	800390e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	4917      	ldr	r1, [pc, #92]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800390a:	4313      	orrs	r3, r2
 800390c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b00      	cmp	r3, #0
 8003918:	d009      	beq.n	800392e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800391a:	4b13      	ldr	r3, [pc, #76]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	490f      	ldr	r1, [pc, #60]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 800392a:	4313      	orrs	r3, r2
 800392c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800392e:	f000 f825 	bl	800397c <HAL_RCC_GetSysClockFreq>
 8003932:	4602      	mov	r2, r0
 8003934:	4b0c      	ldr	r3, [pc, #48]	@ (8003968 <HAL_RCC_ClockConfig+0x264>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	091b      	lsrs	r3, r3, #4
 800393a:	f003 030f 	and.w	r3, r3, #15
 800393e:	490c      	ldr	r1, [pc, #48]	@ (8003970 <HAL_RCC_ClockConfig+0x26c>)
 8003940:	5ccb      	ldrb	r3, [r1, r3]
 8003942:	f003 031f 	and.w	r3, r3, #31
 8003946:	fa22 f303 	lsr.w	r3, r2, r3
 800394a:	4a0a      	ldr	r2, [pc, #40]	@ (8003974 <HAL_RCC_ClockConfig+0x270>)
 800394c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800394e:	4b0a      	ldr	r3, [pc, #40]	@ (8003978 <HAL_RCC_ClockConfig+0x274>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7fd f8dc 	bl	8000b10 <HAL_InitTick>
 8003958:	4603      	mov	r3, r0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3718      	adds	r7, #24
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40022000 	.word	0x40022000
 8003968:	40021000 	.word	0x40021000
 800396c:	04c4b400 	.word	0x04c4b400
 8003970:	08007a58 	.word	0x08007a58
 8003974:	20000000 	.word	0x20000000
 8003978:	20000014 	.word	0x20000014

0800397c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800397c:	b480      	push	{r7}
 800397e:	b087      	sub	sp, #28
 8003980:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003982:	4b2c      	ldr	r3, [pc, #176]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 030c 	and.w	r3, r3, #12
 800398a:	2b04      	cmp	r3, #4
 800398c:	d102      	bne.n	8003994 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800398e:	4b2a      	ldr	r3, [pc, #168]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003990:	613b      	str	r3, [r7, #16]
 8003992:	e047      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003994:	4b27      	ldr	r3, [pc, #156]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 030c 	and.w	r3, r3, #12
 800399c:	2b08      	cmp	r3, #8
 800399e:	d102      	bne.n	80039a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039a0:	4b26      	ldr	r3, [pc, #152]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0xc0>)
 80039a2:	613b      	str	r3, [r7, #16]
 80039a4:	e03e      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80039a6:	4b23      	ldr	r3, [pc, #140]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 030c 	and.w	r3, r3, #12
 80039ae:	2b0c      	cmp	r3, #12
 80039b0:	d136      	bne.n	8003a20 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039b2:	4b20      	ldr	r3, [pc, #128]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f003 0303 	and.w	r3, r3, #3
 80039ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	f003 030f 	and.w	r3, r3, #15
 80039c6:	3301      	adds	r3, #1
 80039c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2b03      	cmp	r3, #3
 80039ce:	d10c      	bne.n	80039ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039d0:	4a1a      	ldr	r2, [pc, #104]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0xc0>)
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d8:	4a16      	ldr	r2, [pc, #88]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039da:	68d2      	ldr	r2, [r2, #12]
 80039dc:	0a12      	lsrs	r2, r2, #8
 80039de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039e2:	fb02 f303 	mul.w	r3, r2, r3
 80039e6:	617b      	str	r3, [r7, #20]
      break;
 80039e8:	e00c      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039ea:	4a13      	ldr	r2, [pc, #76]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f2:	4a10      	ldr	r2, [pc, #64]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039f4:	68d2      	ldr	r2, [r2, #12]
 80039f6:	0a12      	lsrs	r2, r2, #8
 80039f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039fc:	fb02 f303 	mul.w	r3, r2, r3
 8003a00:	617b      	str	r3, [r7, #20]
      break;
 8003a02:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a04:	4b0b      	ldr	r3, [pc, #44]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	0e5b      	lsrs	r3, r3, #25
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	3301      	adds	r3, #1
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003a14:	697a      	ldr	r2, [r7, #20]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	e001      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a24:	693b      	ldr	r3, [r7, #16]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	371c      	adds	r7, #28
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000
 8003a38:	00f42400 	.word	0x00f42400
 8003a3c:	016e3600 	.word	0x016e3600

08003a40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a44:	4b03      	ldr	r3, [pc, #12]	@ (8003a54 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a46:	681b      	ldr	r3, [r3, #0]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	20000000 	.word	0x20000000

08003a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a5c:	f7ff fff0 	bl	8003a40 <HAL_RCC_GetHCLKFreq>
 8003a60:	4602      	mov	r2, r0
 8003a62:	4b06      	ldr	r3, [pc, #24]	@ (8003a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	0adb      	lsrs	r3, r3, #11
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	4904      	ldr	r1, [pc, #16]	@ (8003a80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a6e:	5ccb      	ldrb	r3, [r1, r3]
 8003a70:	f003 031f 	and.w	r3, r3, #31
 8003a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	08007a68 	.word	0x08007a68

08003a84 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	220f      	movs	r2, #15
 8003a92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003a94:	4b12      	ldr	r3, [pc, #72]	@ (8003ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 0203 	and.w	r2, r3, #3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003aac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003ab8:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	08db      	lsrs	r3, r3, #3
 8003abe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003ac6:	4b07      	ldr	r3, [pc, #28]	@ (8003ae4 <HAL_RCC_GetClockConfig+0x60>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 020f 	and.w	r2, r3, #15
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	601a      	str	r2, [r3, #0]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	40022000 	.word	0x40022000

08003ae8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003aee:	4b1e      	ldr	r3, [pc, #120]	@ (8003b68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003af8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	091b      	lsrs	r3, r3, #4
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	3301      	adds	r3, #1
 8003b04:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d10c      	bne.n	8003b26 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b0c:	4a17      	ldr	r2, [pc, #92]	@ (8003b6c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b14:	4a14      	ldr	r2, [pc, #80]	@ (8003b68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b16:	68d2      	ldr	r2, [r2, #12]
 8003b18:	0a12      	lsrs	r2, r2, #8
 8003b1a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b1e:	fb02 f303 	mul.w	r3, r2, r3
 8003b22:	617b      	str	r3, [r7, #20]
    break;
 8003b24:	e00c      	b.n	8003b40 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b26:	4a12      	ldr	r2, [pc, #72]	@ (8003b70 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8003b68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b30:	68d2      	ldr	r2, [r2, #12]
 8003b32:	0a12      	lsrs	r2, r2, #8
 8003b34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b38:	fb02 f303 	mul.w	r3, r2, r3
 8003b3c:	617b      	str	r3, [r7, #20]
    break;
 8003b3e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b40:	4b09      	ldr	r3, [pc, #36]	@ (8003b68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	0e5b      	lsrs	r3, r3, #25
 8003b46:	f003 0303 	and.w	r3, r3, #3
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b58:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b5a:	687b      	ldr	r3, [r7, #4]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	371c      	adds	r7, #28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	016e3600 	.word	0x016e3600
 8003b70:	00f42400 	.word	0x00f42400

08003b74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b80:	2300      	movs	r3, #0
 8003b82:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 8098 	beq.w	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b92:	2300      	movs	r3, #0
 8003b94:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b96:	4b43      	ldr	r3, [pc, #268]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10d      	bne.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ba2:	4b40      	ldr	r3, [pc, #256]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba6:	4a3f      	ldr	r2, [pc, #252]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bac:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bae:	4b3d      	ldr	r3, [pc, #244]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bb6:	60bb      	str	r3, [r7, #8]
 8003bb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bbe:	4b3a      	ldr	r3, [pc, #232]	@ (8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a39      	ldr	r2, [pc, #228]	@ (8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bc8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bca:	f7fd f959 	bl	8000e80 <HAL_GetTick>
 8003bce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bd0:	e009      	b.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bd2:	f7fd f955 	bl	8000e80 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d902      	bls.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	74fb      	strb	r3, [r7, #19]
        break;
 8003be4:	e005      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003be6:	4b30      	ldr	r3, [pc, #192]	@ (8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0ef      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003bf2:	7cfb      	ldrb	r3, [r7, #19]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d159      	bne.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c02:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d01e      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d019      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c14:	4b23      	ldr	r3, [pc, #140]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c20:	4b20      	ldr	r3, [pc, #128]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c26:	4a1f      	ldr	r2, [pc, #124]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c30:	4b1c      	ldr	r3, [pc, #112]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c36:	4a1b      	ldr	r2, [pc, #108]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c40:	4a18      	ldr	r2, [pc, #96]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d016      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c52:	f7fd f915 	bl	8000e80 <HAL_GetTick>
 8003c56:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c58:	e00b      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c5a:	f7fd f911 	bl	8000e80 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d902      	bls.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	74fb      	strb	r3, [r7, #19]
            break;
 8003c70:	e006      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c72:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0ec      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003c80:	7cfb      	ldrb	r3, [r7, #19]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10b      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c86:	4b07      	ldr	r3, [pc, #28]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c94:	4903      	ldr	r1, [pc, #12]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c9c:	e008      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c9e:	7cfb      	ldrb	r3, [r7, #19]
 8003ca0:	74bb      	strb	r3, [r7, #18]
 8003ca2:	e005      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ca4:	40021000 	.word	0x40021000
 8003ca8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cac:	7cfb      	ldrb	r3, [r7, #19]
 8003cae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cb0:	7c7b      	ldrb	r3, [r7, #17]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d105      	bne.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cb6:	4ba6      	ldr	r3, [pc, #664]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cba:	4aa5      	ldr	r2, [pc, #660]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cc0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00a      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cce:	4ba0      	ldr	r3, [pc, #640]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd4:	f023 0203 	bic.w	r2, r3, #3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	499c      	ldr	r1, [pc, #624]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00a      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cf0:	4b97      	ldr	r3, [pc, #604]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf6:	f023 020c 	bic.w	r2, r3, #12
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	4994      	ldr	r1, [pc, #592]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0304 	and.w	r3, r3, #4
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00a      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d12:	4b8f      	ldr	r3, [pc, #572]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	498b      	ldr	r1, [pc, #556]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0308 	and.w	r3, r3, #8
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00a      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d34:	4b86      	ldr	r3, [pc, #536]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	4983      	ldr	r1, [pc, #524]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0320 	and.w	r3, r3, #32
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00a      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d56:	4b7e      	ldr	r3, [pc, #504]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	497a      	ldr	r1, [pc, #488]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00a      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d78:	4b75      	ldr	r3, [pc, #468]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	4972      	ldr	r1, [pc, #456]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00a      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d9a:	4b6d      	ldr	r3, [pc, #436]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	4969      	ldr	r1, [pc, #420]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00a      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003dbc:	4b64      	ldr	r3, [pc, #400]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	4961      	ldr	r1, [pc, #388]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00a      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dde:	4b5c      	ldr	r3, [pc, #368]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dec:	4958      	ldr	r1, [pc, #352]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d015      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e00:	4b53      	ldr	r3, [pc, #332]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0e:	4950      	ldr	r1, [pc, #320]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e1e:	d105      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e20:	4b4b      	ldr	r3, [pc, #300]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	4a4a      	ldr	r2, [pc, #296]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e2a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d015      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e38:	4b45      	ldr	r3, [pc, #276]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e3e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e46:	4942      	ldr	r1, [pc, #264]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e56:	d105      	bne.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e58:	4b3d      	ldr	r3, [pc, #244]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e62:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d015      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e70:	4b37      	ldr	r3, [pc, #220]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e76:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7e:	4934      	ldr	r1, [pc, #208]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e8e:	d105      	bne.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e90:	4b2f      	ldr	r3, [pc, #188]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	4a2e      	ldr	r2, [pc, #184]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e9a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d015      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ea8:	4b29      	ldr	r3, [pc, #164]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb6:	4926      	ldr	r1, [pc, #152]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ec6:	d105      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ec8:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	4a20      	ldr	r2, [pc, #128]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ece:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ed2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d015      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eee:	4918      	ldr	r1, [pc, #96]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003efe:	d105      	bne.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f00:	4b13      	ldr	r3, [pc, #76]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	4a12      	ldr	r2, [pc, #72]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f0a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d015      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f18:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f26:	490a      	ldr	r1, [pc, #40]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f36:	d105      	bne.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f38:	4b05      	ldr	r3, [pc, #20]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	4a04      	ldr	r2, [pc, #16]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f42:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003f44:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3718      	adds	r7, #24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40021000 	.word	0x40021000

08003f54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e049      	b.n	8003ffa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7fc fda4 	bl	8000ac8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3304      	adds	r3, #4
 8003f90:	4619      	mov	r1, r3
 8003f92:	4610      	mov	r0, r2
 8003f94:	f000 fb74 	bl	8004680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
	...

08004004 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b01      	cmp	r3, #1
 8004016:	d001      	beq.n	800401c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e042      	b.n	80040a2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a21      	ldr	r2, [pc, #132]	@ (80040b0 <HAL_TIM_Base_Start+0xac>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d018      	beq.n	8004060 <HAL_TIM_Base_Start+0x5c>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004036:	d013      	beq.n	8004060 <HAL_TIM_Base_Start+0x5c>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a1d      	ldr	r2, [pc, #116]	@ (80040b4 <HAL_TIM_Base_Start+0xb0>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d00e      	beq.n	8004060 <HAL_TIM_Base_Start+0x5c>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a1c      	ldr	r2, [pc, #112]	@ (80040b8 <HAL_TIM_Base_Start+0xb4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d009      	beq.n	8004060 <HAL_TIM_Base_Start+0x5c>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1a      	ldr	r2, [pc, #104]	@ (80040bc <HAL_TIM_Base_Start+0xb8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <HAL_TIM_Base_Start+0x5c>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a19      	ldr	r2, [pc, #100]	@ (80040c0 <HAL_TIM_Base_Start+0xbc>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d115      	bne.n	800408c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689a      	ldr	r2, [r3, #8]
 8004066:	4b17      	ldr	r3, [pc, #92]	@ (80040c4 <HAL_TIM_Base_Start+0xc0>)
 8004068:	4013      	ands	r3, r2
 800406a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2b06      	cmp	r3, #6
 8004070:	d015      	beq.n	800409e <HAL_TIM_Base_Start+0x9a>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004078:	d011      	beq.n	800409e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0201 	orr.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408a:	e008      	b.n	800409e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0201 	orr.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	e000      	b.n	80040a0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800409e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	40012c00 	.word	0x40012c00
 80040b4:	40000400 	.word	0x40000400
 80040b8:	40000800 	.word	0x40000800
 80040bc:	40013400 	.word	0x40013400
 80040c0:	40014000 	.word	0x40014000
 80040c4:	00010007 	.word	0x00010007

080040c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d001      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e04a      	b.n	8004176 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2202      	movs	r2, #2
 80040e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68da      	ldr	r2, [r3, #12]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f042 0201 	orr.w	r2, r2, #1
 80040f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a21      	ldr	r2, [pc, #132]	@ (8004184 <HAL_TIM_Base_Start_IT+0xbc>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d018      	beq.n	8004134 <HAL_TIM_Base_Start_IT+0x6c>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800410a:	d013      	beq.n	8004134 <HAL_TIM_Base_Start_IT+0x6c>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a1d      	ldr	r2, [pc, #116]	@ (8004188 <HAL_TIM_Base_Start_IT+0xc0>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d00e      	beq.n	8004134 <HAL_TIM_Base_Start_IT+0x6c>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a1c      	ldr	r2, [pc, #112]	@ (800418c <HAL_TIM_Base_Start_IT+0xc4>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d009      	beq.n	8004134 <HAL_TIM_Base_Start_IT+0x6c>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a1a      	ldr	r2, [pc, #104]	@ (8004190 <HAL_TIM_Base_Start_IT+0xc8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d004      	beq.n	8004134 <HAL_TIM_Base_Start_IT+0x6c>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a19      	ldr	r2, [pc, #100]	@ (8004194 <HAL_TIM_Base_Start_IT+0xcc>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d115      	bne.n	8004160 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689a      	ldr	r2, [r3, #8]
 800413a:	4b17      	ldr	r3, [pc, #92]	@ (8004198 <HAL_TIM_Base_Start_IT+0xd0>)
 800413c:	4013      	ands	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2b06      	cmp	r3, #6
 8004144:	d015      	beq.n	8004172 <HAL_TIM_Base_Start_IT+0xaa>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800414c:	d011      	beq.n	8004172 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0201 	orr.w	r2, r2, #1
 800415c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800415e:	e008      	b.n	8004172 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0201 	orr.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	e000      	b.n	8004174 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004172:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3714      	adds	r7, #20
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	40012c00 	.word	0x40012c00
 8004188:	40000400 	.word	0x40000400
 800418c:	40000800 	.word	0x40000800
 8004190:	40013400 	.word	0x40013400
 8004194:	40014000 	.word	0x40014000
 8004198:	00010007 	.word	0x00010007

0800419c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d020      	beq.n	8004200 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d01b      	beq.n	8004200 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0202 	mvn.w	r2, #2
 80041d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2201      	movs	r2, #1
 80041d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fa2c 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 80041ec:	e005      	b.n	80041fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fa1e 	bl	8004630 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 fa2f 	bl	8004658 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	2b00      	cmp	r3, #0
 8004208:	d020      	beq.n	800424c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d01b      	beq.n	800424c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f06f 0204 	mvn.w	r2, #4
 800421c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 fa06 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 8004238:	e005      	b.n	8004246 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f9f8 	bl	8004630 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 fa09 	bl	8004658 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d020      	beq.n	8004298 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b00      	cmp	r3, #0
 800425e:	d01b      	beq.n	8004298 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f06f 0208 	mvn.w	r2, #8
 8004268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2204      	movs	r2, #4
 800426e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f003 0303 	and.w	r3, r3, #3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f9e0 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 8004284:	e005      	b.n	8004292 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f9d2 	bl	8004630 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 f9e3 	bl	8004658 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f003 0310 	and.w	r3, r3, #16
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d020      	beq.n	80042e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f003 0310 	and.w	r3, r3, #16
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d01b      	beq.n	80042e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0210 	mvn.w	r2, #16
 80042b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2208      	movs	r2, #8
 80042ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f9ba 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 80042d0:	e005      	b.n	80042de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f9ac 	bl	8004630 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f9bd 	bl	8004658 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00c      	beq.n	8004308 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d007      	beq.n	8004308 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f06f 0201 	mvn.w	r2, #1
 8004300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7fc fa98 	bl	8000838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800430e:	2b00      	cmp	r3, #0
 8004310:	d104      	bne.n	800431c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00c      	beq.n	8004336 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004322:	2b00      	cmp	r3, #0
 8004324:	d007      	beq.n	8004336 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800432e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 fb69 	bl	8004a08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00c      	beq.n	800435a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004346:	2b00      	cmp	r3, #0
 8004348:	d007      	beq.n	800435a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 fb61 	bl	8004a1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00c      	beq.n	800437e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800436a:	2b00      	cmp	r3, #0
 800436c:	d007      	beq.n	800437e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f977 	bl	800466c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f003 0320 	and.w	r3, r3, #32
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00c      	beq.n	80043a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f003 0320 	and.w	r3, r3, #32
 800438e:	2b00      	cmp	r3, #0
 8004390:	d007      	beq.n	80043a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f06f 0220 	mvn.w	r2, #32
 800439a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 fb29 	bl	80049f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00c      	beq.n	80043c6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d007      	beq.n	80043c6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80043be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 fb35 	bl	8004a30 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00c      	beq.n	80043ea <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d007      	beq.n	80043ea <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80043e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 fb2d 	bl	8004a44 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00c      	beq.n	800440e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d007      	beq.n	800440e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 fb25 	bl	8004a58 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00c      	beq.n	8004432 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d007      	beq.n	8004432 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800442a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 fb1d 	bl	8004a6c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004432:	bf00      	nop
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
	...

0800443c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004446:	2300      	movs	r3, #0
 8004448:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004450:	2b01      	cmp	r3, #1
 8004452:	d101      	bne.n	8004458 <HAL_TIM_ConfigClockSource+0x1c>
 8004454:	2302      	movs	r3, #2
 8004456:	e0de      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x1da>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004476:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800447a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004482:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a63      	ldr	r2, [pc, #396]	@ (8004620 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004492:	4293      	cmp	r3, r2
 8004494:	f000 80a9 	beq.w	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004498:	4a61      	ldr	r2, [pc, #388]	@ (8004620 <HAL_TIM_ConfigClockSource+0x1e4>)
 800449a:	4293      	cmp	r3, r2
 800449c:	f200 80ae 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 80044a0:	4a60      	ldr	r2, [pc, #384]	@ (8004624 <HAL_TIM_ConfigClockSource+0x1e8>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	f000 80a1 	beq.w	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 80044a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004624 <HAL_TIM_ConfigClockSource+0x1e8>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	f200 80a6 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 80044b0:	4a5d      	ldr	r2, [pc, #372]	@ (8004628 <HAL_TIM_ConfigClockSource+0x1ec>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	f000 8099 	beq.w	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 80044b8:	4a5b      	ldr	r2, [pc, #364]	@ (8004628 <HAL_TIM_ConfigClockSource+0x1ec>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	f200 809e 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 80044c0:	4a5a      	ldr	r2, [pc, #360]	@ (800462c <HAL_TIM_ConfigClockSource+0x1f0>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	f000 8091 	beq.w	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 80044c8:	4a58      	ldr	r2, [pc, #352]	@ (800462c <HAL_TIM_ConfigClockSource+0x1f0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	f200 8096 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 80044d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80044d4:	f000 8089 	beq.w	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 80044d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80044dc:	f200 808e 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 80044e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044e4:	d03e      	beq.n	8004564 <HAL_TIM_ConfigClockSource+0x128>
 80044e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ea:	f200 8087 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 80044ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044f2:	f000 8086 	beq.w	8004602 <HAL_TIM_ConfigClockSource+0x1c6>
 80044f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044fa:	d87f      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 80044fc:	2b70      	cmp	r3, #112	@ 0x70
 80044fe:	d01a      	beq.n	8004536 <HAL_TIM_ConfigClockSource+0xfa>
 8004500:	2b70      	cmp	r3, #112	@ 0x70
 8004502:	d87b      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 8004504:	2b60      	cmp	r3, #96	@ 0x60
 8004506:	d050      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0x16e>
 8004508:	2b60      	cmp	r3, #96	@ 0x60
 800450a:	d877      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 800450c:	2b50      	cmp	r3, #80	@ 0x50
 800450e:	d03c      	beq.n	800458a <HAL_TIM_ConfigClockSource+0x14e>
 8004510:	2b50      	cmp	r3, #80	@ 0x50
 8004512:	d873      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 8004514:	2b40      	cmp	r3, #64	@ 0x40
 8004516:	d058      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x18e>
 8004518:	2b40      	cmp	r3, #64	@ 0x40
 800451a:	d86f      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 800451c:	2b30      	cmp	r3, #48	@ 0x30
 800451e:	d064      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004520:	2b30      	cmp	r3, #48	@ 0x30
 8004522:	d86b      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 8004524:	2b20      	cmp	r3, #32
 8004526:	d060      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004528:	2b20      	cmp	r3, #32
 800452a:	d867      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
 800452c:	2b00      	cmp	r3, #0
 800452e:	d05c      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004530:	2b10      	cmp	r3, #16
 8004532:	d05a      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004534:	e062      	b.n	80045fc <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004546:	f000 f9b3 	bl	80048b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004558:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	609a      	str	r2, [r3, #8]
      break;
 8004562:	e04f      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004574:	f000 f99c 	bl	80048b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004586:	609a      	str	r2, [r3, #8]
      break;
 8004588:	e03c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004596:	461a      	mov	r2, r3
 8004598:	f000 f90e 	bl	80047b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2150      	movs	r1, #80	@ 0x50
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 f967 	bl	8004876 <TIM_ITRx_SetConfig>
      break;
 80045a8:	e02c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045b6:	461a      	mov	r2, r3
 80045b8:	f000 f92d 	bl	8004816 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2160      	movs	r1, #96	@ 0x60
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f957 	bl	8004876 <TIM_ITRx_SetConfig>
      break;
 80045c8:	e01c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045d6:	461a      	mov	r2, r3
 80045d8:	f000 f8ee 	bl	80047b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2140      	movs	r1, #64	@ 0x40
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 f947 	bl	8004876 <TIM_ITRx_SetConfig>
      break;
 80045e8:	e00c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4619      	mov	r1, r3
 80045f4:	4610      	mov	r0, r2
 80045f6:	f000 f93e 	bl	8004876 <TIM_ITRx_SetConfig>
      break;
 80045fa:	e003      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004600:	e000      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004614:	7bfb      	ldrb	r3, [r7, #15]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	00100070 	.word	0x00100070
 8004624:	00100040 	.word	0x00100040
 8004628:	00100030 	.word	0x00100030
 800462c:	00100020 	.word	0x00100020

08004630 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a42      	ldr	r2, [pc, #264]	@ (800479c <TIM_Base_SetConfig+0x11c>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d00f      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800469e:	d00b      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a3f      	ldr	r2, [pc, #252]	@ (80047a0 <TIM_Base_SetConfig+0x120>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d007      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a3e      	ldr	r2, [pc, #248]	@ (80047a4 <TIM_Base_SetConfig+0x124>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d003      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a3d      	ldr	r2, [pc, #244]	@ (80047a8 <TIM_Base_SetConfig+0x128>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d108      	bne.n	80046ca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a33      	ldr	r2, [pc, #204]	@ (800479c <TIM_Base_SetConfig+0x11c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d01b      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d8:	d017      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a30      	ldr	r2, [pc, #192]	@ (80047a0 <TIM_Base_SetConfig+0x120>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a2f      	ldr	r2, [pc, #188]	@ (80047a4 <TIM_Base_SetConfig+0x124>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00f      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a2e      	ldr	r2, [pc, #184]	@ (80047a8 <TIM_Base_SetConfig+0x128>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d00b      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a2d      	ldr	r2, [pc, #180]	@ (80047ac <TIM_Base_SetConfig+0x12c>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d007      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a2c      	ldr	r2, [pc, #176]	@ (80047b0 <TIM_Base_SetConfig+0x130>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d003      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a2b      	ldr	r2, [pc, #172]	@ (80047b4 <TIM_Base_SetConfig+0x134>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d108      	bne.n	800471c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	4313      	orrs	r3, r2
 800471a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	4313      	orrs	r3, r2
 8004728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a16      	ldr	r2, [pc, #88]	@ (800479c <TIM_Base_SetConfig+0x11c>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00f      	beq.n	8004768 <TIM_Base_SetConfig+0xe8>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a17      	ldr	r2, [pc, #92]	@ (80047a8 <TIM_Base_SetConfig+0x128>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d00b      	beq.n	8004768 <TIM_Base_SetConfig+0xe8>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a16      	ldr	r2, [pc, #88]	@ (80047ac <TIM_Base_SetConfig+0x12c>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d007      	beq.n	8004768 <TIM_Base_SetConfig+0xe8>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a15      	ldr	r2, [pc, #84]	@ (80047b0 <TIM_Base_SetConfig+0x130>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d003      	beq.n	8004768 <TIM_Base_SetConfig+0xe8>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a14      	ldr	r2, [pc, #80]	@ (80047b4 <TIM_Base_SetConfig+0x134>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d103      	bne.n	8004770 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	691a      	ldr	r2, [r3, #16]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b01      	cmp	r3, #1
 8004780:	d105      	bne.n	800478e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f023 0201 	bic.w	r2, r3, #1
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	611a      	str	r2, [r3, #16]
  }
}
 800478e:	bf00      	nop
 8004790:	3714      	adds	r7, #20
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40012c00 	.word	0x40012c00
 80047a0:	40000400 	.word	0x40000400
 80047a4:	40000800 	.word	0x40000800
 80047a8:	40013400 	.word	0x40013400
 80047ac:	40014000 	.word	0x40014000
 80047b0:	40014400 	.word	0x40014400
 80047b4:	40014800 	.word	0x40014800

080047b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b087      	sub	sp, #28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	f023 0201 	bic.w	r2, r3, #1
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f023 030a 	bic.w	r3, r3, #10
 80047f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	693a      	ldr	r2, [r7, #16]
 8004802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	697a      	ldr	r2, [r7, #20]
 8004808:	621a      	str	r2, [r3, #32]
}
 800480a:	bf00      	nop
 800480c:	371c      	adds	r7, #28
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004816:	b480      	push	{r7}
 8004818:	b087      	sub	sp, #28
 800481a:	af00      	add	r7, sp, #0
 800481c:	60f8      	str	r0, [r7, #12]
 800481e:	60b9      	str	r1, [r7, #8]
 8004820:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	f023 0210 	bic.w	r2, r3, #16
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004840:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	031b      	lsls	r3, r3, #12
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4313      	orrs	r3, r2
 800484a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004852:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	4313      	orrs	r3, r2
 800485c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	621a      	str	r2, [r3, #32]
}
 800486a:	bf00      	nop
 800486c:	371c      	adds	r7, #28
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004876:	b480      	push	{r7}
 8004878:	b085      	sub	sp, #20
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
 800487e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800488c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004890:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	f043 0307 	orr.w	r3, r3, #7
 800489c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	609a      	str	r2, [r3, #8]
}
 80048a4:	bf00      	nop
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	021a      	lsls	r2, r3, #8
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	431a      	orrs	r2, r3
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	609a      	str	r2, [r3, #8]
}
 80048e4:	bf00      	nop
 80048e6:	371c      	adds	r7, #28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004904:	2302      	movs	r3, #2
 8004906:	e065      	b.n	80049d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2202      	movs	r2, #2
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a2c      	ldr	r2, [pc, #176]	@ (80049e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d004      	beq.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2b      	ldr	r2, [pc, #172]	@ (80049e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d108      	bne.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004942:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	4313      	orrs	r3, r2
 800494c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004958:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	4313      	orrs	r3, r2
 8004962:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1b      	ldr	r2, [pc, #108]	@ (80049e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d018      	beq.n	80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497e:	d013      	beq.n	80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a18      	ldr	r2, [pc, #96]	@ (80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d00e      	beq.n	80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a17      	ldr	r2, [pc, #92]	@ (80049ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d009      	beq.n	80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a12      	ldr	r2, [pc, #72]	@ (80049e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d004      	beq.n	80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a13      	ldr	r2, [pc, #76]	@ (80049f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d10c      	bne.n	80049c2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3714      	adds	r7, #20
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	40012c00 	.word	0x40012c00
 80049e4:	40013400 	.word	0x40013400
 80049e8:	40000400 	.word	0x40000400
 80049ec:	40000800 	.word	0x40000800
 80049f0:	40014000 	.word	0x40014000

080049f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	4603      	mov	r3, r0
 8004a88:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004a8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a92:	2b84      	cmp	r3, #132	@ 0x84
 8004a94:	d005      	beq.n	8004aa2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004a96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	3303      	adds	r3, #3
 8004aa0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004ab4:	f001 f892 	bl	8005bdc <vTaskStartScheduler>
  
  return osOK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	bd80      	pop	{r7, pc}

08004abe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004abe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ac0:	b087      	sub	sp, #28
 8004ac2:	af02      	add	r7, sp, #8
 8004ac4:	6078      	str	r0, [r7, #4]
 8004ac6:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685c      	ldr	r4, [r3, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ad4:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7ff ffcf 	bl	8004a80 <makeFreeRtosPriority>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	f107 030c 	add.w	r3, r7, #12
 8004ae8:	9301      	str	r3, [sp, #4]
 8004aea:	9200      	str	r2, [sp, #0]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	4632      	mov	r2, r6
 8004af0:	4629      	mov	r1, r5
 8004af2:	4620      	mov	r0, r4
 8004af4:	f000 ff26 	bl	8005944 <xTaskCreate>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d001      	beq.n	8004b02 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	e000      	b.n	8004b04 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8004b02:	68fb      	ldr	r3, [r7, #12]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f103 0208 	add.w	r2, r3, #8
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004b24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f103 0208 	add.w	r2, r3, #8
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f103 0208 	add.w	r2, r3, #8
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b66:	b480      	push	{r7}
 8004b68:	b085      	sub	sp, #20
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	1c5a      	adds	r2, r3, #1
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	601a      	str	r2, [r3, #0]
}
 8004ba2:	bf00      	nop
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b085      	sub	sp, #20
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bc4:	d103      	bne.n	8004bce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	e00c      	b.n	8004be8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	3308      	adds	r3, #8
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	e002      	b.n	8004bdc <vListInsert+0x2e>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d2f6      	bcs.n	8004bd6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	683a      	ldr	r2, [r7, #0]
 8004bf6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	1c5a      	adds	r2, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	601a      	str	r2, [r3, #0]
}
 8004c14:	bf00      	nop
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	6892      	ldr	r2, [r2, #8]
 8004c36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	6852      	ldr	r2, [r2, #4]
 8004c40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d103      	bne.n	8004c54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	689a      	ldr	r2, [r3, #8]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	1e5a      	subs	r2, r3, #1
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10b      	bne.n	8004ca0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c8c:	f383 8811 	msr	BASEPRI, r3
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c9a:	bf00      	nop
 8004c9c:	bf00      	nop
 8004c9e:	e7fd      	b.n	8004c9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004ca0:	f002 faaa 	bl	80071f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cac:	68f9      	ldr	r1, [r7, #12]
 8004cae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004cb0:	fb01 f303 	mul.w	r3, r1, r3
 8004cb4:	441a      	add	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	68f9      	ldr	r1, [r7, #12]
 8004cd4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004cd6:	fb01 f303 	mul.w	r3, r1, r3
 8004cda:	441a      	add	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	22ff      	movs	r2, #255	@ 0xff
 8004ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	22ff      	movs	r2, #255	@ 0xff
 8004cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d114      	bne.n	8004d20 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d01a      	beq.n	8004d34 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3310      	adds	r3, #16
 8004d02:	4618      	mov	r0, r3
 8004d04:	f001 fa00 	bl	8006108 <xTaskRemoveFromEventList>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d012      	beq.n	8004d34 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d44 <xQueueGenericReset+0xd0>)
 8004d10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	f3bf 8f6f 	isb	sy
 8004d1e:	e009      	b.n	8004d34 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	3310      	adds	r3, #16
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7ff fef1 	bl	8004b0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	3324      	adds	r3, #36	@ 0x24
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff feec 	bl	8004b0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d34:	f002 fa92 	bl	800725c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d38:	2301      	movs	r3, #1
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	e000ed04 	.word	0xe000ed04

08004d48 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b08a      	sub	sp, #40	@ 0x28
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	4613      	mov	r3, r2
 8004d54:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10b      	bne.n	8004d74 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d60:	f383 8811 	msr	BASEPRI, r3
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	f3bf 8f4f 	dsb	sy
 8004d6c:	613b      	str	r3, [r7, #16]
}
 8004d6e:	bf00      	nop
 8004d70:	bf00      	nop
 8004d72:	e7fd      	b.n	8004d70 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	fb02 f303 	mul.w	r3, r2, r3
 8004d7c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	3348      	adds	r3, #72	@ 0x48
 8004d82:	4618      	mov	r0, r3
 8004d84:	f002 fb5a 	bl	800743c <pvPortMalloc>
 8004d88:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00d      	beq.n	8004dac <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	3348      	adds	r3, #72	@ 0x48
 8004d98:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d9a:	79fa      	ldrb	r2, [r7, #7]
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	9300      	str	r3, [sp, #0]
 8004da0:	4613      	mov	r3, r2
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	68b9      	ldr	r1, [r7, #8]
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f000 f805 	bl	8004db6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004dac:	69bb      	ldr	r3, [r7, #24]
	}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3720      	adds	r7, #32
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b084      	sub	sp, #16
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	60f8      	str	r0, [r7, #12]
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	607a      	str	r2, [r7, #4]
 8004dc2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d103      	bne.n	8004dd2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	e002      	b.n	8004dd8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004de4:	2101      	movs	r1, #1
 8004de6:	69b8      	ldr	r0, [r7, #24]
 8004de8:	f7ff ff44 	bl	8004c74 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004dec:	bf00      	nop
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08e      	sub	sp, #56	@ 0x38
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e02:	2300      	movs	r3, #0
 8004e04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10b      	bne.n	8004e28 <xQueueGenericSend+0x34>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e22:	bf00      	nop
 8004e24:	bf00      	nop
 8004e26:	e7fd      	b.n	8004e24 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d103      	bne.n	8004e36 <xQueueGenericSend+0x42>
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <xQueueGenericSend+0x46>
 8004e36:	2301      	movs	r3, #1
 8004e38:	e000      	b.n	8004e3c <xQueueGenericSend+0x48>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10b      	bne.n	8004e58 <xQueueGenericSend+0x64>
	__asm volatile
 8004e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e52:	bf00      	nop
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d103      	bne.n	8004e66 <xQueueGenericSend+0x72>
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d101      	bne.n	8004e6a <xQueueGenericSend+0x76>
 8004e66:	2301      	movs	r3, #1
 8004e68:	e000      	b.n	8004e6c <xQueueGenericSend+0x78>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10b      	bne.n	8004e88 <xQueueGenericSend+0x94>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	623b      	str	r3, [r7, #32]
}
 8004e82:	bf00      	nop
 8004e84:	bf00      	nop
 8004e86:	e7fd      	b.n	8004e84 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e88:	f001 fae4 	bl	8006454 <xTaskGetSchedulerState>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d102      	bne.n	8004e98 <xQueueGenericSend+0xa4>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <xQueueGenericSend+0xa8>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <xQueueGenericSend+0xaa>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10b      	bne.n	8004eba <xQueueGenericSend+0xc6>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	61fb      	str	r3, [r7, #28]
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	e7fd      	b.n	8004eb6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004eba:	f002 f99d 	bl	80071f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d302      	bcc.n	8004ed0 <xQueueGenericSend+0xdc>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d129      	bne.n	8004f24 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	68b9      	ldr	r1, [r7, #8]
 8004ed4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ed6:	f000 fbc7 	bl	8005668 <prvCopyDataToQueue>
 8004eda:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d010      	beq.n	8004f06 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee6:	3324      	adds	r3, #36	@ 0x24
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f001 f90d 	bl	8006108 <xTaskRemoveFromEventList>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d013      	beq.n	8004f1c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ef4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ff4 <xQueueGenericSend+0x200>)
 8004ef6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	e00a      	b.n	8004f1c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d007      	beq.n	8004f1c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f0c:	4b39      	ldr	r3, [pc, #228]	@ (8004ff4 <xQueueGenericSend+0x200>)
 8004f0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f1c:	f002 f99e 	bl	800725c <vPortExitCritical>
				return pdPASS;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e063      	b.n	8004fec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d103      	bne.n	8004f32 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f2a:	f002 f997 	bl	800725c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	e05c      	b.n	8004fec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d106      	bne.n	8004f46 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f38:	f107 0314 	add.w	r3, r7, #20
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f001 f947 	bl	80061d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f42:	2301      	movs	r3, #1
 8004f44:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f46:	f002 f989 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f4a:	f000 fe9f 	bl	8005c8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f4e:	f002 f953 	bl	80071f8 <vPortEnterCritical>
 8004f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f58:	b25b      	sxtb	r3, r3
 8004f5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f5e:	d103      	bne.n	8004f68 <xQueueGenericSend+0x174>
 8004f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f6e:	b25b      	sxtb	r3, r3
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f74:	d103      	bne.n	8004f7e <xQueueGenericSend+0x18a>
 8004f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f7e:	f002 f96d 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f82:	1d3a      	adds	r2, r7, #4
 8004f84:	f107 0314 	add.w	r3, r7, #20
 8004f88:	4611      	mov	r1, r2
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f001 f936 	bl	80061fc <xTaskCheckForTimeOut>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d124      	bne.n	8004fe0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f98:	f000 fc5e 	bl	8005858 <prvIsQueueFull>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d018      	beq.n	8004fd4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa4:	3310      	adds	r3, #16
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	4611      	mov	r1, r2
 8004faa:	4618      	mov	r0, r3
 8004fac:	f001 f85a 	bl	8006064 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004fb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fb2:	f000 fbe9 	bl	8005788 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004fb6:	f000 fe77 	bl	8005ca8 <xTaskResumeAll>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f47f af7c 	bne.w	8004eba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff4 <xQueueGenericSend+0x200>)
 8004fc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	f3bf 8f4f 	dsb	sy
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	e772      	b.n	8004eba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004fd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fd6:	f000 fbd7 	bl	8005788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fda:	f000 fe65 	bl	8005ca8 <xTaskResumeAll>
 8004fde:	e76c      	b.n	8004eba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004fe0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fe2:	f000 fbd1 	bl	8005788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fe6:	f000 fe5f 	bl	8005ca8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004fea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3738      	adds	r7, #56	@ 0x38
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	e000ed04 	.word	0xe000ed04

08004ff8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b090      	sub	sp, #64	@ 0x40
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800500a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10b      	bne.n	8005028 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005014:	f383 8811 	msr	BASEPRI, r3
 8005018:	f3bf 8f6f 	isb	sy
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005022:	bf00      	nop
 8005024:	bf00      	nop
 8005026:	e7fd      	b.n	8005024 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d103      	bne.n	8005036 <xQueueGenericSendFromISR+0x3e>
 800502e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <xQueueGenericSendFromISR+0x42>
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <xQueueGenericSendFromISR+0x44>
 800503a:	2300      	movs	r3, #0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	2b02      	cmp	r3, #2
 800505c:	d103      	bne.n	8005066 <xQueueGenericSendFromISR+0x6e>
 800505e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005062:	2b01      	cmp	r3, #1
 8005064:	d101      	bne.n	800506a <xQueueGenericSendFromISR+0x72>
 8005066:	2301      	movs	r3, #1
 8005068:	e000      	b.n	800506c <xQueueGenericSendFromISR+0x74>
 800506a:	2300      	movs	r3, #0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10b      	bne.n	8005088 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	623b      	str	r3, [r7, #32]
}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005088:	f002 f996 	bl	80073b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800508c:	f3ef 8211 	mrs	r2, BASEPRI
 8005090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	61fa      	str	r2, [r7, #28]
 80050a2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80050a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d302      	bcc.n	80050ba <xQueueGenericSendFromISR+0xc2>
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d12f      	bne.n	800511a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80050ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	68b9      	ldr	r1, [r7, #8]
 80050ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80050d0:	f000 faca 	bl	8005668 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80050d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80050d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050dc:	d112      	bne.n	8005104 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d016      	beq.n	8005114 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e8:	3324      	adds	r3, #36	@ 0x24
 80050ea:	4618      	mov	r0, r3
 80050ec:	f001 f80c 	bl	8006108 <xTaskRemoveFromEventList>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00e      	beq.n	8005114 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00b      	beq.n	8005114 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e007      	b.n	8005114 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005104:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005108:	3301      	adds	r3, #1
 800510a:	b2db      	uxtb	r3, r3
 800510c:	b25a      	sxtb	r2, r3
 800510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005110:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005114:	2301      	movs	r3, #1
 8005116:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005118:	e001      	b.n	800511e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800511a:	2300      	movs	r3, #0
 800511c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800511e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005120:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005128:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800512a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800512c:	4618      	mov	r0, r3
 800512e:	3740      	adds	r7, #64	@ 0x40
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b08e      	sub	sp, #56	@ 0x38
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10b      	bne.n	8005160 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800514c:	f383 8811 	msr	BASEPRI, r3
 8005150:	f3bf 8f6f 	isb	sy
 8005154:	f3bf 8f4f 	dsb	sy
 8005158:	623b      	str	r3, [r7, #32]
}
 800515a:	bf00      	nop
 800515c:	bf00      	nop
 800515e:	e7fd      	b.n	800515c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00b      	beq.n	8005180 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800516c:	f383 8811 	msr	BASEPRI, r3
 8005170:	f3bf 8f6f 	isb	sy
 8005174:	f3bf 8f4f 	dsb	sy
 8005178:	61fb      	str	r3, [r7, #28]
}
 800517a:	bf00      	nop
 800517c:	bf00      	nop
 800517e:	e7fd      	b.n	800517c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d103      	bne.n	8005190 <xQueueGiveFromISR+0x5c>
 8005188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <xQueueGiveFromISR+0x60>
 8005190:	2301      	movs	r3, #1
 8005192:	e000      	b.n	8005196 <xQueueGiveFromISR+0x62>
 8005194:	2300      	movs	r3, #0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10b      	bne.n	80051b2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800519a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	61bb      	str	r3, [r7, #24]
}
 80051ac:	bf00      	nop
 80051ae:	bf00      	nop
 80051b0:	e7fd      	b.n	80051ae <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80051b2:	f002 f901 	bl	80073b8 <vPortValidateInterruptPriority>
	__asm volatile
 80051b6:	f3ef 8211 	mrs	r2, BASEPRI
 80051ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051be:	f383 8811 	msr	BASEPRI, r3
 80051c2:	f3bf 8f6f 	isb	sy
 80051c6:	f3bf 8f4f 	dsb	sy
 80051ca:	617a      	str	r2, [r7, #20]
 80051cc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80051ce:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80051d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80051d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051de:	429a      	cmp	r2, r3
 80051e0:	d22b      	bcs.n	800523a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80051e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80051ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ee:	1c5a      	adds	r2, r3, #1
 80051f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80051f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051fc:	d112      	bne.n	8005224 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	2b00      	cmp	r3, #0
 8005204:	d016      	beq.n	8005234 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005208:	3324      	adds	r3, #36	@ 0x24
 800520a:	4618      	mov	r0, r3
 800520c:	f000 ff7c 	bl	8006108 <xTaskRemoveFromEventList>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00e      	beq.n	8005234 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00b      	beq.n	8005234 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2201      	movs	r2, #1
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	e007      	b.n	8005234 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005224:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005228:	3301      	adds	r3, #1
 800522a:	b2db      	uxtb	r3, r3
 800522c:	b25a      	sxtb	r2, r3
 800522e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005234:	2301      	movs	r3, #1
 8005236:	637b      	str	r3, [r7, #52]	@ 0x34
 8005238:	e001      	b.n	800523e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800523a:	2300      	movs	r3, #0
 800523c:	637b      	str	r3, [r7, #52]	@ 0x34
 800523e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005240:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f383 8811 	msr	BASEPRI, r3
}
 8005248:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800524a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800524c:	4618      	mov	r0, r3
 800524e:	3738      	adds	r7, #56	@ 0x38
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b08c      	sub	sp, #48	@ 0x30
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005260:	2300      	movs	r3, #0
 8005262:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10b      	bne.n	8005286 <xQueueReceive+0x32>
	__asm volatile
 800526e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005272:	f383 8811 	msr	BASEPRI, r3
 8005276:	f3bf 8f6f 	isb	sy
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	623b      	str	r3, [r7, #32]
}
 8005280:	bf00      	nop
 8005282:	bf00      	nop
 8005284:	e7fd      	b.n	8005282 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d103      	bne.n	8005294 <xQueueReceive+0x40>
 800528c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <xQueueReceive+0x44>
 8005294:	2301      	movs	r3, #1
 8005296:	e000      	b.n	800529a <xQueueReceive+0x46>
 8005298:	2300      	movs	r3, #0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10b      	bne.n	80052b6 <xQueueReceive+0x62>
	__asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	61fb      	str	r3, [r7, #28]
}
 80052b0:	bf00      	nop
 80052b2:	bf00      	nop
 80052b4:	e7fd      	b.n	80052b2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052b6:	f001 f8cd 	bl	8006454 <xTaskGetSchedulerState>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d102      	bne.n	80052c6 <xQueueReceive+0x72>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <xQueueReceive+0x76>
 80052c6:	2301      	movs	r3, #1
 80052c8:	e000      	b.n	80052cc <xQueueReceive+0x78>
 80052ca:	2300      	movs	r3, #0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d10b      	bne.n	80052e8 <xQueueReceive+0x94>
	__asm volatile
 80052d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d4:	f383 8811 	msr	BASEPRI, r3
 80052d8:	f3bf 8f6f 	isb	sy
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	61bb      	str	r3, [r7, #24]
}
 80052e2:	bf00      	nop
 80052e4:	bf00      	nop
 80052e6:	e7fd      	b.n	80052e4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80052e8:	f001 ff86 	bl	80071f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d01f      	beq.n	8005338 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052fc:	f000 fa1e 	bl	800573c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005302:	1e5a      	subs	r2, r3, #1
 8005304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005306:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530a:	691b      	ldr	r3, [r3, #16]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00f      	beq.n	8005330 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005312:	3310      	adds	r3, #16
 8005314:	4618      	mov	r0, r3
 8005316:	f000 fef7 	bl	8006108 <xTaskRemoveFromEventList>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d007      	beq.n	8005330 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005320:	4b3c      	ldr	r3, [pc, #240]	@ (8005414 <xQueueReceive+0x1c0>)
 8005322:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005326:	601a      	str	r2, [r3, #0]
 8005328:	f3bf 8f4f 	dsb	sy
 800532c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005330:	f001 ff94 	bl	800725c <vPortExitCritical>
				return pdPASS;
 8005334:	2301      	movs	r3, #1
 8005336:	e069      	b.n	800540c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d103      	bne.n	8005346 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800533e:	f001 ff8d 	bl	800725c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005342:	2300      	movs	r3, #0
 8005344:	e062      	b.n	800540c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005348:	2b00      	cmp	r3, #0
 800534a:	d106      	bne.n	800535a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800534c:	f107 0310 	add.w	r3, r7, #16
 8005350:	4618      	mov	r0, r3
 8005352:	f000 ff3d 	bl	80061d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005356:	2301      	movs	r3, #1
 8005358:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800535a:	f001 ff7f 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800535e:	f000 fc95 	bl	8005c8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005362:	f001 ff49 	bl	80071f8 <vPortEnterCritical>
 8005366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005368:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800536c:	b25b      	sxtb	r3, r3
 800536e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005372:	d103      	bne.n	800537c <xQueueReceive+0x128>
 8005374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005376:	2200      	movs	r2, #0
 8005378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800537c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005382:	b25b      	sxtb	r3, r3
 8005384:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005388:	d103      	bne.n	8005392 <xQueueReceive+0x13e>
 800538a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005392:	f001 ff63 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005396:	1d3a      	adds	r2, r7, #4
 8005398:	f107 0310 	add.w	r3, r7, #16
 800539c:	4611      	mov	r1, r2
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 ff2c 	bl	80061fc <xTaskCheckForTimeOut>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d123      	bne.n	80053f2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053ac:	f000 fa3e 	bl	800582c <prvIsQueueEmpty>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d017      	beq.n	80053e6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80053b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b8:	3324      	adds	r3, #36	@ 0x24
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	4611      	mov	r1, r2
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 fe50 	bl	8006064 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80053c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053c6:	f000 f9df 	bl	8005788 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80053ca:	f000 fc6d 	bl	8005ca8 <xTaskResumeAll>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d189      	bne.n	80052e8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80053d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005414 <xQueueReceive+0x1c0>)
 80053d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	f3bf 8f6f 	isb	sy
 80053e4:	e780      	b.n	80052e8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80053e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053e8:	f000 f9ce 	bl	8005788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80053ec:	f000 fc5c 	bl	8005ca8 <xTaskResumeAll>
 80053f0:	e77a      	b.n	80052e8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80053f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053f4:	f000 f9c8 	bl	8005788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053f8:	f000 fc56 	bl	8005ca8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053fe:	f000 fa15 	bl	800582c <prvIsQueueEmpty>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	f43f af6f 	beq.w	80052e8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800540a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800540c:	4618      	mov	r0, r3
 800540e:	3730      	adds	r7, #48	@ 0x30
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	e000ed04 	.word	0xe000ed04

08005418 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b08e      	sub	sp, #56	@ 0x38
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005422:	2300      	movs	r3, #0
 8005424:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800542a:	2300      	movs	r3, #0
 800542c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800542e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10b      	bne.n	800544c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005438:	f383 8811 	msr	BASEPRI, r3
 800543c:	f3bf 8f6f 	isb	sy
 8005440:	f3bf 8f4f 	dsb	sy
 8005444:	623b      	str	r3, [r7, #32]
}
 8005446:	bf00      	nop
 8005448:	bf00      	nop
 800544a:	e7fd      	b.n	8005448 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800544c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800544e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00b      	beq.n	800546c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005458:	f383 8811 	msr	BASEPRI, r3
 800545c:	f3bf 8f6f 	isb	sy
 8005460:	f3bf 8f4f 	dsb	sy
 8005464:	61fb      	str	r3, [r7, #28]
}
 8005466:	bf00      	nop
 8005468:	bf00      	nop
 800546a:	e7fd      	b.n	8005468 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800546c:	f000 fff2 	bl	8006454 <xTaskGetSchedulerState>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d102      	bne.n	800547c <xQueueSemaphoreTake+0x64>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <xQueueSemaphoreTake+0x68>
 800547c:	2301      	movs	r3, #1
 800547e:	e000      	b.n	8005482 <xQueueSemaphoreTake+0x6a>
 8005480:	2300      	movs	r3, #0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10b      	bne.n	800549e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800548a:	f383 8811 	msr	BASEPRI, r3
 800548e:	f3bf 8f6f 	isb	sy
 8005492:	f3bf 8f4f 	dsb	sy
 8005496:	61bb      	str	r3, [r7, #24]
}
 8005498:	bf00      	nop
 800549a:	bf00      	nop
 800549c:	e7fd      	b.n	800549a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800549e:	f001 feab 	bl	80071f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80054a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80054a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d024      	beq.n	80054f8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80054ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b0:	1e5a      	subs	r2, r3, #1
 80054b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d104      	bne.n	80054c8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80054be:	f001 f975 	bl	80067ac <pvTaskIncrementMutexHeldCount>
 80054c2:	4602      	mov	r2, r0
 80054c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00f      	beq.n	80054f0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d2:	3310      	adds	r3, #16
 80054d4:	4618      	mov	r0, r3
 80054d6:	f000 fe17 	bl	8006108 <xTaskRemoveFromEventList>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d007      	beq.n	80054f0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80054e0:	4b54      	ldr	r3, [pc, #336]	@ (8005634 <xQueueSemaphoreTake+0x21c>)
 80054e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80054f0:	f001 feb4 	bl	800725c <vPortExitCritical>
				return pdPASS;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e098      	b.n	800562a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d112      	bne.n	8005524 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80054fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00b      	beq.n	800551c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005508:	f383 8811 	msr	BASEPRI, r3
 800550c:	f3bf 8f6f 	isb	sy
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	617b      	str	r3, [r7, #20]
}
 8005516:	bf00      	nop
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800551c:	f001 fe9e 	bl	800725c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005520:	2300      	movs	r3, #0
 8005522:	e082      	b.n	800562a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005526:	2b00      	cmp	r3, #0
 8005528:	d106      	bne.n	8005538 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800552a:	f107 030c 	add.w	r3, r7, #12
 800552e:	4618      	mov	r0, r3
 8005530:	f000 fe4e 	bl	80061d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005534:	2301      	movs	r3, #1
 8005536:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005538:	f001 fe90 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800553c:	f000 fba6 	bl	8005c8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005540:	f001 fe5a 	bl	80071f8 <vPortEnterCritical>
 8005544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005546:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800554a:	b25b      	sxtb	r3, r3
 800554c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005550:	d103      	bne.n	800555a <xQueueSemaphoreTake+0x142>
 8005552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005554:	2200      	movs	r2, #0
 8005556:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800555a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800555c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005560:	b25b      	sxtb	r3, r3
 8005562:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005566:	d103      	bne.n	8005570 <xQueueSemaphoreTake+0x158>
 8005568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800556a:	2200      	movs	r2, #0
 800556c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005570:	f001 fe74 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005574:	463a      	mov	r2, r7
 8005576:	f107 030c 	add.w	r3, r7, #12
 800557a:	4611      	mov	r1, r2
 800557c:	4618      	mov	r0, r3
 800557e:	f000 fe3d 	bl	80061fc <xTaskCheckForTimeOut>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d132      	bne.n	80055ee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005588:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800558a:	f000 f94f 	bl	800582c <prvIsQueueEmpty>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d026      	beq.n	80055e2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d109      	bne.n	80055b0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800559c:	f001 fe2c 	bl	80071f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80055a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 ff73 	bl	8006490 <xTaskPriorityInherit>
 80055aa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80055ac:	f001 fe56 	bl	800725c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b2:	3324      	adds	r3, #36	@ 0x24
 80055b4:	683a      	ldr	r2, [r7, #0]
 80055b6:	4611      	mov	r1, r2
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fd53 	bl	8006064 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055c0:	f000 f8e2 	bl	8005788 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055c4:	f000 fb70 	bl	8005ca8 <xTaskResumeAll>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f47f af67 	bne.w	800549e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80055d0:	4b18      	ldr	r3, [pc, #96]	@ (8005634 <xQueueSemaphoreTake+0x21c>)
 80055d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	f3bf 8f6f 	isb	sy
 80055e0:	e75d      	b.n	800549e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80055e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055e4:	f000 f8d0 	bl	8005788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055e8:	f000 fb5e 	bl	8005ca8 <xTaskResumeAll>
 80055ec:	e757      	b.n	800549e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80055ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055f0:	f000 f8ca 	bl	8005788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055f4:	f000 fb58 	bl	8005ca8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055fa:	f000 f917 	bl	800582c <prvIsQueueEmpty>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	f43f af4c 	beq.w	800549e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00d      	beq.n	8005628 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800560c:	f001 fdf4 	bl	80071f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005610:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005612:	f000 f811 	bl	8005638 <prvGetDisinheritPriorityAfterTimeout>
 8005616:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800561e:	4618      	mov	r0, r3
 8005620:	f001 f834 	bl	800668c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005624:	f001 fe1a 	bl	800725c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005628:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800562a:	4618      	mov	r0, r3
 800562c:	3738      	adds	r7, #56	@ 0x38
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	e000ed04 	.word	0xe000ed04

08005638 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005644:	2b00      	cmp	r3, #0
 8005646:	d006      	beq.n	8005656 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f1c3 0307 	rsb	r3, r3, #7
 8005652:	60fb      	str	r3, [r7, #12]
 8005654:	e001      	b.n	800565a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005656:	2300      	movs	r3, #0
 8005658:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800565a:	68fb      	ldr	r3, [r7, #12]
	}
 800565c:	4618      	mov	r0, r3
 800565e:	3714      	adds	r7, #20
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005674:	2300      	movs	r3, #0
 8005676:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10d      	bne.n	80056a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d14d      	bne.n	800572a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	4618      	mov	r0, r3
 8005694:	f000 ff72 	bl	800657c <xTaskPriorityDisinherit>
 8005698:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	609a      	str	r2, [r3, #8]
 80056a0:	e043      	b.n	800572a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d119      	bne.n	80056dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6858      	ldr	r0, [r3, #4]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	461a      	mov	r2, r3
 80056b2:	68b9      	ldr	r1, [r7, #8]
 80056b4:	f002 f93c 	bl	8007930 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	685a      	ldr	r2, [r3, #4]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c0:	441a      	add	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d32b      	bcc.n	800572a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	605a      	str	r2, [r3, #4]
 80056da:	e026      	b.n	800572a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	68d8      	ldr	r0, [r3, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e4:	461a      	mov	r2, r3
 80056e6:	68b9      	ldr	r1, [r7, #8]
 80056e8:	f002 f922 	bl	8007930 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f4:	425b      	negs	r3, r3
 80056f6:	441a      	add	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	68da      	ldr	r2, [r3, #12]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	429a      	cmp	r2, r3
 8005706:	d207      	bcs.n	8005718 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005710:	425b      	negs	r3, r3
 8005712:	441a      	add	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b02      	cmp	r3, #2
 800571c:	d105      	bne.n	800572a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d002      	beq.n	800572a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	3b01      	subs	r3, #1
 8005728:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	1c5a      	adds	r2, r3, #1
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005732:	697b      	ldr	r3, [r7, #20]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3718      	adds	r7, #24
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574a:	2b00      	cmp	r3, #0
 800574c:	d018      	beq.n	8005780 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	68da      	ldr	r2, [r3, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005756:	441a      	add	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68da      	ldr	r2, [r3, #12]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	429a      	cmp	r2, r3
 8005766:	d303      	bcc.n	8005770 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68d9      	ldr	r1, [r3, #12]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005778:	461a      	mov	r2, r3
 800577a:	6838      	ldr	r0, [r7, #0]
 800577c:	f002 f8d8 	bl	8007930 <memcpy>
	}
}
 8005780:	bf00      	nop
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005790:	f001 fd32 	bl	80071f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800579a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800579c:	e011      	b.n	80057c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d012      	beq.n	80057cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	3324      	adds	r3, #36	@ 0x24
 80057aa:	4618      	mov	r0, r3
 80057ac:	f000 fcac 	bl	8006108 <xTaskRemoveFromEventList>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80057b6:	f000 fd85 	bl	80062c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80057ba:	7bfb      	ldrb	r3, [r7, #15]
 80057bc:	3b01      	subs	r3, #1
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	dce9      	bgt.n	800579e <prvUnlockQueue+0x16>
 80057ca:	e000      	b.n	80057ce <prvUnlockQueue+0x46>
					break;
 80057cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	22ff      	movs	r2, #255	@ 0xff
 80057d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80057d6:	f001 fd41 	bl	800725c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80057da:	f001 fd0d 	bl	80071f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057e6:	e011      	b.n	800580c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d012      	beq.n	8005816 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	3310      	adds	r3, #16
 80057f4:	4618      	mov	r0, r3
 80057f6:	f000 fc87 	bl	8006108 <xTaskRemoveFromEventList>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005800:	f000 fd60 	bl	80062c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005804:	7bbb      	ldrb	r3, [r7, #14]
 8005806:	3b01      	subs	r3, #1
 8005808:	b2db      	uxtb	r3, r3
 800580a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800580c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005810:	2b00      	cmp	r3, #0
 8005812:	dce9      	bgt.n	80057e8 <prvUnlockQueue+0x60>
 8005814:	e000      	b.n	8005818 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005816:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	22ff      	movs	r2, #255	@ 0xff
 800581c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005820:	f001 fd1c 	bl	800725c <vPortExitCritical>
}
 8005824:	bf00      	nop
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005834:	f001 fce0 	bl	80071f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583c:	2b00      	cmp	r3, #0
 800583e:	d102      	bne.n	8005846 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005840:	2301      	movs	r3, #1
 8005842:	60fb      	str	r3, [r7, #12]
 8005844:	e001      	b.n	800584a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005846:	2300      	movs	r3, #0
 8005848:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800584a:	f001 fd07 	bl	800725c <vPortExitCritical>

	return xReturn;
 800584e:	68fb      	ldr	r3, [r7, #12]
}
 8005850:	4618      	mov	r0, r3
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005860:	f001 fcca 	bl	80071f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800586c:	429a      	cmp	r2, r3
 800586e:	d102      	bne.n	8005876 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005870:	2301      	movs	r3, #1
 8005872:	60fb      	str	r3, [r7, #12]
 8005874:	e001      	b.n	800587a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005876:	2300      	movs	r3, #0
 8005878:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800587a:	f001 fcef 	bl	800725c <vPortExitCritical>

	return xReturn;
 800587e:	68fb      	ldr	r3, [r7, #12]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005892:	2300      	movs	r3, #0
 8005894:	60fb      	str	r3, [r7, #12]
 8005896:	e014      	b.n	80058c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005898:	4a0f      	ldr	r2, [pc, #60]	@ (80058d8 <vQueueAddToRegistry+0x50>)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10b      	bne.n	80058bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80058a4:	490c      	ldr	r1, [pc, #48]	@ (80058d8 <vQueueAddToRegistry+0x50>)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80058ae:	4a0a      	ldr	r2, [pc, #40]	@ (80058d8 <vQueueAddToRegistry+0x50>)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	00db      	lsls	r3, r3, #3
 80058b4:	4413      	add	r3, r2
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80058ba:	e006      	b.n	80058ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	3301      	adds	r3, #1
 80058c0:	60fb      	str	r3, [r7, #12]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2b07      	cmp	r3, #7
 80058c6:	d9e7      	bls.n	8005898 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058c8:	bf00      	nop
 80058ca:	bf00      	nop
 80058cc:	3714      	adds	r7, #20
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	20000238 	.word	0x20000238

080058dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b086      	sub	sp, #24
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058ec:	f001 fc84 	bl	80071f8 <vPortEnterCritical>
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058f6:	b25b      	sxtb	r3, r3
 80058f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058fc:	d103      	bne.n	8005906 <vQueueWaitForMessageRestricted+0x2a>
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800590c:	b25b      	sxtb	r3, r3
 800590e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005912:	d103      	bne.n	800591c <vQueueWaitForMessageRestricted+0x40>
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800591c:	f001 fc9e 	bl	800725c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	2b00      	cmp	r3, #0
 8005926:	d106      	bne.n	8005936 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	3324      	adds	r3, #36	@ 0x24
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	68b9      	ldr	r1, [r7, #8]
 8005930:	4618      	mov	r0, r3
 8005932:	f000 fbbd 	bl	80060b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005936:	6978      	ldr	r0, [r7, #20]
 8005938:	f7ff ff26 	bl	8005788 <prvUnlockQueue>
	}
 800593c:	bf00      	nop
 800593e:	3718      	adds	r7, #24
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005944:	b580      	push	{r7, lr}
 8005946:	b08c      	sub	sp, #48	@ 0x30
 8005948:	af04      	add	r7, sp, #16
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	603b      	str	r3, [r7, #0]
 8005950:	4613      	mov	r3, r2
 8005952:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005954:	88fb      	ldrh	r3, [r7, #6]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	4618      	mov	r0, r3
 800595a:	f001 fd6f 	bl	800743c <pvPortMalloc>
 800595e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00e      	beq.n	8005984 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005966:	20a0      	movs	r0, #160	@ 0xa0
 8005968:	f001 fd68 	bl	800743c <pvPortMalloc>
 800596c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d003      	beq.n	800597c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	631a      	str	r2, [r3, #48]	@ 0x30
 800597a:	e005      	b.n	8005988 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800597c:	6978      	ldr	r0, [r7, #20]
 800597e:	f001 fe2b 	bl	80075d8 <vPortFree>
 8005982:	e001      	b.n	8005988 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005984:	2300      	movs	r3, #0
 8005986:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d013      	beq.n	80059b6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800598e:	88fa      	ldrh	r2, [r7, #6]
 8005990:	2300      	movs	r3, #0
 8005992:	9303      	str	r3, [sp, #12]
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	9302      	str	r3, [sp, #8]
 8005998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800599a:	9301      	str	r3, [sp, #4]
 800599c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	68b9      	ldr	r1, [r7, #8]
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 f80f 	bl	80059c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059aa:	69f8      	ldr	r0, [r7, #28]
 80059ac:	f000 f8ac 	bl	8005b08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80059b0:	2301      	movs	r3, #1
 80059b2:	61bb      	str	r3, [r7, #24]
 80059b4:	e002      	b.n	80059bc <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80059b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80059ba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80059bc:	69bb      	ldr	r3, [r7, #24]
	}
 80059be:	4618      	mov	r0, r3
 80059c0:	3720      	adds	r7, #32
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
	...

080059c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b088      	sub	sp, #32
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
 80059d4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80059d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80059e0:	3b01      	subs	r3, #1
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4413      	add	r3, r2
 80059e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	f023 0307 	bic.w	r3, r3, #7
 80059ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	f003 0307 	and.w	r3, r3, #7
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00b      	beq.n	8005a12 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80059fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fe:	f383 8811 	msr	BASEPRI, r3
 8005a02:	f3bf 8f6f 	isb	sy
 8005a06:	f3bf 8f4f 	dsb	sy
 8005a0a:	617b      	str	r3, [r7, #20]
}
 8005a0c:	bf00      	nop
 8005a0e:	bf00      	nop
 8005a10:	e7fd      	b.n	8005a0e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d01f      	beq.n	8005a58 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a18:	2300      	movs	r3, #0
 8005a1a:	61fb      	str	r3, [r7, #28]
 8005a1c:	e012      	b.n	8005a44 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	4413      	add	r3, r2
 8005a24:	7819      	ldrb	r1, [r3, #0]
 8005a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	3334      	adds	r3, #52	@ 0x34
 8005a2e:	460a      	mov	r2, r1
 8005a30:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	4413      	add	r3, r2
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d006      	beq.n	8005a4c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	3301      	adds	r3, #1
 8005a42:	61fb      	str	r3, [r7, #28]
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	2b0f      	cmp	r3, #15
 8005a48:	d9e9      	bls.n	8005a1e <prvInitialiseNewTask+0x56>
 8005a4a:	e000      	b.n	8005a4e <prvInitialiseNewTask+0x86>
			{
				break;
 8005a4c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a56:	e003      	b.n	8005a60 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a62:	2b06      	cmp	r3, #6
 8005a64:	d901      	bls.n	8005a6a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a66:	2306      	movs	r3, #6
 8005a68:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a74:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a78:	2200      	movs	r2, #0
 8005a7a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7e:	3304      	adds	r3, #4
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7ff f863 	bl	8004b4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a88:	3318      	adds	r3, #24
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7ff f85e 	bl	8004b4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a94:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a98:	f1c3 0207 	rsb	r2, r3, #7
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aa4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab8:	334c      	adds	r3, #76	@ 0x4c
 8005aba:	224c      	movs	r2, #76	@ 0x4c
 8005abc:	2100      	movs	r1, #0
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f001 feaa 	bl	8007818 <memset>
 8005ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac6:	4a0d      	ldr	r2, [pc, #52]	@ (8005afc <prvInitialiseNewTask+0x134>)
 8005ac8:	651a      	str	r2, [r3, #80]	@ 0x50
 8005aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005acc:	4a0c      	ldr	r2, [pc, #48]	@ (8005b00 <prvInitialiseNewTask+0x138>)
 8005ace:	655a      	str	r2, [r3, #84]	@ 0x54
 8005ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8005b04 <prvInitialiseNewTask+0x13c>)
 8005ad4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	68f9      	ldr	r1, [r7, #12]
 8005ada:	69b8      	ldr	r0, [r7, #24]
 8005adc:	f001 fa5c 	bl	8006f98 <pxPortInitialiseStack>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d002      	beq.n	8005af2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005af0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005af2:	bf00      	nop
 8005af4:	3720      	adds	r7, #32
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	20003408 	.word	0x20003408
 8005b00:	20003470 	.word	0x20003470
 8005b04:	200034d8 	.word	0x200034d8

08005b08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b10:	f001 fb72 	bl	80071f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b14:	4b2a      	ldr	r3, [pc, #168]	@ (8005bc0 <prvAddNewTaskToReadyList+0xb8>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	4a29      	ldr	r2, [pc, #164]	@ (8005bc0 <prvAddNewTaskToReadyList+0xb8>)
 8005b1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b1e:	4b29      	ldr	r3, [pc, #164]	@ (8005bc4 <prvAddNewTaskToReadyList+0xbc>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d109      	bne.n	8005b3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b26:	4a27      	ldr	r2, [pc, #156]	@ (8005bc4 <prvAddNewTaskToReadyList+0xbc>)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005b2c:	4b24      	ldr	r3, [pc, #144]	@ (8005bc0 <prvAddNewTaskToReadyList+0xb8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d110      	bne.n	8005b56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b34:	f000 fbea 	bl	800630c <prvInitialiseTaskLists>
 8005b38:	e00d      	b.n	8005b56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005b3a:	4b23      	ldr	r3, [pc, #140]	@ (8005bc8 <prvAddNewTaskToReadyList+0xc0>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d109      	bne.n	8005b56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b42:	4b20      	ldr	r3, [pc, #128]	@ (8005bc4 <prvAddNewTaskToReadyList+0xbc>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d802      	bhi.n	8005b56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b50:	4a1c      	ldr	r2, [pc, #112]	@ (8005bc4 <prvAddNewTaskToReadyList+0xbc>)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b56:	4b1d      	ldr	r3, [pc, #116]	@ (8005bcc <prvAddNewTaskToReadyList+0xc4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3301      	adds	r3, #1
 8005b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005bcc <prvAddNewTaskToReadyList+0xc4>)
 8005b5e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b64:	2201      	movs	r2, #1
 8005b66:	409a      	lsls	r2, r3
 8005b68:	4b19      	ldr	r3, [pc, #100]	@ (8005bd0 <prvAddNewTaskToReadyList+0xc8>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	4a18      	ldr	r2, [pc, #96]	@ (8005bd0 <prvAddNewTaskToReadyList+0xc8>)
 8005b70:	6013      	str	r3, [r2, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b76:	4613      	mov	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4413      	add	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4a15      	ldr	r2, [pc, #84]	@ (8005bd4 <prvAddNewTaskToReadyList+0xcc>)
 8005b80:	441a      	add	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	3304      	adds	r3, #4
 8005b86:	4619      	mov	r1, r3
 8005b88:	4610      	mov	r0, r2
 8005b8a:	f7fe ffec 	bl	8004b66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b8e:	f001 fb65 	bl	800725c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b92:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc8 <prvAddNewTaskToReadyList+0xc0>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00e      	beq.n	8005bb8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc4 <prvAddNewTaskToReadyList+0xbc>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d207      	bcs.n	8005bb8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd8 <prvAddNewTaskToReadyList+0xd0>)
 8005baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bae:	601a      	str	r2, [r3, #0]
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bb8:	bf00      	nop
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	20000378 	.word	0x20000378
 8005bc4:	20000278 	.word	0x20000278
 8005bc8:	20000384 	.word	0x20000384
 8005bcc:	20000394 	.word	0x20000394
 8005bd0:	20000380 	.word	0x20000380
 8005bd4:	2000027c 	.word	0x2000027c
 8005bd8:	e000ed04 	.word	0xe000ed04

08005bdc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b086      	sub	sp, #24
 8005be0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8005be2:	4b22      	ldr	r3, [pc, #136]	@ (8005c6c <vTaskStartScheduler+0x90>)
 8005be4:	9301      	str	r3, [sp, #4]
 8005be6:	2300      	movs	r3, #0
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	2300      	movs	r3, #0
 8005bec:	2280      	movs	r2, #128	@ 0x80
 8005bee:	4920      	ldr	r1, [pc, #128]	@ (8005c70 <vTaskStartScheduler+0x94>)
 8005bf0:	4820      	ldr	r0, [pc, #128]	@ (8005c74 <vTaskStartScheduler+0x98>)
 8005bf2:	f7ff fea7 	bl	8005944 <xTaskCreate>
 8005bf6:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d102      	bne.n	8005c04 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8005bfe:	f000 fe4f 	bl	80068a0 <xTimerCreateTimerTask>
 8005c02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d11b      	bne.n	8005c42 <vTaskStartScheduler+0x66>
	__asm volatile
 8005c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	60bb      	str	r3, [r7, #8]
}
 8005c1c:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c1e:	4b16      	ldr	r3, [pc, #88]	@ (8005c78 <vTaskStartScheduler+0x9c>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	334c      	adds	r3, #76	@ 0x4c
 8005c24:	4a15      	ldr	r2, [pc, #84]	@ (8005c7c <vTaskStartScheduler+0xa0>)
 8005c26:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c28:	4b15      	ldr	r3, [pc, #84]	@ (8005c80 <vTaskStartScheduler+0xa4>)
 8005c2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c30:	4b14      	ldr	r3, [pc, #80]	@ (8005c84 <vTaskStartScheduler+0xa8>)
 8005c32:	2201      	movs	r2, #1
 8005c34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c36:	4b14      	ldr	r3, [pc, #80]	@ (8005c88 <vTaskStartScheduler+0xac>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c3c:	f001 fa38 	bl	80070b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c40:	e00f      	b.n	8005c62 <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c48:	d10b      	bne.n	8005c62 <vTaskStartScheduler+0x86>
	__asm volatile
 8005c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	607b      	str	r3, [r7, #4]
}
 8005c5c:	bf00      	nop
 8005c5e:	bf00      	nop
 8005c60:	e7fd      	b.n	8005c5e <vTaskStartScheduler+0x82>
}
 8005c62:	bf00      	nop
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	2000039c 	.word	0x2000039c
 8005c70:	08007a40 	.word	0x08007a40
 8005c74:	080062dd 	.word	0x080062dd
 8005c78:	20000278 	.word	0x20000278
 8005c7c:	20000020 	.word	0x20000020
 8005c80:	20000398 	.word	0x20000398
 8005c84:	20000384 	.word	0x20000384
 8005c88:	2000037c 	.word	0x2000037c

08005c8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c90:	4b04      	ldr	r3, [pc, #16]	@ (8005ca4 <vTaskSuspendAll+0x18>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	3301      	adds	r3, #1
 8005c96:	4a03      	ldr	r2, [pc, #12]	@ (8005ca4 <vTaskSuspendAll+0x18>)
 8005c98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c9a:	bf00      	nop
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr
 8005ca4:	200003a0 	.word	0x200003a0

08005ca8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005cb6:	4b42      	ldr	r3, [pc, #264]	@ (8005dc0 <xTaskResumeAll+0x118>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10b      	bne.n	8005cd6 <xTaskResumeAll+0x2e>
	__asm volatile
 8005cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc2:	f383 8811 	msr	BASEPRI, r3
 8005cc6:	f3bf 8f6f 	isb	sy
 8005cca:	f3bf 8f4f 	dsb	sy
 8005cce:	603b      	str	r3, [r7, #0]
}
 8005cd0:	bf00      	nop
 8005cd2:	bf00      	nop
 8005cd4:	e7fd      	b.n	8005cd2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005cd6:	f001 fa8f 	bl	80071f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005cda:	4b39      	ldr	r3, [pc, #228]	@ (8005dc0 <xTaskResumeAll+0x118>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	4a37      	ldr	r2, [pc, #220]	@ (8005dc0 <xTaskResumeAll+0x118>)
 8005ce2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ce4:	4b36      	ldr	r3, [pc, #216]	@ (8005dc0 <xTaskResumeAll+0x118>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d161      	bne.n	8005db0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005cec:	4b35      	ldr	r3, [pc, #212]	@ (8005dc4 <xTaskResumeAll+0x11c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d05d      	beq.n	8005db0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cf4:	e02e      	b.n	8005d54 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cf6:	4b34      	ldr	r3, [pc, #208]	@ (8005dc8 <xTaskResumeAll+0x120>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	3318      	adds	r3, #24
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fe ff8c 	bl	8004c20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	3304      	adds	r3, #4
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7fe ff87 	bl	8004c20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d16:	2201      	movs	r2, #1
 8005d18:	409a      	lsls	r2, r3
 8005d1a:	4b2c      	ldr	r3, [pc, #176]	@ (8005dcc <xTaskResumeAll+0x124>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	4a2a      	ldr	r2, [pc, #168]	@ (8005dcc <xTaskResumeAll+0x124>)
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d28:	4613      	mov	r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	4413      	add	r3, r2
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	4a27      	ldr	r2, [pc, #156]	@ (8005dd0 <xTaskResumeAll+0x128>)
 8005d32:	441a      	add	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	3304      	adds	r3, #4
 8005d38:	4619      	mov	r1, r3
 8005d3a:	4610      	mov	r0, r2
 8005d3c:	f7fe ff13 	bl	8004b66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d44:	4b23      	ldr	r3, [pc, #140]	@ (8005dd4 <xTaskResumeAll+0x12c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d302      	bcc.n	8005d54 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005d4e:	4b22      	ldr	r3, [pc, #136]	@ (8005dd8 <xTaskResumeAll+0x130>)
 8005d50:	2201      	movs	r2, #1
 8005d52:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d54:	4b1c      	ldr	r3, [pc, #112]	@ (8005dc8 <xTaskResumeAll+0x120>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1cc      	bne.n	8005cf6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d001      	beq.n	8005d66 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d62:	f000 fb57 	bl	8006414 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d66:	4b1d      	ldr	r3, [pc, #116]	@ (8005ddc <xTaskResumeAll+0x134>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d010      	beq.n	8005d94 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d72:	f000 f859 	bl	8005e28 <xTaskIncrementTick>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d002      	beq.n	8005d82 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005d7c:	4b16      	ldr	r3, [pc, #88]	@ (8005dd8 <xTaskResumeAll+0x130>)
 8005d7e:	2201      	movs	r2, #1
 8005d80:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	3b01      	subs	r3, #1
 8005d86:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1f1      	bne.n	8005d72 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005d8e:	4b13      	ldr	r3, [pc, #76]	@ (8005ddc <xTaskResumeAll+0x134>)
 8005d90:	2200      	movs	r2, #0
 8005d92:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d94:	4b10      	ldr	r3, [pc, #64]	@ (8005dd8 <xTaskResumeAll+0x130>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d009      	beq.n	8005db0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005da0:	4b0f      	ldr	r3, [pc, #60]	@ (8005de0 <xTaskResumeAll+0x138>)
 8005da2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005da6:	601a      	str	r2, [r3, #0]
 8005da8:	f3bf 8f4f 	dsb	sy
 8005dac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005db0:	f001 fa54 	bl	800725c <vPortExitCritical>

	return xAlreadyYielded;
 8005db4:	68bb      	ldr	r3, [r7, #8]
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	200003a0 	.word	0x200003a0
 8005dc4:	20000378 	.word	0x20000378
 8005dc8:	20000338 	.word	0x20000338
 8005dcc:	20000380 	.word	0x20000380
 8005dd0:	2000027c 	.word	0x2000027c
 8005dd4:	20000278 	.word	0x20000278
 8005dd8:	2000038c 	.word	0x2000038c
 8005ddc:	20000388 	.word	0x20000388
 8005de0:	e000ed04 	.word	0xe000ed04

08005de4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005dea:	4b05      	ldr	r3, [pc, #20]	@ (8005e00 <xTaskGetTickCount+0x1c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005df0:	687b      	ldr	r3, [r7, #4]
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	2000037c 	.word	0x2000037c

08005e04 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b082      	sub	sp, #8
 8005e08:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e0a:	f001 fad5 	bl	80073b8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005e0e:	2300      	movs	r3, #0
 8005e10:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005e12:	4b04      	ldr	r3, [pc, #16]	@ (8005e24 <xTaskGetTickCountFromISR+0x20>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e18:	683b      	ldr	r3, [r7, #0]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	2000037c 	.word	0x2000037c

08005e28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e32:	4b4f      	ldr	r3, [pc, #316]	@ (8005f70 <xTaskIncrementTick+0x148>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 808f 	bne.w	8005f5a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e3c:	4b4d      	ldr	r3, [pc, #308]	@ (8005f74 <xTaskIncrementTick+0x14c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	3301      	adds	r3, #1
 8005e42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e44:	4a4b      	ldr	r2, [pc, #300]	@ (8005f74 <xTaskIncrementTick+0x14c>)
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d121      	bne.n	8005e94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e50:	4b49      	ldr	r3, [pc, #292]	@ (8005f78 <xTaskIncrementTick+0x150>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00b      	beq.n	8005e72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e5e:	f383 8811 	msr	BASEPRI, r3
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	f3bf 8f4f 	dsb	sy
 8005e6a:	603b      	str	r3, [r7, #0]
}
 8005e6c:	bf00      	nop
 8005e6e:	bf00      	nop
 8005e70:	e7fd      	b.n	8005e6e <xTaskIncrementTick+0x46>
 8005e72:	4b41      	ldr	r3, [pc, #260]	@ (8005f78 <xTaskIncrementTick+0x150>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	4b40      	ldr	r3, [pc, #256]	@ (8005f7c <xTaskIncrementTick+0x154>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a3e      	ldr	r2, [pc, #248]	@ (8005f78 <xTaskIncrementTick+0x150>)
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	4a3e      	ldr	r2, [pc, #248]	@ (8005f7c <xTaskIncrementTick+0x154>)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	4b3e      	ldr	r3, [pc, #248]	@ (8005f80 <xTaskIncrementTick+0x158>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	4a3c      	ldr	r2, [pc, #240]	@ (8005f80 <xTaskIncrementTick+0x158>)
 8005e8e:	6013      	str	r3, [r2, #0]
 8005e90:	f000 fac0 	bl	8006414 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e94:	4b3b      	ldr	r3, [pc, #236]	@ (8005f84 <xTaskIncrementTick+0x15c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d348      	bcc.n	8005f30 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e9e:	4b36      	ldr	r3, [pc, #216]	@ (8005f78 <xTaskIncrementTick+0x150>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d104      	bne.n	8005eb2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ea8:	4b36      	ldr	r3, [pc, #216]	@ (8005f84 <xTaskIncrementTick+0x15c>)
 8005eaa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005eae:	601a      	str	r2, [r3, #0]
					break;
 8005eb0:	e03e      	b.n	8005f30 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eb2:	4b31      	ldr	r3, [pc, #196]	@ (8005f78 <xTaskIncrementTick+0x150>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d203      	bcs.n	8005ed2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005eca:	4a2e      	ldr	r2, [pc, #184]	@ (8005f84 <xTaskIncrementTick+0x15c>)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005ed0:	e02e      	b.n	8005f30 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fe fea2 	bl	8004c20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d004      	beq.n	8005eee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	3318      	adds	r3, #24
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7fe fe99 	bl	8004c20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	409a      	lsls	r2, r3
 8005ef6:	4b24      	ldr	r3, [pc, #144]	@ (8005f88 <xTaskIncrementTick+0x160>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	4a22      	ldr	r2, [pc, #136]	@ (8005f88 <xTaskIncrementTick+0x160>)
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8005f8c <xTaskIncrementTick+0x164>)
 8005f0e:	441a      	add	r2, r3
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	3304      	adds	r3, #4
 8005f14:	4619      	mov	r1, r3
 8005f16:	4610      	mov	r0, r2
 8005f18:	f7fe fe25 	bl	8004b66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f20:	4b1b      	ldr	r3, [pc, #108]	@ (8005f90 <xTaskIncrementTick+0x168>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d3b9      	bcc.n	8005e9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f2e:	e7b6      	b.n	8005e9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f30:	4b17      	ldr	r3, [pc, #92]	@ (8005f90 <xTaskIncrementTick+0x168>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f36:	4915      	ldr	r1, [pc, #84]	@ (8005f8c <xTaskIncrementTick+0x164>)
 8005f38:	4613      	mov	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	440b      	add	r3, r1
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d901      	bls.n	8005f4c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f4c:	4b11      	ldr	r3, [pc, #68]	@ (8005f94 <xTaskIncrementTick+0x16c>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d007      	beq.n	8005f64 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005f54:	2301      	movs	r3, #1
 8005f56:	617b      	str	r3, [r7, #20]
 8005f58:	e004      	b.n	8005f64 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8005f98 <xTaskIncrementTick+0x170>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	4a0d      	ldr	r2, [pc, #52]	@ (8005f98 <xTaskIncrementTick+0x170>)
 8005f62:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005f64:	697b      	ldr	r3, [r7, #20]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	200003a0 	.word	0x200003a0
 8005f74:	2000037c 	.word	0x2000037c
 8005f78:	20000330 	.word	0x20000330
 8005f7c:	20000334 	.word	0x20000334
 8005f80:	20000390 	.word	0x20000390
 8005f84:	20000398 	.word	0x20000398
 8005f88:	20000380 	.word	0x20000380
 8005f8c:	2000027c 	.word	0x2000027c
 8005f90:	20000278 	.word	0x20000278
 8005f94:	2000038c 	.word	0x2000038c
 8005f98:	20000388 	.word	0x20000388

08005f9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b087      	sub	sp, #28
 8005fa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005fa2:	4b2a      	ldr	r3, [pc, #168]	@ (800604c <vTaskSwitchContext+0xb0>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005faa:	4b29      	ldr	r3, [pc, #164]	@ (8006050 <vTaskSwitchContext+0xb4>)
 8005fac:	2201      	movs	r2, #1
 8005fae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005fb0:	e045      	b.n	800603e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005fb2:	4b27      	ldr	r3, [pc, #156]	@ (8006050 <vTaskSwitchContext+0xb4>)
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fb8:	4b26      	ldr	r3, [pc, #152]	@ (8006054 <vTaskSwitchContext+0xb8>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	fab3 f383 	clz	r3, r3
 8005fc4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005fc6:	7afb      	ldrb	r3, [r7, #11]
 8005fc8:	f1c3 031f 	rsb	r3, r3, #31
 8005fcc:	617b      	str	r3, [r7, #20]
 8005fce:	4922      	ldr	r1, [pc, #136]	@ (8006058 <vTaskSwitchContext+0xbc>)
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	440b      	add	r3, r1
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10b      	bne.n	8005ffa <vTaskSwitchContext+0x5e>
	__asm volatile
 8005fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe6:	f383 8811 	msr	BASEPRI, r3
 8005fea:	f3bf 8f6f 	isb	sy
 8005fee:	f3bf 8f4f 	dsb	sy
 8005ff2:	607b      	str	r3, [r7, #4]
}
 8005ff4:	bf00      	nop
 8005ff6:	bf00      	nop
 8005ff8:	e7fd      	b.n	8005ff6 <vTaskSwitchContext+0x5a>
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4413      	add	r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	4a14      	ldr	r2, [pc, #80]	@ (8006058 <vTaskSwitchContext+0xbc>)
 8006006:	4413      	add	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	685a      	ldr	r2, [r3, #4]
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	605a      	str	r2, [r3, #4]
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	3308      	adds	r3, #8
 800601c:	429a      	cmp	r2, r3
 800601e:	d104      	bne.n	800602a <vTaskSwitchContext+0x8e>
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	685a      	ldr	r2, [r3, #4]
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	605a      	str	r2, [r3, #4]
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	4a0a      	ldr	r2, [pc, #40]	@ (800605c <vTaskSwitchContext+0xc0>)
 8006032:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006034:	4b09      	ldr	r3, [pc, #36]	@ (800605c <vTaskSwitchContext+0xc0>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	334c      	adds	r3, #76	@ 0x4c
 800603a:	4a09      	ldr	r2, [pc, #36]	@ (8006060 <vTaskSwitchContext+0xc4>)
 800603c:	6013      	str	r3, [r2, #0]
}
 800603e:	bf00      	nop
 8006040:	371c      	adds	r7, #28
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	200003a0 	.word	0x200003a0
 8006050:	2000038c 	.word	0x2000038c
 8006054:	20000380 	.word	0x20000380
 8006058:	2000027c 	.word	0x2000027c
 800605c:	20000278 	.word	0x20000278
 8006060:	20000020 	.word	0x20000020

08006064 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10b      	bne.n	800608c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006078:	f383 8811 	msr	BASEPRI, r3
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f3bf 8f4f 	dsb	sy
 8006084:	60fb      	str	r3, [r7, #12]
}
 8006086:	bf00      	nop
 8006088:	bf00      	nop
 800608a:	e7fd      	b.n	8006088 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800608c:	4b07      	ldr	r3, [pc, #28]	@ (80060ac <vTaskPlaceOnEventList+0x48>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3318      	adds	r3, #24
 8006092:	4619      	mov	r1, r3
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f7fe fd8a 	bl	8004bae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800609a:	2101      	movs	r1, #1
 800609c:	6838      	ldr	r0, [r7, #0]
 800609e:	f000 fb99 	bl	80067d4 <prvAddCurrentTaskToDelayedList>
}
 80060a2:	bf00      	nop
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20000278 	.word	0x20000278

080060b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10b      	bne.n	80060da <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80060c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c6:	f383 8811 	msr	BASEPRI, r3
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	617b      	str	r3, [r7, #20]
}
 80060d4:	bf00      	nop
 80060d6:	bf00      	nop
 80060d8:	e7fd      	b.n	80060d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060da:	4b0a      	ldr	r3, [pc, #40]	@ (8006104 <vTaskPlaceOnEventListRestricted+0x54>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	3318      	adds	r3, #24
 80060e0:	4619      	mov	r1, r3
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f7fe fd3f 	bl	8004b66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d002      	beq.n	80060f4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80060ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80060f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80060f4:	6879      	ldr	r1, [r7, #4]
 80060f6:	68b8      	ldr	r0, [r7, #8]
 80060f8:	f000 fb6c 	bl	80067d4 <prvAddCurrentTaskToDelayedList>
	}
 80060fc:	bf00      	nop
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	20000278 	.word	0x20000278

08006108 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b086      	sub	sp, #24
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10b      	bne.n	8006136 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800611e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006122:	f383 8811 	msr	BASEPRI, r3
 8006126:	f3bf 8f6f 	isb	sy
 800612a:	f3bf 8f4f 	dsb	sy
 800612e:	60fb      	str	r3, [r7, #12]
}
 8006130:	bf00      	nop
 8006132:	bf00      	nop
 8006134:	e7fd      	b.n	8006132 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	3318      	adds	r3, #24
 800613a:	4618      	mov	r0, r3
 800613c:	f7fe fd70 	bl	8004c20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006140:	4b1d      	ldr	r3, [pc, #116]	@ (80061b8 <xTaskRemoveFromEventList+0xb0>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d11c      	bne.n	8006182 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	3304      	adds	r3, #4
 800614c:	4618      	mov	r0, r3
 800614e:	f7fe fd67 	bl	8004c20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006156:	2201      	movs	r2, #1
 8006158:	409a      	lsls	r2, r3
 800615a:	4b18      	ldr	r3, [pc, #96]	@ (80061bc <xTaskRemoveFromEventList+0xb4>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4313      	orrs	r3, r2
 8006160:	4a16      	ldr	r2, [pc, #88]	@ (80061bc <xTaskRemoveFromEventList+0xb4>)
 8006162:	6013      	str	r3, [r2, #0]
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006168:	4613      	mov	r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	4413      	add	r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	4a13      	ldr	r2, [pc, #76]	@ (80061c0 <xTaskRemoveFromEventList+0xb8>)
 8006172:	441a      	add	r2, r3
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	3304      	adds	r3, #4
 8006178:	4619      	mov	r1, r3
 800617a:	4610      	mov	r0, r2
 800617c:	f7fe fcf3 	bl	8004b66 <vListInsertEnd>
 8006180:	e005      	b.n	800618e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	3318      	adds	r3, #24
 8006186:	4619      	mov	r1, r3
 8006188:	480e      	ldr	r0, [pc, #56]	@ (80061c4 <xTaskRemoveFromEventList+0xbc>)
 800618a:	f7fe fcec 	bl	8004b66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006192:	4b0d      	ldr	r3, [pc, #52]	@ (80061c8 <xTaskRemoveFromEventList+0xc0>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	429a      	cmp	r2, r3
 800619a:	d905      	bls.n	80061a8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800619c:	2301      	movs	r3, #1
 800619e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061a0:	4b0a      	ldr	r3, [pc, #40]	@ (80061cc <xTaskRemoveFromEventList+0xc4>)
 80061a2:	2201      	movs	r2, #1
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e001      	b.n	80061ac <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80061a8:	2300      	movs	r3, #0
 80061aa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80061ac:	697b      	ldr	r3, [r7, #20]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3718      	adds	r7, #24
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	200003a0 	.word	0x200003a0
 80061bc:	20000380 	.word	0x20000380
 80061c0:	2000027c 	.word	0x2000027c
 80061c4:	20000338 	.word	0x20000338
 80061c8:	20000278 	.word	0x20000278
 80061cc:	2000038c 	.word	0x2000038c

080061d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80061d8:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <vTaskInternalSetTimeOutState+0x24>)
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80061e0:	4b05      	ldr	r3, [pc, #20]	@ (80061f8 <vTaskInternalSetTimeOutState+0x28>)
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	605a      	str	r2, [r3, #4]
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	20000390 	.word	0x20000390
 80061f8:	2000037c 	.word	0x2000037c

080061fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b088      	sub	sp, #32
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10b      	bne.n	8006224 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800620c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006210:	f383 8811 	msr	BASEPRI, r3
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	f3bf 8f4f 	dsb	sy
 800621c:	613b      	str	r3, [r7, #16]
}
 800621e:	bf00      	nop
 8006220:	bf00      	nop
 8006222:	e7fd      	b.n	8006220 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10b      	bne.n	8006242 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	60fb      	str	r3, [r7, #12]
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	e7fd      	b.n	800623e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006242:	f000 ffd9 	bl	80071f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006246:	4b1d      	ldr	r3, [pc, #116]	@ (80062bc <xTaskCheckForTimeOut+0xc0>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800625e:	d102      	bne.n	8006266 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006260:	2300      	movs	r3, #0
 8006262:	61fb      	str	r3, [r7, #28]
 8006264:	e023      	b.n	80062ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	4b15      	ldr	r3, [pc, #84]	@ (80062c0 <xTaskCheckForTimeOut+0xc4>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	429a      	cmp	r2, r3
 8006270:	d007      	beq.n	8006282 <xTaskCheckForTimeOut+0x86>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	429a      	cmp	r2, r3
 800627a:	d302      	bcc.n	8006282 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800627c:	2301      	movs	r3, #1
 800627e:	61fb      	str	r3, [r7, #28]
 8006280:	e015      	b.n	80062ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	697a      	ldr	r2, [r7, #20]
 8006288:	429a      	cmp	r2, r3
 800628a:	d20b      	bcs.n	80062a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	1ad2      	subs	r2, r2, r3
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f7ff ff99 	bl	80061d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800629e:	2300      	movs	r3, #0
 80062a0:	61fb      	str	r3, [r7, #28]
 80062a2:	e004      	b.n	80062ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	2200      	movs	r2, #0
 80062a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80062aa:	2301      	movs	r3, #1
 80062ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80062ae:	f000 ffd5 	bl	800725c <vPortExitCritical>

	return xReturn;
 80062b2:	69fb      	ldr	r3, [r7, #28]
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3720      	adds	r7, #32
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	2000037c 	.word	0x2000037c
 80062c0:	20000390 	.word	0x20000390

080062c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80062c4:	b480      	push	{r7}
 80062c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80062c8:	4b03      	ldr	r3, [pc, #12]	@ (80062d8 <vTaskMissedYield+0x14>)
 80062ca:	2201      	movs	r2, #1
 80062cc:	601a      	str	r2, [r3, #0]
}
 80062ce:	bf00      	nop
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	2000038c 	.word	0x2000038c

080062dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80062e4:	f000 f852 	bl	800638c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80062e8:	4b06      	ldr	r3, [pc, #24]	@ (8006304 <prvIdleTask+0x28>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d9f9      	bls.n	80062e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80062f0:	4b05      	ldr	r3, [pc, #20]	@ (8006308 <prvIdleTask+0x2c>)
 80062f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062f6:	601a      	str	r2, [r3, #0]
 80062f8:	f3bf 8f4f 	dsb	sy
 80062fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006300:	e7f0      	b.n	80062e4 <prvIdleTask+0x8>
 8006302:	bf00      	nop
 8006304:	2000027c 	.word	0x2000027c
 8006308:	e000ed04 	.word	0xe000ed04

0800630c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006312:	2300      	movs	r3, #0
 8006314:	607b      	str	r3, [r7, #4]
 8006316:	e00c      	b.n	8006332 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	4613      	mov	r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	4413      	add	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4a12      	ldr	r2, [pc, #72]	@ (800636c <prvInitialiseTaskLists+0x60>)
 8006324:	4413      	add	r3, r2
 8006326:	4618      	mov	r0, r3
 8006328:	f7fe fbf0 	bl	8004b0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	3301      	adds	r3, #1
 8006330:	607b      	str	r3, [r7, #4]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b06      	cmp	r3, #6
 8006336:	d9ef      	bls.n	8006318 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006338:	480d      	ldr	r0, [pc, #52]	@ (8006370 <prvInitialiseTaskLists+0x64>)
 800633a:	f7fe fbe7 	bl	8004b0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800633e:	480d      	ldr	r0, [pc, #52]	@ (8006374 <prvInitialiseTaskLists+0x68>)
 8006340:	f7fe fbe4 	bl	8004b0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006344:	480c      	ldr	r0, [pc, #48]	@ (8006378 <prvInitialiseTaskLists+0x6c>)
 8006346:	f7fe fbe1 	bl	8004b0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800634a:	480c      	ldr	r0, [pc, #48]	@ (800637c <prvInitialiseTaskLists+0x70>)
 800634c:	f7fe fbde 	bl	8004b0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006350:	480b      	ldr	r0, [pc, #44]	@ (8006380 <prvInitialiseTaskLists+0x74>)
 8006352:	f7fe fbdb 	bl	8004b0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006356:	4b0b      	ldr	r3, [pc, #44]	@ (8006384 <prvInitialiseTaskLists+0x78>)
 8006358:	4a05      	ldr	r2, [pc, #20]	@ (8006370 <prvInitialiseTaskLists+0x64>)
 800635a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800635c:	4b0a      	ldr	r3, [pc, #40]	@ (8006388 <prvInitialiseTaskLists+0x7c>)
 800635e:	4a05      	ldr	r2, [pc, #20]	@ (8006374 <prvInitialiseTaskLists+0x68>)
 8006360:	601a      	str	r2, [r3, #0]
}
 8006362:	bf00      	nop
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	2000027c 	.word	0x2000027c
 8006370:	20000308 	.word	0x20000308
 8006374:	2000031c 	.word	0x2000031c
 8006378:	20000338 	.word	0x20000338
 800637c:	2000034c 	.word	0x2000034c
 8006380:	20000364 	.word	0x20000364
 8006384:	20000330 	.word	0x20000330
 8006388:	20000334 	.word	0x20000334

0800638c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006392:	e019      	b.n	80063c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006394:	f000 ff30 	bl	80071f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006398:	4b10      	ldr	r3, [pc, #64]	@ (80063dc <prvCheckTasksWaitingTermination+0x50>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	3304      	adds	r3, #4
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7fe fc3b 	bl	8004c20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80063aa:	4b0d      	ldr	r3, [pc, #52]	@ (80063e0 <prvCheckTasksWaitingTermination+0x54>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	4a0b      	ldr	r2, [pc, #44]	@ (80063e0 <prvCheckTasksWaitingTermination+0x54>)
 80063b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80063b4:	4b0b      	ldr	r3, [pc, #44]	@ (80063e4 <prvCheckTasksWaitingTermination+0x58>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3b01      	subs	r3, #1
 80063ba:	4a0a      	ldr	r2, [pc, #40]	@ (80063e4 <prvCheckTasksWaitingTermination+0x58>)
 80063bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80063be:	f000 ff4d 	bl	800725c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 f810 	bl	80063e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063c8:	4b06      	ldr	r3, [pc, #24]	@ (80063e4 <prvCheckTasksWaitingTermination+0x58>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1e1      	bne.n	8006394 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80063d0:	bf00      	nop
 80063d2:	bf00      	nop
 80063d4:	3708      	adds	r7, #8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	2000034c 	.word	0x2000034c
 80063e0:	20000378 	.word	0x20000378
 80063e4:	20000360 	.word	0x20000360

080063e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	334c      	adds	r3, #76	@ 0x4c
 80063f4:	4618      	mov	r0, r3
 80063f6:	f001 fa17 	bl	8007828 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fe:	4618      	mov	r0, r3
 8006400:	f001 f8ea 	bl	80075d8 <vPortFree>
			vPortFree( pxTCB );
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f001 f8e7 	bl	80075d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
	...

08006414 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800641a:	4b0c      	ldr	r3, [pc, #48]	@ (800644c <prvResetNextTaskUnblockTime+0x38>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d104      	bne.n	800642e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006424:	4b0a      	ldr	r3, [pc, #40]	@ (8006450 <prvResetNextTaskUnblockTime+0x3c>)
 8006426:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800642a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800642c:	e008      	b.n	8006440 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800642e:	4b07      	ldr	r3, [pc, #28]	@ (800644c <prvResetNextTaskUnblockTime+0x38>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	4a04      	ldr	r2, [pc, #16]	@ (8006450 <prvResetNextTaskUnblockTime+0x3c>)
 800643e:	6013      	str	r3, [r2, #0]
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	20000330 	.word	0x20000330
 8006450:	20000398 	.word	0x20000398

08006454 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800645a:	4b0b      	ldr	r3, [pc, #44]	@ (8006488 <xTaskGetSchedulerState+0x34>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d102      	bne.n	8006468 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006462:	2301      	movs	r3, #1
 8006464:	607b      	str	r3, [r7, #4]
 8006466:	e008      	b.n	800647a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006468:	4b08      	ldr	r3, [pc, #32]	@ (800648c <xTaskGetSchedulerState+0x38>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d102      	bne.n	8006476 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006470:	2302      	movs	r3, #2
 8006472:	607b      	str	r3, [r7, #4]
 8006474:	e001      	b.n	800647a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006476:	2300      	movs	r3, #0
 8006478:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800647a:	687b      	ldr	r3, [r7, #4]
	}
 800647c:	4618      	mov	r0, r3
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr
 8006488:	20000384 	.word	0x20000384
 800648c:	200003a0 	.word	0x200003a0

08006490 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800649c:	2300      	movs	r3, #0
 800649e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d05e      	beq.n	8006564 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064aa:	4b31      	ldr	r3, [pc, #196]	@ (8006570 <xTaskPriorityInherit+0xe0>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d24e      	bcs.n	8006552 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	db06      	blt.n	80064ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064bc:	4b2c      	ldr	r3, [pc, #176]	@ (8006570 <xTaskPriorityInherit+0xe0>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c2:	f1c3 0207 	rsb	r2, r3, #7
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	6959      	ldr	r1, [r3, #20]
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d2:	4613      	mov	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4a26      	ldr	r2, [pc, #152]	@ (8006574 <xTaskPriorityInherit+0xe4>)
 80064dc:	4413      	add	r3, r2
 80064de:	4299      	cmp	r1, r3
 80064e0:	d12f      	bne.n	8006542 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	3304      	adds	r3, #4
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7fe fb9a 	bl	8004c20 <uxListRemove>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d10a      	bne.n	8006508 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f6:	2201      	movs	r2, #1
 80064f8:	fa02 f303 	lsl.w	r3, r2, r3
 80064fc:	43da      	mvns	r2, r3
 80064fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006578 <xTaskPriorityInherit+0xe8>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4013      	ands	r3, r2
 8006504:	4a1c      	ldr	r2, [pc, #112]	@ (8006578 <xTaskPriorityInherit+0xe8>)
 8006506:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006508:	4b19      	ldr	r3, [pc, #100]	@ (8006570 <xTaskPriorityInherit+0xe0>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006516:	2201      	movs	r2, #1
 8006518:	409a      	lsls	r2, r3
 800651a:	4b17      	ldr	r3, [pc, #92]	@ (8006578 <xTaskPriorityInherit+0xe8>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4313      	orrs	r3, r2
 8006520:	4a15      	ldr	r2, [pc, #84]	@ (8006578 <xTaskPriorityInherit+0xe8>)
 8006522:	6013      	str	r3, [r2, #0]
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006528:	4613      	mov	r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	4413      	add	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4a10      	ldr	r2, [pc, #64]	@ (8006574 <xTaskPriorityInherit+0xe4>)
 8006532:	441a      	add	r2, r3
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	3304      	adds	r3, #4
 8006538:	4619      	mov	r1, r3
 800653a:	4610      	mov	r0, r2
 800653c:	f7fe fb13 	bl	8004b66 <vListInsertEnd>
 8006540:	e004      	b.n	800654c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006542:	4b0b      	ldr	r3, [pc, #44]	@ (8006570 <xTaskPriorityInherit+0xe0>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800654c:	2301      	movs	r3, #1
 800654e:	60fb      	str	r3, [r7, #12]
 8006550:	e008      	b.n	8006564 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006556:	4b06      	ldr	r3, [pc, #24]	@ (8006570 <xTaskPriorityInherit+0xe0>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655c:	429a      	cmp	r2, r3
 800655e:	d201      	bcs.n	8006564 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006560:	2301      	movs	r3, #1
 8006562:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006564:	68fb      	ldr	r3, [r7, #12]
	}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	20000278 	.word	0x20000278
 8006574:	2000027c 	.word	0x2000027c
 8006578:	20000380 	.word	0x20000380

0800657c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006588:	2300      	movs	r3, #0
 800658a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d070      	beq.n	8006674 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006592:	4b3b      	ldr	r3, [pc, #236]	@ (8006680 <xTaskPriorityDisinherit+0x104>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	429a      	cmp	r2, r3
 800659a:	d00b      	beq.n	80065b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800659c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a0:	f383 8811 	msr	BASEPRI, r3
 80065a4:	f3bf 8f6f 	isb	sy
 80065a8:	f3bf 8f4f 	dsb	sy
 80065ac:	60fb      	str	r3, [r7, #12]
}
 80065ae:	bf00      	nop
 80065b0:	bf00      	nop
 80065b2:	e7fd      	b.n	80065b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10b      	bne.n	80065d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	60bb      	str	r3, [r7, #8]
}
 80065ce:	bf00      	nop
 80065d0:	bf00      	nop
 80065d2:	e7fd      	b.n	80065d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065d8:	1e5a      	subs	r2, r3, #1
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d044      	beq.n	8006674 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d140      	bne.n	8006674 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	3304      	adds	r3, #4
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe fb12 	bl	8004c20 <uxListRemove>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d115      	bne.n	800662e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006606:	491f      	ldr	r1, [pc, #124]	@ (8006684 <xTaskPriorityDisinherit+0x108>)
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	440b      	add	r3, r1
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10a      	bne.n	800662e <xTaskPriorityDisinherit+0xb2>
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800661c:	2201      	movs	r2, #1
 800661e:	fa02 f303 	lsl.w	r3, r2, r3
 8006622:	43da      	mvns	r2, r3
 8006624:	4b18      	ldr	r3, [pc, #96]	@ (8006688 <xTaskPriorityDisinherit+0x10c>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4013      	ands	r3, r2
 800662a:	4a17      	ldr	r2, [pc, #92]	@ (8006688 <xTaskPriorityDisinherit+0x10c>)
 800662c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663a:	f1c3 0207 	rsb	r2, r3, #7
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006646:	2201      	movs	r2, #1
 8006648:	409a      	lsls	r2, r3
 800664a:	4b0f      	ldr	r3, [pc, #60]	@ (8006688 <xTaskPriorityDisinherit+0x10c>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4313      	orrs	r3, r2
 8006650:	4a0d      	ldr	r2, [pc, #52]	@ (8006688 <xTaskPriorityDisinherit+0x10c>)
 8006652:	6013      	str	r3, [r2, #0]
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006658:	4613      	mov	r3, r2
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	4413      	add	r3, r2
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	4a08      	ldr	r2, [pc, #32]	@ (8006684 <xTaskPriorityDisinherit+0x108>)
 8006662:	441a      	add	r2, r3
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	3304      	adds	r3, #4
 8006668:	4619      	mov	r1, r3
 800666a:	4610      	mov	r0, r2
 800666c:	f7fe fa7b 	bl	8004b66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006670:	2301      	movs	r3, #1
 8006672:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006674:	697b      	ldr	r3, [r7, #20]
	}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	20000278 	.word	0x20000278
 8006684:	2000027c 	.word	0x2000027c
 8006688:	20000380 	.word	0x20000380

0800668c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800668c:	b580      	push	{r7, lr}
 800668e:	b088      	sub	sp, #32
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800669a:	2301      	movs	r3, #1
 800669c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d079      	beq.n	8006798 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10b      	bne.n	80066c4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	60fb      	str	r3, [r7, #12]
}
 80066be:	bf00      	nop
 80066c0:	bf00      	nop
 80066c2:	e7fd      	b.n	80066c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c8:	683a      	ldr	r2, [r7, #0]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d902      	bls.n	80066d4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	61fb      	str	r3, [r7, #28]
 80066d2:	e002      	b.n	80066da <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066de:	69fa      	ldr	r2, [r7, #28]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d059      	beq.n	8006798 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d154      	bne.n	8006798 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80066ee:	4b2c      	ldr	r3, [pc, #176]	@ (80067a0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	69ba      	ldr	r2, [r7, #24]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d10b      	bne.n	8006710 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80066f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fc:	f383 8811 	msr	BASEPRI, r3
 8006700:	f3bf 8f6f 	isb	sy
 8006704:	f3bf 8f4f 	dsb	sy
 8006708:	60bb      	str	r3, [r7, #8]
}
 800670a:	bf00      	nop
 800670c:	bf00      	nop
 800670e:	e7fd      	b.n	800670c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006714:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	69fa      	ldr	r2, [r7, #28]
 800671a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	2b00      	cmp	r3, #0
 8006722:	db04      	blt.n	800672e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	f1c3 0207 	rsb	r2, r3, #7
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	6959      	ldr	r1, [r3, #20]
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	4613      	mov	r3, r2
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4413      	add	r3, r2
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	4a19      	ldr	r2, [pc, #100]	@ (80067a4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800673e:	4413      	add	r3, r2
 8006740:	4299      	cmp	r1, r3
 8006742:	d129      	bne.n	8006798 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006744:	69bb      	ldr	r3, [r7, #24]
 8006746:	3304      	adds	r3, #4
 8006748:	4618      	mov	r0, r3
 800674a:	f7fe fa69 	bl	8004c20 <uxListRemove>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10a      	bne.n	800676a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006758:	2201      	movs	r2, #1
 800675a:	fa02 f303 	lsl.w	r3, r2, r3
 800675e:	43da      	mvns	r2, r3
 8006760:	4b11      	ldr	r3, [pc, #68]	@ (80067a8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4013      	ands	r3, r2
 8006766:	4a10      	ldr	r2, [pc, #64]	@ (80067a8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006768:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676e:	2201      	movs	r2, #1
 8006770:	409a      	lsls	r2, r3
 8006772:	4b0d      	ldr	r3, [pc, #52]	@ (80067a8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4313      	orrs	r3, r2
 8006778:	4a0b      	ldr	r2, [pc, #44]	@ (80067a8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800677a:	6013      	str	r3, [r2, #0]
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006780:	4613      	mov	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4a06      	ldr	r2, [pc, #24]	@ (80067a4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800678a:	441a      	add	r2, r3
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	3304      	adds	r3, #4
 8006790:	4619      	mov	r1, r3
 8006792:	4610      	mov	r0, r2
 8006794:	f7fe f9e7 	bl	8004b66 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006798:	bf00      	nop
 800679a:	3720      	adds	r7, #32
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	20000278 	.word	0x20000278
 80067a4:	2000027c 	.word	0x2000027c
 80067a8:	20000380 	.word	0x20000380

080067ac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80067b0:	4b07      	ldr	r3, [pc, #28]	@ (80067d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d004      	beq.n	80067c2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80067b8:	4b05      	ldr	r3, [pc, #20]	@ (80067d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067be:	3201      	adds	r2, #1
 80067c0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80067c2:	4b03      	ldr	r3, [pc, #12]	@ (80067d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80067c4:	681b      	ldr	r3, [r3, #0]
	}
 80067c6:	4618      	mov	r0, r3
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	20000278 	.word	0x20000278

080067d4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067de:	4b29      	ldr	r3, [pc, #164]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xb0>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067e4:	4b28      	ldr	r3, [pc, #160]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	3304      	adds	r3, #4
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7fe fa18 	bl	8004c20 <uxListRemove>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10b      	bne.n	800680e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067f6:	4b24      	ldr	r3, [pc, #144]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fc:	2201      	movs	r2, #1
 80067fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006802:	43da      	mvns	r2, r3
 8006804:	4b21      	ldr	r3, [pc, #132]	@ (800688c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4013      	ands	r3, r2
 800680a:	4a20      	ldr	r2, [pc, #128]	@ (800688c <prvAddCurrentTaskToDelayedList+0xb8>)
 800680c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006814:	d10a      	bne.n	800682c <prvAddCurrentTaskToDelayedList+0x58>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d007      	beq.n	800682c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800681c:	4b1a      	ldr	r3, [pc, #104]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb4>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3304      	adds	r3, #4
 8006822:	4619      	mov	r1, r3
 8006824:	481a      	ldr	r0, [pc, #104]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006826:	f7fe f99e 	bl	8004b66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800682a:	e026      	b.n	800687a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4413      	add	r3, r2
 8006832:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006834:	4b14      	ldr	r3, [pc, #80]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800683c:	68ba      	ldr	r2, [r7, #8]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	429a      	cmp	r2, r3
 8006842:	d209      	bcs.n	8006858 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006844:	4b13      	ldr	r3, [pc, #76]	@ (8006894 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	4b0f      	ldr	r3, [pc, #60]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb4>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3304      	adds	r3, #4
 800684e:	4619      	mov	r1, r3
 8006850:	4610      	mov	r0, r2
 8006852:	f7fe f9ac 	bl	8004bae <vListInsert>
}
 8006856:	e010      	b.n	800687a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006858:	4b0f      	ldr	r3, [pc, #60]	@ (8006898 <prvAddCurrentTaskToDelayedList+0xc4>)
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	4b0a      	ldr	r3, [pc, #40]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb4>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	3304      	adds	r3, #4
 8006862:	4619      	mov	r1, r3
 8006864:	4610      	mov	r0, r2
 8006866:	f7fe f9a2 	bl	8004bae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800686a:	4b0c      	ldr	r3, [pc, #48]	@ (800689c <prvAddCurrentTaskToDelayedList+0xc8>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	429a      	cmp	r2, r3
 8006872:	d202      	bcs.n	800687a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006874:	4a09      	ldr	r2, [pc, #36]	@ (800689c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	6013      	str	r3, [r2, #0]
}
 800687a:	bf00      	nop
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	2000037c 	.word	0x2000037c
 8006888:	20000278 	.word	0x20000278
 800688c:	20000380 	.word	0x20000380
 8006890:	20000364 	.word	0x20000364
 8006894:	20000334 	.word	0x20000334
 8006898:	20000330 	.word	0x20000330
 800689c:	20000398 	.word	0x20000398

080068a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 80068a6:	2300      	movs	r3, #0
 80068a8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068aa:	f000 fb3f 	bl	8006f2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068ae:	4b12      	ldr	r3, [pc, #72]	@ (80068f8 <xTimerCreateTimerTask+0x58>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00b      	beq.n	80068ce <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 80068b6:	4b11      	ldr	r3, [pc, #68]	@ (80068fc <xTimerCreateTimerTask+0x5c>)
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	2302      	movs	r3, #2
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	2300      	movs	r3, #0
 80068c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068c4:	490e      	ldr	r1, [pc, #56]	@ (8006900 <xTimerCreateTimerTask+0x60>)
 80068c6:	480f      	ldr	r0, [pc, #60]	@ (8006904 <xTimerCreateTimerTask+0x64>)
 80068c8:	f7ff f83c 	bl	8005944 <xTaskCreate>
 80068cc:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d10b      	bne.n	80068ec <xTimerCreateTimerTask+0x4c>
	__asm volatile
 80068d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d8:	f383 8811 	msr	BASEPRI, r3
 80068dc:	f3bf 8f6f 	isb	sy
 80068e0:	f3bf 8f4f 	dsb	sy
 80068e4:	603b      	str	r3, [r7, #0]
}
 80068e6:	bf00      	nop
 80068e8:	bf00      	nop
 80068ea:	e7fd      	b.n	80068e8 <xTimerCreateTimerTask+0x48>
	return xReturn;
 80068ec:	687b      	ldr	r3, [r7, #4]
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3708      	adds	r7, #8
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	200003d4 	.word	0x200003d4
 80068fc:	200003d8 	.word	0x200003d8
 8006900:	08007a48 	.word	0x08007a48
 8006904:	08006afd 	.word	0x08006afd

08006908 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006908:	b580      	push	{r7, lr}
 800690a:	b088      	sub	sp, #32
 800690c:	af02      	add	r7, sp, #8
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
 8006914:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006916:	2028      	movs	r0, #40	@ 0x28
 8006918:	f000 fd90 	bl	800743c <pvPortMalloc>
 800691c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00d      	beq.n	8006940 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	9301      	str	r3, [sp, #4]
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	68b9      	ldr	r1, [r7, #8]
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f000 f805 	bl	800694a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006940:	697b      	ldr	r3, [r7, #20]
	}
 8006942:	4618      	mov	r0, r3
 8006944:	3718      	adds	r7, #24
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800694a:	b580      	push	{r7, lr}
 800694c:	b086      	sub	sp, #24
 800694e:	af00      	add	r7, sp, #0
 8006950:	60f8      	str	r0, [r7, #12]
 8006952:	60b9      	str	r1, [r7, #8]
 8006954:	607a      	str	r2, [r7, #4]
 8006956:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10b      	bne.n	8006976 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	617b      	str	r3, [r7, #20]
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	e7fd      	b.n	8006972 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8006976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006978:	2b00      	cmp	r3, #0
 800697a:	d01e      	beq.n	80069ba <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800697c:	f000 fad6 	bl	8006f2c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8006980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006988:	68ba      	ldr	r2, [r7, #8]
 800698a:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800698c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	6a3a      	ldr	r2, [r7, #32]
 8006996:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	3304      	adds	r3, #4
 800699c:	4618      	mov	r0, r3
 800699e:	f7fe f8d5 	bl	8004b4c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d008      	beq.n	80069ba <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80069a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80069ae:	f043 0304 	orr.w	r3, r3, #4
 80069b2:	b2da      	uxtb	r2, r3
 80069b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80069ba:	bf00      	nop
 80069bc:	3718      	adds	r7, #24
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
	...

080069c4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b08a      	sub	sp, #40	@ 0x28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
 80069d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80069d2:	2300      	movs	r3, #0
 80069d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10b      	bne.n	80069f4 <xTimerGenericCommand+0x30>
	__asm volatile
 80069dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e0:	f383 8811 	msr	BASEPRI, r3
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	623b      	str	r3, [r7, #32]
}
 80069ee:	bf00      	nop
 80069f0:	bf00      	nop
 80069f2:	e7fd      	b.n	80069f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80069f4:	4b19      	ldr	r3, [pc, #100]	@ (8006a5c <xTimerGenericCommand+0x98>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d02a      	beq.n	8006a52 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	2b05      	cmp	r3, #5
 8006a0c:	dc18      	bgt.n	8006a40 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a0e:	f7ff fd21 	bl	8006454 <xTaskGetSchedulerState>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d109      	bne.n	8006a2c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a18:	4b10      	ldr	r3, [pc, #64]	@ (8006a5c <xTimerGenericCommand+0x98>)
 8006a1a:	6818      	ldr	r0, [r3, #0]
 8006a1c:	f107 0114 	add.w	r1, r7, #20
 8006a20:	2300      	movs	r3, #0
 8006a22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a24:	f7fe f9e6 	bl	8004df4 <xQueueGenericSend>
 8006a28:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a2a:	e012      	b.n	8006a52 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a5c <xTimerGenericCommand+0x98>)
 8006a2e:	6818      	ldr	r0, [r3, #0]
 8006a30:	f107 0114 	add.w	r1, r7, #20
 8006a34:	2300      	movs	r3, #0
 8006a36:	2200      	movs	r2, #0
 8006a38:	f7fe f9dc 	bl	8004df4 <xQueueGenericSend>
 8006a3c:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a3e:	e008      	b.n	8006a52 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a40:	4b06      	ldr	r3, [pc, #24]	@ (8006a5c <xTimerGenericCommand+0x98>)
 8006a42:	6818      	ldr	r0, [r3, #0]
 8006a44:	f107 0114 	add.w	r1, r7, #20
 8006a48:	2300      	movs	r3, #0
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	f7fe fad4 	bl	8004ff8 <xQueueGenericSendFromISR>
 8006a50:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3728      	adds	r7, #40	@ 0x28
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	200003d4 	.word	0x200003d4

08006a60 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b088      	sub	sp, #32
 8006a64:	af02      	add	r7, sp, #8
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a6a:	4b23      	ldr	r3, [pc, #140]	@ (8006af8 <prvProcessExpiredTimer+0x98>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	3304      	adds	r3, #4
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7fe f8d1 	bl	8004c20 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a84:	f003 0304 	and.w	r3, r3, #4
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d023      	beq.n	8006ad4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	699a      	ldr	r2, [r3, #24]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	18d1      	adds	r1, r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	6978      	ldr	r0, [r7, #20]
 8006a9a:	f000 f8d5 	bl	8006c48 <prvInsertTimerInActiveList>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d020      	beq.n	8006ae6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	2100      	movs	r1, #0
 8006aae:	6978      	ldr	r0, [r7, #20]
 8006ab0:	f7ff ff88 	bl	80069c4 <xTimerGenericCommand>
 8006ab4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d114      	bne.n	8006ae6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac0:	f383 8811 	msr	BASEPRI, r3
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	f3bf 8f4f 	dsb	sy
 8006acc:	60fb      	str	r3, [r7, #12]
}
 8006ace:	bf00      	nop
 8006ad0:	bf00      	nop
 8006ad2:	e7fd      	b.n	8006ad0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ada:	f023 0301 	bic.w	r3, r3, #1
 8006ade:	b2da      	uxtb	r2, r3
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	6978      	ldr	r0, [r7, #20]
 8006aec:	4798      	blx	r3
}
 8006aee:	bf00      	nop
 8006af0:	3718      	adds	r7, #24
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	200003cc 	.word	0x200003cc

08006afc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b04:	f107 0308 	add.w	r3, r7, #8
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f000 f859 	bl	8006bc0 <prvGetNextExpireTime>
 8006b0e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	4619      	mov	r1, r3
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 f805 	bl	8006b24 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b1a:	f000 f8d7 	bl	8006ccc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b1e:	bf00      	nop
 8006b20:	e7f0      	b.n	8006b04 <prvTimerTask+0x8>
	...

08006b24 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b2e:	f7ff f8ad 	bl	8005c8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b32:	f107 0308 	add.w	r3, r7, #8
 8006b36:	4618      	mov	r0, r3
 8006b38:	f000 f866 	bl	8006c08 <prvSampleTimeNow>
 8006b3c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d130      	bne.n	8006ba6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10a      	bne.n	8006b60 <prvProcessTimerOrBlockTask+0x3c>
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d806      	bhi.n	8006b60 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006b52:	f7ff f8a9 	bl	8005ca8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b56:	68f9      	ldr	r1, [r7, #12]
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f7ff ff81 	bl	8006a60 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006b5e:	e024      	b.n	8006baa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d008      	beq.n	8006b78 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b66:	4b13      	ldr	r3, [pc, #76]	@ (8006bb4 <prvProcessTimerOrBlockTask+0x90>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <prvProcessTimerOrBlockTask+0x50>
 8006b70:	2301      	movs	r3, #1
 8006b72:	e000      	b.n	8006b76 <prvProcessTimerOrBlockTask+0x52>
 8006b74:	2300      	movs	r3, #0
 8006b76:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b78:	4b0f      	ldr	r3, [pc, #60]	@ (8006bb8 <prvProcessTimerOrBlockTask+0x94>)
 8006b7a:	6818      	ldr	r0, [r3, #0]
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	4619      	mov	r1, r3
 8006b86:	f7fe fea9 	bl	80058dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006b8a:	f7ff f88d 	bl	8005ca8 <xTaskResumeAll>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10a      	bne.n	8006baa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b94:	4b09      	ldr	r3, [pc, #36]	@ (8006bbc <prvProcessTimerOrBlockTask+0x98>)
 8006b96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b9a:	601a      	str	r2, [r3, #0]
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	f3bf 8f6f 	isb	sy
}
 8006ba4:	e001      	b.n	8006baa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006ba6:	f7ff f87f 	bl	8005ca8 <xTaskResumeAll>
}
 8006baa:	bf00      	nop
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	200003d0 	.word	0x200003d0
 8006bb8:	200003d4 	.word	0x200003d4
 8006bbc:	e000ed04 	.word	0xe000ed04

08006bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b085      	sub	sp, #20
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8006c04 <prvGetNextExpireTime+0x44>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <prvGetNextExpireTime+0x16>
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	e000      	b.n	8006bd8 <prvGetNextExpireTime+0x18>
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d105      	bne.n	8006bf0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006be4:	4b07      	ldr	r3, [pc, #28]	@ (8006c04 <prvGetNextExpireTime+0x44>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	60fb      	str	r3, [r7, #12]
 8006bee:	e001      	b.n	8006bf4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3714      	adds	r7, #20
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop
 8006c04:	200003cc 	.word	0x200003cc

08006c08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c10:	f7ff f8e8 	bl	8005de4 <xTaskGetTickCount>
 8006c14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c16:	4b0b      	ldr	r3, [pc, #44]	@ (8006c44 <prvSampleTimeNow+0x3c>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d205      	bcs.n	8006c2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c20:	f000 f91e 	bl	8006e60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	601a      	str	r2, [r3, #0]
 8006c2a:	e002      	b.n	8006c32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c32:	4a04      	ldr	r2, [pc, #16]	@ (8006c44 <prvSampleTimeNow+0x3c>)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c38:	68fb      	ldr	r3, [r7, #12]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3710      	adds	r7, #16
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	200003dc 	.word	0x200003dc

08006c48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
 8006c54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006c56:	2300      	movs	r3, #0
 8006c58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	68ba      	ldr	r2, [r7, #8]
 8006c5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d812      	bhi.n	8006c94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	1ad2      	subs	r2, r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d302      	bcc.n	8006c82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	617b      	str	r3, [r7, #20]
 8006c80:	e01b      	b.n	8006cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c82:	4b10      	ldr	r3, [pc, #64]	@ (8006cc4 <prvInsertTimerInActiveList+0x7c>)
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	3304      	adds	r3, #4
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	4610      	mov	r0, r2
 8006c8e:	f7fd ff8e 	bl	8004bae <vListInsert>
 8006c92:	e012      	b.n	8006cba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d206      	bcs.n	8006caa <prvInsertTimerInActiveList+0x62>
 8006c9c:	68ba      	ldr	r2, [r7, #8]
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d302      	bcc.n	8006caa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	617b      	str	r3, [r7, #20]
 8006ca8:	e007      	b.n	8006cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006caa:	4b07      	ldr	r3, [pc, #28]	@ (8006cc8 <prvInsertTimerInActiveList+0x80>)
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	3304      	adds	r3, #4
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	f7fd ff7a 	bl	8004bae <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006cba:	697b      	ldr	r3, [r7, #20]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3718      	adds	r7, #24
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	200003d0 	.word	0x200003d0
 8006cc8:	200003cc 	.word	0x200003cc

08006ccc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b08c      	sub	sp, #48	@ 0x30
 8006cd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006cd2:	e0b2      	b.n	8006e3a <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f2c0 80af 	blt.w	8006e3a <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d004      	beq.n	8006cf2 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cea:	3304      	adds	r3, #4
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7fd ff97 	bl	8004c20 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cf2:	1d3b      	adds	r3, r7, #4
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7ff ff87 	bl	8006c08 <prvSampleTimeNow>
 8006cfa:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	2b09      	cmp	r3, #9
 8006d00:	f200 8098 	bhi.w	8006e34 <prvProcessReceivedCommands+0x168>
 8006d04:	a201      	add	r2, pc, #4	@ (adr r2, 8006d0c <prvProcessReceivedCommands+0x40>)
 8006d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d0a:	bf00      	nop
 8006d0c:	08006d35 	.word	0x08006d35
 8006d10:	08006d35 	.word	0x08006d35
 8006d14:	08006d35 	.word	0x08006d35
 8006d18:	08006dab 	.word	0x08006dab
 8006d1c:	08006dbf 	.word	0x08006dbf
 8006d20:	08006e0b 	.word	0x08006e0b
 8006d24:	08006d35 	.word	0x08006d35
 8006d28:	08006d35 	.word	0x08006d35
 8006d2c:	08006dab 	.word	0x08006dab
 8006d30:	08006dbf 	.word	0x08006dbf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d36:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006d3a:	f043 0301 	orr.w	r3, r3, #1
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d46:	68fa      	ldr	r2, [r7, #12]
 8006d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	18d1      	adds	r1, r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a3a      	ldr	r2, [r7, #32]
 8006d52:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006d54:	f7ff ff78 	bl	8006c48 <prvInsertTimerInActiveList>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d06c      	beq.n	8006e38 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006d64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006d6c:	f003 0304 	and.w	r3, r3, #4
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d061      	beq.n	8006e38 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d74:	68fa      	ldr	r2, [r7, #12]
 8006d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	441a      	add	r2, r3
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	2300      	movs	r3, #0
 8006d82:	2100      	movs	r1, #0
 8006d84:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006d86:	f7ff fe1d 	bl	80069c4 <xTimerGenericCommand>
 8006d8a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d152      	bne.n	8006e38 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8006d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d96:	f383 8811 	msr	BASEPRI, r3
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	61bb      	str	r3, [r7, #24]
}
 8006da4:	bf00      	nop
 8006da6:	bf00      	nop
 8006da8:	e7fd      	b.n	8006da6 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006db0:	f023 0301 	bic.w	r3, r3, #1
 8006db4:	b2da      	uxtb	r2, r3
 8006db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8006dbc:	e03d      	b.n	8006e3a <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006dc4:	f043 0301 	orr.w	r3, r3, #1
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	617b      	str	r3, [r7, #20]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df8:	699a      	ldr	r2, [r3, #24]
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	18d1      	adds	r1, r2, r3
 8006dfe:	6a3b      	ldr	r3, [r7, #32]
 8006e00:	6a3a      	ldr	r2, [r7, #32]
 8006e02:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006e04:	f7ff ff20 	bl	8006c48 <prvInsertTimerInActiveList>
					break;
 8006e08:	e017      	b.n	8006e3a <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e10:	f003 0302 	and.w	r3, r3, #2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d103      	bne.n	8006e20 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8006e18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006e1a:	f000 fbdd 	bl	80075d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006e1e:	e00c      	b.n	8006e3a <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e26:	f023 0301 	bic.w	r3, r3, #1
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8006e32:	e002      	b.n	8006e3a <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 8006e34:	bf00      	nop
 8006e36:	e000      	b.n	8006e3a <prvProcessReceivedCommands+0x16e>
					break;
 8006e38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e3a:	4b08      	ldr	r3, [pc, #32]	@ (8006e5c <prvProcessReceivedCommands+0x190>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f107 0108 	add.w	r1, r7, #8
 8006e42:	2200      	movs	r2, #0
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7fe fa05 	bl	8005254 <xQueueReceive>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f47f af41 	bne.w	8006cd4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006e52:	bf00      	nop
 8006e54:	bf00      	nop
 8006e56:	3728      	adds	r7, #40	@ 0x28
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	200003d4 	.word	0x200003d4

08006e60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b088      	sub	sp, #32
 8006e64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e66:	e049      	b.n	8006efc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e68:	4b2e      	ldr	r3, [pc, #184]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e72:	4b2c      	ldr	r3, [pc, #176]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	3304      	adds	r3, #4
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7fd fecd 	bl	8004c20 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e94:	f003 0304 	and.w	r3, r3, #4
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d02f      	beq.n	8006efc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d90e      	bls.n	8006ecc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	68fa      	ldr	r2, [r7, #12]
 8006eb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006eba:	4b1a      	ldr	r3, [pc, #104]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f7fd fe72 	bl	8004bae <vListInsert>
 8006eca:	e017      	b.n	8006efc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ecc:	2300      	movs	r3, #0
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	693a      	ldr	r2, [r7, #16]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f7ff fd74 	bl	80069c4 <xTimerGenericCommand>
 8006edc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10b      	bne.n	8006efc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	603b      	str	r3, [r7, #0]
}
 8006ef6:	bf00      	nop
 8006ef8:	bf00      	nop
 8006efa:	e7fd      	b.n	8006ef8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006efc:	4b09      	ldr	r3, [pc, #36]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1b0      	bne.n	8006e68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f06:	4b07      	ldr	r3, [pc, #28]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f0c:	4b06      	ldr	r3, [pc, #24]	@ (8006f28 <prvSwitchTimerLists+0xc8>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a04      	ldr	r2, [pc, #16]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006f12:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006f14:	4a04      	ldr	r2, [pc, #16]	@ (8006f28 <prvSwitchTimerLists+0xc8>)
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	6013      	str	r3, [r2, #0]
}
 8006f1a:	bf00      	nop
 8006f1c:	3718      	adds	r7, #24
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	200003cc 	.word	0x200003cc
 8006f28:	200003d0 	.word	0x200003d0

08006f2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006f30:	f000 f962 	bl	80071f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006f34:	4b12      	ldr	r3, [pc, #72]	@ (8006f80 <prvCheckForValidListAndQueue+0x54>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d11d      	bne.n	8006f78 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8006f3c:	4811      	ldr	r0, [pc, #68]	@ (8006f84 <prvCheckForValidListAndQueue+0x58>)
 8006f3e:	f7fd fde5 	bl	8004b0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006f42:	4811      	ldr	r0, [pc, #68]	@ (8006f88 <prvCheckForValidListAndQueue+0x5c>)
 8006f44:	f7fd fde2 	bl	8004b0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006f48:	4b10      	ldr	r3, [pc, #64]	@ (8006f8c <prvCheckForValidListAndQueue+0x60>)
 8006f4a:	4a0e      	ldr	r2, [pc, #56]	@ (8006f84 <prvCheckForValidListAndQueue+0x58>)
 8006f4c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006f4e:	4b10      	ldr	r3, [pc, #64]	@ (8006f90 <prvCheckForValidListAndQueue+0x64>)
 8006f50:	4a0d      	ldr	r2, [pc, #52]	@ (8006f88 <prvCheckForValidListAndQueue+0x5c>)
 8006f52:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8006f54:	2200      	movs	r2, #0
 8006f56:	210c      	movs	r1, #12
 8006f58:	200a      	movs	r0, #10
 8006f5a:	f7fd fef5 	bl	8004d48 <xQueueGenericCreate>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	4a07      	ldr	r2, [pc, #28]	@ (8006f80 <prvCheckForValidListAndQueue+0x54>)
 8006f62:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f64:	4b06      	ldr	r3, [pc, #24]	@ (8006f80 <prvCheckForValidListAndQueue+0x54>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d005      	beq.n	8006f78 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f6c:	4b04      	ldr	r3, [pc, #16]	@ (8006f80 <prvCheckForValidListAndQueue+0x54>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4908      	ldr	r1, [pc, #32]	@ (8006f94 <prvCheckForValidListAndQueue+0x68>)
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe fc88 	bl	8005888 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f78:	f000 f970 	bl	800725c <vPortExitCritical>
}
 8006f7c:	bf00      	nop
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	200003d4 	.word	0x200003d4
 8006f84:	200003a4 	.word	0x200003a4
 8006f88:	200003b8 	.word	0x200003b8
 8006f8c:	200003cc 	.word	0x200003cc
 8006f90:	200003d0 	.word	0x200003d0
 8006f94:	08007a50 	.word	0x08007a50

08006f98 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b085      	sub	sp, #20
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	3b04      	subs	r3, #4
 8006fa8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006fb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	3b04      	subs	r3, #4
 8006fb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	f023 0201 	bic.w	r2, r3, #1
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	3b04      	subs	r3, #4
 8006fc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006fc8:	4a0c      	ldr	r2, [pc, #48]	@ (8006ffc <pxPortInitialiseStack+0x64>)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	3b14      	subs	r3, #20
 8006fd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	3b04      	subs	r3, #4
 8006fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f06f 0202 	mvn.w	r2, #2
 8006fe6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	3b20      	subs	r3, #32
 8006fec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006fee:	68fb      	ldr	r3, [r7, #12]
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3714      	adds	r7, #20
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffa:	4770      	bx	lr
 8006ffc:	08007001 	.word	0x08007001

08007000 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007006:	2300      	movs	r3, #0
 8007008:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800700a:	4b13      	ldr	r3, [pc, #76]	@ (8007058 <prvTaskExitError+0x58>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007012:	d00b      	beq.n	800702c <prvTaskExitError+0x2c>
	__asm volatile
 8007014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007018:	f383 8811 	msr	BASEPRI, r3
 800701c:	f3bf 8f6f 	isb	sy
 8007020:	f3bf 8f4f 	dsb	sy
 8007024:	60fb      	str	r3, [r7, #12]
}
 8007026:	bf00      	nop
 8007028:	bf00      	nop
 800702a:	e7fd      	b.n	8007028 <prvTaskExitError+0x28>
	__asm volatile
 800702c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007030:	f383 8811 	msr	BASEPRI, r3
 8007034:	f3bf 8f6f 	isb	sy
 8007038:	f3bf 8f4f 	dsb	sy
 800703c:	60bb      	str	r3, [r7, #8]
}
 800703e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007040:	bf00      	nop
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d0fc      	beq.n	8007042 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	2000001c 	.word	0x2000001c
 800705c:	00000000 	.word	0x00000000

08007060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007060:	4b07      	ldr	r3, [pc, #28]	@ (8007080 <pxCurrentTCBConst2>)
 8007062:	6819      	ldr	r1, [r3, #0]
 8007064:	6808      	ldr	r0, [r1, #0]
 8007066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800706a:	f380 8809 	msr	PSP, r0
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f04f 0000 	mov.w	r0, #0
 8007076:	f380 8811 	msr	BASEPRI, r0
 800707a:	4770      	bx	lr
 800707c:	f3af 8000 	nop.w

08007080 <pxCurrentTCBConst2>:
 8007080:	20000278 	.word	0x20000278
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007084:	bf00      	nop
 8007086:	bf00      	nop

08007088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007088:	4808      	ldr	r0, [pc, #32]	@ (80070ac <prvPortStartFirstTask+0x24>)
 800708a:	6800      	ldr	r0, [r0, #0]
 800708c:	6800      	ldr	r0, [r0, #0]
 800708e:	f380 8808 	msr	MSP, r0
 8007092:	f04f 0000 	mov.w	r0, #0
 8007096:	f380 8814 	msr	CONTROL, r0
 800709a:	b662      	cpsie	i
 800709c:	b661      	cpsie	f
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	df00      	svc	0
 80070a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070aa:	bf00      	nop
 80070ac:	e000ed08 	.word	0xe000ed08

080070b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80070b6:	4b47      	ldr	r3, [pc, #284]	@ (80071d4 <xPortStartScheduler+0x124>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a47      	ldr	r2, [pc, #284]	@ (80071d8 <xPortStartScheduler+0x128>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d10b      	bne.n	80070d8 <xPortStartScheduler+0x28>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	60fb      	str	r3, [r7, #12]
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	e7fd      	b.n	80070d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80070d8:	4b3e      	ldr	r3, [pc, #248]	@ (80071d4 <xPortStartScheduler+0x124>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a3f      	ldr	r2, [pc, #252]	@ (80071dc <xPortStartScheduler+0x12c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d10b      	bne.n	80070fa <xPortStartScheduler+0x4a>
	__asm volatile
 80070e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e6:	f383 8811 	msr	BASEPRI, r3
 80070ea:	f3bf 8f6f 	isb	sy
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	613b      	str	r3, [r7, #16]
}
 80070f4:	bf00      	nop
 80070f6:	bf00      	nop
 80070f8:	e7fd      	b.n	80070f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070fa:	4b39      	ldr	r3, [pc, #228]	@ (80071e0 <xPortStartScheduler+0x130>)
 80070fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	b2db      	uxtb	r3, r3
 8007104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	22ff      	movs	r2, #255	@ 0xff
 800710a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	b2db      	uxtb	r3, r3
 8007112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007114:	78fb      	ldrb	r3, [r7, #3]
 8007116:	b2db      	uxtb	r3, r3
 8007118:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800711c:	b2da      	uxtb	r2, r3
 800711e:	4b31      	ldr	r3, [pc, #196]	@ (80071e4 <xPortStartScheduler+0x134>)
 8007120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007122:	4b31      	ldr	r3, [pc, #196]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007124:	2207      	movs	r2, #7
 8007126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007128:	e009      	b.n	800713e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800712a:	4b2f      	ldr	r3, [pc, #188]	@ (80071e8 <xPortStartScheduler+0x138>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3b01      	subs	r3, #1
 8007130:	4a2d      	ldr	r2, [pc, #180]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	005b      	lsls	r3, r3, #1
 800713a:	b2db      	uxtb	r3, r3
 800713c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800713e:	78fb      	ldrb	r3, [r7, #3]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007146:	2b80      	cmp	r3, #128	@ 0x80
 8007148:	d0ef      	beq.n	800712a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800714a:	4b27      	ldr	r3, [pc, #156]	@ (80071e8 <xPortStartScheduler+0x138>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f1c3 0307 	rsb	r3, r3, #7
 8007152:	2b04      	cmp	r3, #4
 8007154:	d00b      	beq.n	800716e <xPortStartScheduler+0xbe>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800715a:	f383 8811 	msr	BASEPRI, r3
 800715e:	f3bf 8f6f 	isb	sy
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	60bb      	str	r3, [r7, #8]
}
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	e7fd      	b.n	800716a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800716e:	4b1e      	ldr	r3, [pc, #120]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	4a1c      	ldr	r2, [pc, #112]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007178:	4b1b      	ldr	r3, [pc, #108]	@ (80071e8 <xPortStartScheduler+0x138>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007180:	4a19      	ldr	r2, [pc, #100]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	b2da      	uxtb	r2, r3
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800718c:	4b17      	ldr	r3, [pc, #92]	@ (80071ec <xPortStartScheduler+0x13c>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a16      	ldr	r2, [pc, #88]	@ (80071ec <xPortStartScheduler+0x13c>)
 8007192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007198:	4b14      	ldr	r3, [pc, #80]	@ (80071ec <xPortStartScheduler+0x13c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a13      	ldr	r2, [pc, #76]	@ (80071ec <xPortStartScheduler+0x13c>)
 800719e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80071a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071a4:	f000 f8da 	bl	800735c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071a8:	4b11      	ldr	r3, [pc, #68]	@ (80071f0 <xPortStartScheduler+0x140>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80071ae:	f000 f8f9 	bl	80073a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80071b2:	4b10      	ldr	r3, [pc, #64]	@ (80071f4 <xPortStartScheduler+0x144>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a0f      	ldr	r2, [pc, #60]	@ (80071f4 <xPortStartScheduler+0x144>)
 80071b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80071bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071be:	f7ff ff63 	bl	8007088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071c2:	f7fe feeb 	bl	8005f9c <vTaskSwitchContext>
	prvTaskExitError();
 80071c6:	f7ff ff1b 	bl	8007000 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3718      	adds	r7, #24
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	e000ed00 	.word	0xe000ed00
 80071d8:	410fc271 	.word	0x410fc271
 80071dc:	410fc270 	.word	0x410fc270
 80071e0:	e000e400 	.word	0xe000e400
 80071e4:	200003e0 	.word	0x200003e0
 80071e8:	200003e4 	.word	0x200003e4
 80071ec:	e000ed20 	.word	0xe000ed20
 80071f0:	2000001c 	.word	0x2000001c
 80071f4:	e000ef34 	.word	0xe000ef34

080071f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
	__asm volatile
 80071fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	607b      	str	r3, [r7, #4]
}
 8007210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007212:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <vPortEnterCritical+0x5c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3301      	adds	r3, #1
 8007218:	4a0e      	ldr	r2, [pc, #56]	@ (8007254 <vPortEnterCritical+0x5c>)
 800721a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800721c:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <vPortEnterCritical+0x5c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d110      	bne.n	8007246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007224:	4b0c      	ldr	r3, [pc, #48]	@ (8007258 <vPortEnterCritical+0x60>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	b2db      	uxtb	r3, r3
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <vPortEnterCritical+0x4e>
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	603b      	str	r3, [r7, #0]
}
 8007240:	bf00      	nop
 8007242:	bf00      	nop
 8007244:	e7fd      	b.n	8007242 <vPortEnterCritical+0x4a>
	}
}
 8007246:	bf00      	nop
 8007248:	370c      	adds	r7, #12
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	2000001c 	.word	0x2000001c
 8007258:	e000ed04 	.word	0xe000ed04

0800725c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007262:	4b12      	ldr	r3, [pc, #72]	@ (80072ac <vPortExitCritical+0x50>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10b      	bne.n	8007282 <vPortExitCritical+0x26>
	__asm volatile
 800726a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	607b      	str	r3, [r7, #4]
}
 800727c:	bf00      	nop
 800727e:	bf00      	nop
 8007280:	e7fd      	b.n	800727e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007282:	4b0a      	ldr	r3, [pc, #40]	@ (80072ac <vPortExitCritical+0x50>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3b01      	subs	r3, #1
 8007288:	4a08      	ldr	r2, [pc, #32]	@ (80072ac <vPortExitCritical+0x50>)
 800728a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800728c:	4b07      	ldr	r3, [pc, #28]	@ (80072ac <vPortExitCritical+0x50>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d105      	bne.n	80072a0 <vPortExitCritical+0x44>
 8007294:	2300      	movs	r3, #0
 8007296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	f383 8811 	msr	BASEPRI, r3
}
 800729e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr
 80072ac:	2000001c 	.word	0x2000001c

080072b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072b0:	f3ef 8009 	mrs	r0, PSP
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	4b15      	ldr	r3, [pc, #84]	@ (8007310 <pxCurrentTCBConst>)
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	f01e 0f10 	tst.w	lr, #16
 80072c0:	bf08      	it	eq
 80072c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ca:	6010      	str	r0, [r2, #0]
 80072cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072d4:	f380 8811 	msr	BASEPRI, r0
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f7fe fe5c 	bl	8005f9c <vTaskSwitchContext>
 80072e4:	f04f 0000 	mov.w	r0, #0
 80072e8:	f380 8811 	msr	BASEPRI, r0
 80072ec:	bc09      	pop	{r0, r3}
 80072ee:	6819      	ldr	r1, [r3, #0]
 80072f0:	6808      	ldr	r0, [r1, #0]
 80072f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f6:	f01e 0f10 	tst.w	lr, #16
 80072fa:	bf08      	it	eq
 80072fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007300:	f380 8809 	msr	PSP, r0
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	f3af 8000 	nop.w

08007310 <pxCurrentTCBConst>:
 8007310:	20000278 	.word	0x20000278
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop

08007318 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	607b      	str	r3, [r7, #4]
}
 8007330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007332:	f7fe fd79 	bl	8005e28 <xTaskIncrementTick>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800733c:	4b06      	ldr	r3, [pc, #24]	@ (8007358 <SysTick_Handler+0x40>)
 800733e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	2300      	movs	r3, #0
 8007346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f383 8811 	msr	BASEPRI, r3
}
 800734e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007350:	bf00      	nop
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}
 8007358:	e000ed04 	.word	0xe000ed04

0800735c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800735c:	b480      	push	{r7}
 800735e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007360:	4b0b      	ldr	r3, [pc, #44]	@ (8007390 <vPortSetupTimerInterrupt+0x34>)
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007366:	4b0b      	ldr	r3, [pc, #44]	@ (8007394 <vPortSetupTimerInterrupt+0x38>)
 8007368:	2200      	movs	r2, #0
 800736a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800736c:	4b0a      	ldr	r3, [pc, #40]	@ (8007398 <vPortSetupTimerInterrupt+0x3c>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a0a      	ldr	r2, [pc, #40]	@ (800739c <vPortSetupTimerInterrupt+0x40>)
 8007372:	fba2 2303 	umull	r2, r3, r2, r3
 8007376:	099b      	lsrs	r3, r3, #6
 8007378:	4a09      	ldr	r2, [pc, #36]	@ (80073a0 <vPortSetupTimerInterrupt+0x44>)
 800737a:	3b01      	subs	r3, #1
 800737c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800737e:	4b04      	ldr	r3, [pc, #16]	@ (8007390 <vPortSetupTimerInterrupt+0x34>)
 8007380:	2207      	movs	r2, #7
 8007382:	601a      	str	r2, [r3, #0]
}
 8007384:	bf00      	nop
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	e000e010 	.word	0xe000e010
 8007394:	e000e018 	.word	0xe000e018
 8007398:	20000000 	.word	0x20000000
 800739c:	10624dd3 	.word	0x10624dd3
 80073a0:	e000e014 	.word	0xe000e014

080073a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80073a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80073b4 <vPortEnableVFP+0x10>
 80073a8:	6801      	ldr	r1, [r0, #0]
 80073aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80073ae:	6001      	str	r1, [r0, #0]
 80073b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80073b2:	bf00      	nop
 80073b4:	e000ed88 	.word	0xe000ed88

080073b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80073be:	f3ef 8305 	mrs	r3, IPSR
 80073c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b0f      	cmp	r3, #15
 80073c8:	d915      	bls.n	80073f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80073ca:	4a18      	ldr	r2, [pc, #96]	@ (800742c <vPortValidateInterruptPriority+0x74>)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4413      	add	r3, r2
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073d4:	4b16      	ldr	r3, [pc, #88]	@ (8007430 <vPortValidateInterruptPriority+0x78>)
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	7afa      	ldrb	r2, [r7, #11]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d20b      	bcs.n	80073f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	607b      	str	r3, [r7, #4]
}
 80073f0:	bf00      	nop
 80073f2:	bf00      	nop
 80073f4:	e7fd      	b.n	80073f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007434 <vPortValidateInterruptPriority+0x7c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80073fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007438 <vPortValidateInterruptPriority+0x80>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d90b      	bls.n	800741e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	603b      	str	r3, [r7, #0]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <vPortValidateInterruptPriority+0x62>
	}
 800741e:	bf00      	nop
 8007420:	3714      	adds	r7, #20
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	e000e3f0 	.word	0xe000e3f0
 8007430:	200003e0 	.word	0x200003e0
 8007434:	e000ed0c 	.word	0xe000ed0c
 8007438:	200003e4 	.word	0x200003e4

0800743c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b08a      	sub	sp, #40	@ 0x28
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007444:	2300      	movs	r3, #0
 8007446:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007448:	f7fe fc20 	bl	8005c8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800744c:	4b5c      	ldr	r3, [pc, #368]	@ (80075c0 <pvPortMalloc+0x184>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d101      	bne.n	8007458 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007454:	f000 f924 	bl	80076a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007458:	4b5a      	ldr	r3, [pc, #360]	@ (80075c4 <pvPortMalloc+0x188>)
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4013      	ands	r3, r2
 8007460:	2b00      	cmp	r3, #0
 8007462:	f040 8095 	bne.w	8007590 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d01e      	beq.n	80074aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800746c:	2208      	movs	r2, #8
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4413      	add	r3, r2
 8007472:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f003 0307 	and.w	r3, r3, #7
 800747a:	2b00      	cmp	r3, #0
 800747c:	d015      	beq.n	80074aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f023 0307 	bic.w	r3, r3, #7
 8007484:	3308      	adds	r3, #8
 8007486:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00b      	beq.n	80074aa <pvPortMalloc+0x6e>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	617b      	str	r3, [r7, #20]
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
 80074a8:	e7fd      	b.n	80074a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d06f      	beq.n	8007590 <pvPortMalloc+0x154>
 80074b0:	4b45      	ldr	r3, [pc, #276]	@ (80075c8 <pvPortMalloc+0x18c>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d86a      	bhi.n	8007590 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80074ba:	4b44      	ldr	r3, [pc, #272]	@ (80075cc <pvPortMalloc+0x190>)
 80074bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80074be:	4b43      	ldr	r3, [pc, #268]	@ (80075cc <pvPortMalloc+0x190>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074c4:	e004      	b.n	80074d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d903      	bls.n	80074e2 <pvPortMalloc+0xa6>
 80074da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d1f1      	bne.n	80074c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074e2:	4b37      	ldr	r3, [pc, #220]	@ (80075c0 <pvPortMalloc+0x184>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d051      	beq.n	8007590 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074ec:	6a3b      	ldr	r3, [r7, #32]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2208      	movs	r2, #8
 80074f2:	4413      	add	r3, r2
 80074f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	1ad2      	subs	r2, r2, r3
 8007506:	2308      	movs	r3, #8
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	429a      	cmp	r2, r3
 800750c:	d920      	bls.n	8007550 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800750e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4413      	add	r3, r2
 8007514:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	f003 0307 	and.w	r3, r3, #7
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00b      	beq.n	8007538 <pvPortMalloc+0xfc>
	__asm volatile
 8007520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007524:	f383 8811 	msr	BASEPRI, r3
 8007528:	f3bf 8f6f 	isb	sy
 800752c:	f3bf 8f4f 	dsb	sy
 8007530:	613b      	str	r3, [r7, #16]
}
 8007532:	bf00      	nop
 8007534:	bf00      	nop
 8007536:	e7fd      	b.n	8007534 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	1ad2      	subs	r2, r2, r3
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800754a:	69b8      	ldr	r0, [r7, #24]
 800754c:	f000 f90a 	bl	8007764 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007550:	4b1d      	ldr	r3, [pc, #116]	@ (80075c8 <pvPortMalloc+0x18c>)
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	4a1b      	ldr	r2, [pc, #108]	@ (80075c8 <pvPortMalloc+0x18c>)
 800755c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800755e:	4b1a      	ldr	r3, [pc, #104]	@ (80075c8 <pvPortMalloc+0x18c>)
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	4b1b      	ldr	r3, [pc, #108]	@ (80075d0 <pvPortMalloc+0x194>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d203      	bcs.n	8007572 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800756a:	4b17      	ldr	r3, [pc, #92]	@ (80075c8 <pvPortMalloc+0x18c>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a18      	ldr	r2, [pc, #96]	@ (80075d0 <pvPortMalloc+0x194>)
 8007570:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	685a      	ldr	r2, [r3, #4]
 8007576:	4b13      	ldr	r3, [pc, #76]	@ (80075c4 <pvPortMalloc+0x188>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	431a      	orrs	r2, r3
 800757c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	2200      	movs	r2, #0
 8007584:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007586:	4b13      	ldr	r3, [pc, #76]	@ (80075d4 <pvPortMalloc+0x198>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3301      	adds	r3, #1
 800758c:	4a11      	ldr	r2, [pc, #68]	@ (80075d4 <pvPortMalloc+0x198>)
 800758e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007590:	f7fe fb8a 	bl	8005ca8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	f003 0307 	and.w	r3, r3, #7
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00b      	beq.n	80075b6 <pvPortMalloc+0x17a>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a2:	f383 8811 	msr	BASEPRI, r3
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	60fb      	str	r3, [r7, #12]
}
 80075b0:	bf00      	nop
 80075b2:	bf00      	nop
 80075b4:	e7fd      	b.n	80075b2 <pvPortMalloc+0x176>
	return pvReturn;
 80075b6:	69fb      	ldr	r3, [r7, #28]
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3728      	adds	r7, #40	@ 0x28
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	200033f0 	.word	0x200033f0
 80075c4:	20003404 	.word	0x20003404
 80075c8:	200033f4 	.word	0x200033f4
 80075cc:	200033e8 	.word	0x200033e8
 80075d0:	200033f8 	.word	0x200033f8
 80075d4:	200033fc 	.word	0x200033fc

080075d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d04f      	beq.n	800768a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80075ea:	2308      	movs	r3, #8
 80075ec:	425b      	negs	r3, r3
 80075ee:	697a      	ldr	r2, [r7, #20]
 80075f0:	4413      	add	r3, r2
 80075f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	4b25      	ldr	r3, [pc, #148]	@ (8007694 <vPortFree+0xbc>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4013      	ands	r3, r2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10b      	bne.n	800761e <vPortFree+0x46>
	__asm volatile
 8007606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760a:	f383 8811 	msr	BASEPRI, r3
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f3bf 8f4f 	dsb	sy
 8007616:	60fb      	str	r3, [r7, #12]
}
 8007618:	bf00      	nop
 800761a:	bf00      	nop
 800761c:	e7fd      	b.n	800761a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <vPortFree+0x66>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	60bb      	str	r3, [r7, #8]
}
 8007638:	bf00      	nop
 800763a:	bf00      	nop
 800763c:	e7fd      	b.n	800763a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	4b14      	ldr	r3, [pc, #80]	@ (8007694 <vPortFree+0xbc>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4013      	ands	r3, r2
 8007648:	2b00      	cmp	r3, #0
 800764a:	d01e      	beq.n	800768a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d11a      	bne.n	800768a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	4b0e      	ldr	r3, [pc, #56]	@ (8007694 <vPortFree+0xbc>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	43db      	mvns	r3, r3
 800765e:	401a      	ands	r2, r3
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007664:	f7fe fb12 	bl	8005c8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	4b0a      	ldr	r3, [pc, #40]	@ (8007698 <vPortFree+0xc0>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4413      	add	r3, r2
 8007672:	4a09      	ldr	r2, [pc, #36]	@ (8007698 <vPortFree+0xc0>)
 8007674:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007676:	6938      	ldr	r0, [r7, #16]
 8007678:	f000 f874 	bl	8007764 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800767c:	4b07      	ldr	r3, [pc, #28]	@ (800769c <vPortFree+0xc4>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3301      	adds	r3, #1
 8007682:	4a06      	ldr	r2, [pc, #24]	@ (800769c <vPortFree+0xc4>)
 8007684:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007686:	f7fe fb0f 	bl	8005ca8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800768a:	bf00      	nop
 800768c:	3718      	adds	r7, #24
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	20003404 	.word	0x20003404
 8007698:	200033f4 	.word	0x200033f4
 800769c:	20003400 	.word	0x20003400

080076a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80076a6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80076aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80076ac:	4b27      	ldr	r3, [pc, #156]	@ (800774c <prvHeapInit+0xac>)
 80076ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f003 0307 	and.w	r3, r3, #7
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00c      	beq.n	80076d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	3307      	adds	r3, #7
 80076be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f023 0307 	bic.w	r3, r3, #7
 80076c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80076c8:	68ba      	ldr	r2, [r7, #8]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	4a1f      	ldr	r2, [pc, #124]	@ (800774c <prvHeapInit+0xac>)
 80076d0:	4413      	add	r3, r2
 80076d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007750 <prvHeapInit+0xb0>)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076de:	4b1c      	ldr	r3, [pc, #112]	@ (8007750 <prvHeapInit+0xb0>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	4413      	add	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80076ec:	2208      	movs	r2, #8
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	1a9b      	subs	r3, r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0307 	bic.w	r3, r3, #7
 80076fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	4a15      	ldr	r2, [pc, #84]	@ (8007754 <prvHeapInit+0xb4>)
 8007700:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007702:	4b14      	ldr	r3, [pc, #80]	@ (8007754 <prvHeapInit+0xb4>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2200      	movs	r2, #0
 8007708:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800770a:	4b12      	ldr	r3, [pc, #72]	@ (8007754 <prvHeapInit+0xb4>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2200      	movs	r2, #0
 8007710:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	1ad2      	subs	r2, r2, r3
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007720:	4b0c      	ldr	r3, [pc, #48]	@ (8007754 <prvHeapInit+0xb4>)
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	4a0a      	ldr	r2, [pc, #40]	@ (8007758 <prvHeapInit+0xb8>)
 800772e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	4a09      	ldr	r2, [pc, #36]	@ (800775c <prvHeapInit+0xbc>)
 8007736:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007738:	4b09      	ldr	r3, [pc, #36]	@ (8007760 <prvHeapInit+0xc0>)
 800773a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800773e:	601a      	str	r2, [r3, #0]
}
 8007740:	bf00      	nop
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	200003e8 	.word	0x200003e8
 8007750:	200033e8 	.word	0x200033e8
 8007754:	200033f0 	.word	0x200033f0
 8007758:	200033f8 	.word	0x200033f8
 800775c:	200033f4 	.word	0x200033f4
 8007760:	20003404 	.word	0x20003404

08007764 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800776c:	4b28      	ldr	r3, [pc, #160]	@ (8007810 <prvInsertBlockIntoFreeList+0xac>)
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	e002      	b.n	8007778 <prvInsertBlockIntoFreeList+0x14>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	60fb      	str	r3, [r7, #12]
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	429a      	cmp	r2, r3
 8007780:	d8f7      	bhi.n	8007772 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	4413      	add	r3, r2
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	429a      	cmp	r2, r3
 8007792:	d108      	bne.n	80077a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	441a      	add	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	441a      	add	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d118      	bne.n	80077ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	4b15      	ldr	r3, [pc, #84]	@ (8007814 <prvInsertBlockIntoFreeList+0xb0>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d00d      	beq.n	80077e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	441a      	add	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	601a      	str	r2, [r3, #0]
 80077e0:	e008      	b.n	80077f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <prvInsertBlockIntoFreeList+0xb0>)
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e003      	b.n	80077f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d002      	beq.n	8007802 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007802:	bf00      	nop
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	200033e8 	.word	0x200033e8
 8007814:	200033f0 	.word	0x200033f0

08007818 <memset>:
 8007818:	4402      	add	r2, r0
 800781a:	4603      	mov	r3, r0
 800781c:	4293      	cmp	r3, r2
 800781e:	d100      	bne.n	8007822 <memset+0xa>
 8007820:	4770      	bx	lr
 8007822:	f803 1b01 	strb.w	r1, [r3], #1
 8007826:	e7f9      	b.n	800781c <memset+0x4>

08007828 <_reclaim_reent>:
 8007828:	4b2d      	ldr	r3, [pc, #180]	@ (80078e0 <_reclaim_reent+0xb8>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4283      	cmp	r3, r0
 800782e:	b570      	push	{r4, r5, r6, lr}
 8007830:	4604      	mov	r4, r0
 8007832:	d053      	beq.n	80078dc <_reclaim_reent+0xb4>
 8007834:	69c3      	ldr	r3, [r0, #28]
 8007836:	b31b      	cbz	r3, 8007880 <_reclaim_reent+0x58>
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	b163      	cbz	r3, 8007856 <_reclaim_reent+0x2e>
 800783c:	2500      	movs	r5, #0
 800783e:	69e3      	ldr	r3, [r4, #28]
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	5959      	ldr	r1, [r3, r5]
 8007844:	b9b1      	cbnz	r1, 8007874 <_reclaim_reent+0x4c>
 8007846:	3504      	adds	r5, #4
 8007848:	2d80      	cmp	r5, #128	@ 0x80
 800784a:	d1f8      	bne.n	800783e <_reclaim_reent+0x16>
 800784c:	69e3      	ldr	r3, [r4, #28]
 800784e:	4620      	mov	r0, r4
 8007850:	68d9      	ldr	r1, [r3, #12]
 8007852:	f000 f87b 	bl	800794c <_free_r>
 8007856:	69e3      	ldr	r3, [r4, #28]
 8007858:	6819      	ldr	r1, [r3, #0]
 800785a:	b111      	cbz	r1, 8007862 <_reclaim_reent+0x3a>
 800785c:	4620      	mov	r0, r4
 800785e:	f000 f875 	bl	800794c <_free_r>
 8007862:	69e3      	ldr	r3, [r4, #28]
 8007864:	689d      	ldr	r5, [r3, #8]
 8007866:	b15d      	cbz	r5, 8007880 <_reclaim_reent+0x58>
 8007868:	4629      	mov	r1, r5
 800786a:	4620      	mov	r0, r4
 800786c:	682d      	ldr	r5, [r5, #0]
 800786e:	f000 f86d 	bl	800794c <_free_r>
 8007872:	e7f8      	b.n	8007866 <_reclaim_reent+0x3e>
 8007874:	680e      	ldr	r6, [r1, #0]
 8007876:	4620      	mov	r0, r4
 8007878:	f000 f868 	bl	800794c <_free_r>
 800787c:	4631      	mov	r1, r6
 800787e:	e7e1      	b.n	8007844 <_reclaim_reent+0x1c>
 8007880:	6961      	ldr	r1, [r4, #20]
 8007882:	b111      	cbz	r1, 800788a <_reclaim_reent+0x62>
 8007884:	4620      	mov	r0, r4
 8007886:	f000 f861 	bl	800794c <_free_r>
 800788a:	69e1      	ldr	r1, [r4, #28]
 800788c:	b111      	cbz	r1, 8007894 <_reclaim_reent+0x6c>
 800788e:	4620      	mov	r0, r4
 8007890:	f000 f85c 	bl	800794c <_free_r>
 8007894:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007896:	b111      	cbz	r1, 800789e <_reclaim_reent+0x76>
 8007898:	4620      	mov	r0, r4
 800789a:	f000 f857 	bl	800794c <_free_r>
 800789e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078a0:	b111      	cbz	r1, 80078a8 <_reclaim_reent+0x80>
 80078a2:	4620      	mov	r0, r4
 80078a4:	f000 f852 	bl	800794c <_free_r>
 80078a8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80078aa:	b111      	cbz	r1, 80078b2 <_reclaim_reent+0x8a>
 80078ac:	4620      	mov	r0, r4
 80078ae:	f000 f84d 	bl	800794c <_free_r>
 80078b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80078b4:	b111      	cbz	r1, 80078bc <_reclaim_reent+0x94>
 80078b6:	4620      	mov	r0, r4
 80078b8:	f000 f848 	bl	800794c <_free_r>
 80078bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80078be:	b111      	cbz	r1, 80078c6 <_reclaim_reent+0x9e>
 80078c0:	4620      	mov	r0, r4
 80078c2:	f000 f843 	bl	800794c <_free_r>
 80078c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80078c8:	b111      	cbz	r1, 80078d0 <_reclaim_reent+0xa8>
 80078ca:	4620      	mov	r0, r4
 80078cc:	f000 f83e 	bl	800794c <_free_r>
 80078d0:	6a23      	ldr	r3, [r4, #32]
 80078d2:	b11b      	cbz	r3, 80078dc <_reclaim_reent+0xb4>
 80078d4:	4620      	mov	r0, r4
 80078d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80078da:	4718      	bx	r3
 80078dc:	bd70      	pop	{r4, r5, r6, pc}
 80078de:	bf00      	nop
 80078e0:	20000020 	.word	0x20000020

080078e4 <__libc_init_array>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	4d0d      	ldr	r5, [pc, #52]	@ (800791c <__libc_init_array+0x38>)
 80078e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007920 <__libc_init_array+0x3c>)
 80078ea:	1b64      	subs	r4, r4, r5
 80078ec:	10a4      	asrs	r4, r4, #2
 80078ee:	2600      	movs	r6, #0
 80078f0:	42a6      	cmp	r6, r4
 80078f2:	d109      	bne.n	8007908 <__libc_init_array+0x24>
 80078f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007924 <__libc_init_array+0x40>)
 80078f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007928 <__libc_init_array+0x44>)
 80078f8:	f000 f87e 	bl	80079f8 <_init>
 80078fc:	1b64      	subs	r4, r4, r5
 80078fe:	10a4      	asrs	r4, r4, #2
 8007900:	2600      	movs	r6, #0
 8007902:	42a6      	cmp	r6, r4
 8007904:	d105      	bne.n	8007912 <__libc_init_array+0x2e>
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	f855 3b04 	ldr.w	r3, [r5], #4
 800790c:	4798      	blx	r3
 800790e:	3601      	adds	r6, #1
 8007910:	e7ee      	b.n	80078f0 <__libc_init_array+0xc>
 8007912:	f855 3b04 	ldr.w	r3, [r5], #4
 8007916:	4798      	blx	r3
 8007918:	3601      	adds	r6, #1
 800791a:	e7f2      	b.n	8007902 <__libc_init_array+0x1e>
 800791c:	080080b0 	.word	0x080080b0
 8007920:	080080b0 	.word	0x080080b0
 8007924:	080080b0 	.word	0x080080b0
 8007928:	080080b4 	.word	0x080080b4

0800792c <__retarget_lock_acquire_recursive>:
 800792c:	4770      	bx	lr

0800792e <__retarget_lock_release_recursive>:
 800792e:	4770      	bx	lr

08007930 <memcpy>:
 8007930:	440a      	add	r2, r1
 8007932:	4291      	cmp	r1, r2
 8007934:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007938:	d100      	bne.n	800793c <memcpy+0xc>
 800793a:	4770      	bx	lr
 800793c:	b510      	push	{r4, lr}
 800793e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007942:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007946:	4291      	cmp	r1, r2
 8007948:	d1f9      	bne.n	800793e <memcpy+0xe>
 800794a:	bd10      	pop	{r4, pc}

0800794c <_free_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4605      	mov	r5, r0
 8007950:	2900      	cmp	r1, #0
 8007952:	d041      	beq.n	80079d8 <_free_r+0x8c>
 8007954:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007958:	1f0c      	subs	r4, r1, #4
 800795a:	2b00      	cmp	r3, #0
 800795c:	bfb8      	it	lt
 800795e:	18e4      	addlt	r4, r4, r3
 8007960:	f000 f83e 	bl	80079e0 <__malloc_lock>
 8007964:	4a1d      	ldr	r2, [pc, #116]	@ (80079dc <_free_r+0x90>)
 8007966:	6813      	ldr	r3, [r2, #0]
 8007968:	b933      	cbnz	r3, 8007978 <_free_r+0x2c>
 800796a:	6063      	str	r3, [r4, #4]
 800796c:	6014      	str	r4, [r2, #0]
 800796e:	4628      	mov	r0, r5
 8007970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007974:	f000 b83a 	b.w	80079ec <__malloc_unlock>
 8007978:	42a3      	cmp	r3, r4
 800797a:	d908      	bls.n	800798e <_free_r+0x42>
 800797c:	6820      	ldr	r0, [r4, #0]
 800797e:	1821      	adds	r1, r4, r0
 8007980:	428b      	cmp	r3, r1
 8007982:	bf01      	itttt	eq
 8007984:	6819      	ldreq	r1, [r3, #0]
 8007986:	685b      	ldreq	r3, [r3, #4]
 8007988:	1809      	addeq	r1, r1, r0
 800798a:	6021      	streq	r1, [r4, #0]
 800798c:	e7ed      	b.n	800796a <_free_r+0x1e>
 800798e:	461a      	mov	r2, r3
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	b10b      	cbz	r3, 8007998 <_free_r+0x4c>
 8007994:	42a3      	cmp	r3, r4
 8007996:	d9fa      	bls.n	800798e <_free_r+0x42>
 8007998:	6811      	ldr	r1, [r2, #0]
 800799a:	1850      	adds	r0, r2, r1
 800799c:	42a0      	cmp	r0, r4
 800799e:	d10b      	bne.n	80079b8 <_free_r+0x6c>
 80079a0:	6820      	ldr	r0, [r4, #0]
 80079a2:	4401      	add	r1, r0
 80079a4:	1850      	adds	r0, r2, r1
 80079a6:	4283      	cmp	r3, r0
 80079a8:	6011      	str	r1, [r2, #0]
 80079aa:	d1e0      	bne.n	800796e <_free_r+0x22>
 80079ac:	6818      	ldr	r0, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	6053      	str	r3, [r2, #4]
 80079b2:	4408      	add	r0, r1
 80079b4:	6010      	str	r0, [r2, #0]
 80079b6:	e7da      	b.n	800796e <_free_r+0x22>
 80079b8:	d902      	bls.n	80079c0 <_free_r+0x74>
 80079ba:	230c      	movs	r3, #12
 80079bc:	602b      	str	r3, [r5, #0]
 80079be:	e7d6      	b.n	800796e <_free_r+0x22>
 80079c0:	6820      	ldr	r0, [r4, #0]
 80079c2:	1821      	adds	r1, r4, r0
 80079c4:	428b      	cmp	r3, r1
 80079c6:	bf04      	itt	eq
 80079c8:	6819      	ldreq	r1, [r3, #0]
 80079ca:	685b      	ldreq	r3, [r3, #4]
 80079cc:	6063      	str	r3, [r4, #4]
 80079ce:	bf04      	itt	eq
 80079d0:	1809      	addeq	r1, r1, r0
 80079d2:	6021      	streq	r1, [r4, #0]
 80079d4:	6054      	str	r4, [r2, #4]
 80079d6:	e7ca      	b.n	800796e <_free_r+0x22>
 80079d8:	bd38      	pop	{r3, r4, r5, pc}
 80079da:	bf00      	nop
 80079dc:	20003544 	.word	0x20003544

080079e0 <__malloc_lock>:
 80079e0:	4801      	ldr	r0, [pc, #4]	@ (80079e8 <__malloc_lock+0x8>)
 80079e2:	f7ff bfa3 	b.w	800792c <__retarget_lock_acquire_recursive>
 80079e6:	bf00      	nop
 80079e8:	20003540 	.word	0x20003540

080079ec <__malloc_unlock>:
 80079ec:	4801      	ldr	r0, [pc, #4]	@ (80079f4 <__malloc_unlock+0x8>)
 80079ee:	f7ff bf9e 	b.w	800792e <__retarget_lock_release_recursive>
 80079f2:	bf00      	nop
 80079f4:	20003540 	.word	0x20003540

080079f8 <_init>:
 80079f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fa:	bf00      	nop
 80079fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079fe:	bc08      	pop	{r3}
 8007a00:	469e      	mov	lr, r3
 8007a02:	4770      	bx	lr

08007a04 <_fini>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	bf00      	nop
 8007a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a0a:	bc08      	pop	{r3}
 8007a0c:	469e      	mov	lr, r3
 8007a0e:	4770      	bx	lr
