<def f='include/c++/7/bits/stl_vector.h' l='500' ll='502' type='void std::vector::assign(size_type __n, const value_type &amp; __val)'/>
<doc f='include/c++/7/bits/stl_vector.h' l='490'>/**
       *  @brief  Assigns a given value to a %vector.
       *  @param  __n  Number of elements to be assigned.
       *  @param  __val  Value to be assigned.
       *
       *  This function fills a %vector with @a __n copies of the given
       *  value.  Note that the assignment completely changes the
       *  %vector and that the resulting %vector&apos;s size is the same as
       *  the number of elements assigned.
       */</doc>
<use f='llvm/clang/lib/Format/FormatToken.cpp' l='244' u='c' c='_ZN5clang6format18CommaSeparatedList25precomputeFormattingInfosEPKNS0_11FormatTokenE'/>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='159' u='c' c='_ZN4llvm18ExecutionDomainFix15enterBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='627' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='628' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='650' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='651' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/ReachingDefAnalysis.cpp' l='36' u='c' c='_ZN4llvm19ReachingDefAnalysis15enterBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1250' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='269' u='c' c='_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='344' u='c' c='_ZN4llvm18RegPressureTracker12initLiveThruERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2006' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv'/>
<use f='llvm/llvm/lib/ProfileData/Coverage/CoverageMapping.cpp' l='220' u='c' c='_ZN4llvm8coverage15CoverageMapping18loadFunctionRecordERKNS0_21CoverageMappingRecordERNS_22IndexedInstrProfReaderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNILPSched.cpp' l='302' u='c' c='_ZN12_GLOBAL__N_115GCNILPScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='448' u='c' c='_ZN4llvm15SIScheduleBlock12undoScheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='513' u='c' c='_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1749' u='c' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/utils/TableGen/AsmWriterEmitter.cpp' l='168' u='c' c='_ZNK12_GLOBAL__N_116AsmWriterEmitter25FindUniqueOperandCommandsERSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EERS1_IS1_IjSaIjEESaISC_EERSC_b'/>
<use f='llvm/llvm/utils/unittest/googlemock/src/gmock-matchers.cc' l='228' u='c' c='_ZN7testing8internal22MaxBipartiteMatchState7ComputeEv'/>
