// Seed: 2239346658
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri1 id_2,
    output wor  id_3,
    input  tri  id_4
);
  always begin : LABEL_0
    $signed(9);
    ;
  end
  wand id_6 = id_4;
  assign id_2 = 1;
  assign module_1.id_9 = 0;
  assign id_6 = id_6 == id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8,
    output wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wire id_12
);
  wire [-1 : -1] id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_5
  );
endmodule
