{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "06", "@timestamp": "2021-05-06T06:02:10.000010-04:00", "@year": "2021", "@month": "05"}, "ait:date-sort": {"@day": "31", "@year": "2012", "@month": "05"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Computer Department"}, {"$": "University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Implementation of sorting algorithms in reconfigurable hardware", "abstracts": "The paper discusses data sorting algorithms which create and traverse tree-like data structures and permit fast resorting. Optimization is achieved through rational grouping of previously developed methods allowing address-based representation and compact coding of data items. The results of hardware implementation of the algorithms and prototyping in FPGA (Field-Programmable Gate Arrays) demonstrate that: 1) sorting algorithms can be implemented efficiently in low-cost FPGA; 2) the developed coding technique permits data items to be compactly represented in memory; 3) combining different sorting methods produces the best results in terms of performance and memory requirements; 4) low-cost devices can only be used to tackle limited sets of data (up to 2 20 in a Spartan-3 1200 FPGA) and for processing more data either a more powerful FPGA or an external memory is required. \u00a9 2012 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "graph and tree search strategies", "@xml:lang": "eng"}, {"$": "hierarchical finite state machine", "@xml:lang": "eng"}, {"$": "N-ary tree", "@xml:lang": "eng"}, {"$": "special-purpose hardware", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"volisspag": {"pagerange": {"@first": "107", "@last": "110"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781467307826", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2012 16th IEEE Mediterranean Electrotechnical Conference, MELECON 2012", "conflocation": {"city-group": "Yasmine Hammamet", "@country": "tun"}, "confcode": "89945", "confdate": {"enddate": {"@day": "28", "@year": "2012", "@month": "03"}, "startdate": {"@day": "25", "@year": "2012", "@month": "03"}}}}}, "sourcetitle": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "publicationdate": {"year": "2012", "date-text": {"@xfab-added": "true", "$": "2012"}}, "codencode": "PMECF", "sourcetitle-abbrev": "Proc Mediterr Electrotech Conf MELECON", "@country": "usa", "issuetitle": "2012 16th IEEE Mediterranean Electrotechnical Conference, MELECON 2012", "publicationyear": {"@first": "2012"}, "article-number": "6196391", "@srcid": "57064"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2012 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "31", "@year": "2012", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "364889612", "@idtype": "PUI"}, {"$": "20122215073751", "@idtype": "CPX"}, {"$": "84861511468", "@idtype": "SCP"}, {"$": "84861511468", "@idtype": "SGR"}], "ce:doi": "10.1109/MELCON.2012.6196391"}}, "tail": {"bibliography": {"@refcount": "18", "reference": [{"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stain, Introduction to Algorithms, 2ndedition, MIT Press, 2002.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2ndedition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "S. Chey, J. Liz, J.W. Sheaffery, K. Skadrony, and J. Lach, \"Accelerating Compute-Intensive Applications with GPUs and FPGAs\", Proc. Sym. on Application Specific Processors, Anaheim, June 2008, pp. 101-107.", "@id": "3", "ref-info": {"ref-title": {"ref-titletext": "Accelerating Compute-Intensive Applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proc. Sym. on Application Specific Processors, Anaheim, June 2008"}}, {"ref-fulltext": "R.D. Chamberlain and N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rdInt'l Workshop on High-Performance Reconfigurable Comp. Techn. and Applications, November 2009.", "@id": "4", "ref-info": {"ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rdInt'l Workshop on High-Performance Reconfigurable Comp. Techn. and Applications, November 2009"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proceedings of the 7thAsian Control Conference - ASCC'2009, Hong Kong, August 2009, pp. 9-14.", "@id": "5", "ref-info": {"ref-title": {"ref-titletext": "Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 7thAsian Control Conference - ASCC'2009, Hong Kong, August 2009"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Recursive and Iterative Algorithms for Nary Search Problems\", Proc. 2ndIFIP Symp. on Professional Practice in Artificial Intelligence - AISPP'2006, 19thIFIP World Computer Congress, Santiago de Chile, Chile, August 2006, pp. 81-90.", "@id": "6", "ref-info": {"ref-title": {"ref-titletext": "Recursive and Iterative Algorithms for Nary Search Problems"}, "refd-itemidlist": {"itemid": {"$": "84927608470", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "81", "@last": "90"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 2ndIFIP Symp. on Professional Practice in Artificial Intelligence - AISPP'2006, 19thIFIP World Computer Congress, Santiago de Chile, Chile, August 2006"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", Proc. 21sInt. Conf. on Field Programmable Logic and Applications - FPL 2011, Crete, Greece, September 2011, pp. 405-410.", "@id": "7", "ref-info": {"ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21sInt. Conf. on Field Programmable Logic and Applications - FPL 2011, Crete, Greece, September 2011"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers,\" Proc. 45thDesign Automation Conf., Anaheim, CA, USA, June 2008, pp. 780-785.", "@id": "8", "ref-info": {"ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45thDesign Automation Conf., Anaheim, CA, USA, June 2008"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, and A. Sudnitson, \"Parallel FPGA-based Implementation of Recursive Sorting Algorithms\", Proc. 2010 Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig'2010, Cancun, Mexico, December 2010, pp. 121-126.", "@id": "9", "ref-info": {"ref-title": {"ref-titletext": "Parallel FPGA-based Implementation of Recursive Sorting Algorithms"}, "refd-itemidlist": {"itemid": {"$": "79951739418", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "121", "@last": "126"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 2010 Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig'2010, Cancun, Mexico, December 2010"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proc. 15thInt. Conf. on Field-Programmable Logic and Applications - FPL'2005, Finland, August 2005, pp. 235-240.", "@id": "10", "ref-info": {"ref-title": {"ref-titletext": "FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. 15thInt. Conf. on Field-Programmable Logic and Applications - FPL'2005, Finland, August 2005"}}, {"ref-fulltext": "I. Skliarova and V. Sklyarov, \"Recursion in Reconfigurable Computing: a Survey of Implementation Approaches\", Proc. 19thInt. Conf. on Field Programmable Logic and Applications - FPL'2009, Prague, Czech Republic, August-September 2009, pp. 224-229.", "@id": "11", "ref-info": {"ref-title": {"ref-titletext": "Recursion in Reconfigurable Computing: A Survey of Implementation Approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 19thInt. Conf. on Field Programmable Logic and Applications - FPL'2009, Prague, Czech Republic, August-September 2009"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. 12thBiennial Baltic Electronics Conf. - BEC'2010, invited paper, Tallinn, Estonia, October 2010, pp. 37-48.", "@id": "12", "ref-info": {"ref-title": {"ref-titletext": "Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12thBiennial Baltic Electronics Conf. - BEC'2010, Invited Paper, Tallinn, Estonia, October 2010"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and Implementation of Parallel Hierarchical Finite State Machines\", Proc. 2ndInt. Conf. on Communications and Electronics - HUT-ICCE'2008, Hoi An, Vietnam, June 2008, pp. 33-38.", "@id": "13", "ref-info": {"ref-title": {"ref-titletext": "Design and Implementation of Parallel Hierarchical Finite State Machines"}, "refd-itemidlist": {"itemid": {"$": "51549112960", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 2ndInt. Conf. on Communications and Electronics - HUT-ICCE'2008, Hoi An, Vietnam, June 2008"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, P. Almeida, and M. Almeida, \"Design Tools and Reusable Libraries for FPGA-Based Digital Circuits\", Proc. EUROMICRO Symp. on Digital System Design - DSD'2003, Antalya, Turkey, September 2003, pp. 255-263.", "@id": "14", "ref-info": {"ref-title": {"ref-titletext": "Design Tools and Reusable Libraries for FPGA-Based Digital Circuits"}, "refd-itemidlist": {"itemid": {"$": "20344374529", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "255", "@last": "263"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}]}, "ref-sourcetitle": "Proc. EUROMICRO Symp. on Digital System Design - DSD'2003, Antalya, Turkey, September 2003"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical graph-schemes\", Latvian Academy of Science, Automatics and Computers, no. 2, 1984, pp. 82-87.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1984"}, "ref-title": {"ref-titletext": "Hierarchical graph-schemes"}, "refd-itemidlist": {"itemid": {"$": "33749733459", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "2"}, "pagerange": {"@first": "82", "@last": "87"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Latvian Academy of Science, Automatics and Computers"}}, {"ref-fulltext": "V. Sklyarov, Synthesis of Finite State Machines Based on Matrix LSI, Science, Minsk, Belarus, 1984.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "1984"}, "refd-itemidlist": {"itemid": {"$": "33845513627", "@idtype": "SGR"}}, "ref-text": "Science, Minsk, Belarus", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Synthesis of Finite State Machines Based on Matrix LSI"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices\", Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms - ERSA'2003, Las Vegas, USA, June 2003, pp. 127-133.", "@id": "17", "ref-info": {"ref-title": {"ref-titletext": "Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "127", "@last": "133"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms - ERSA'2003, Las Vegas, USA, June 2003"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A.B. Ferrari, \"Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model\", Proc. XVI Conf. on Design of Circuits and Integrated Systems - DCIS'2001, Oporto, Portugal, November 2001, pp. 486-491.", "@id": "18", "ref-info": {"ref-title": {"ref-titletext": "Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model"}, "refd-itemidlist": {"itemid": {"$": "0009977635", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "486", "@last": "491"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. XVI Conf. on Design of Circuits and Integrated Systems - DCIS'2001, Oporto, Portugal, November 2001"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84861511468", "dc:description": "The paper discusses data sorting algorithms which create and traverse tree-like data structures and permit fast resorting. Optimization is achieved through rational grouping of previously developed methods allowing address-based representation and compact coding of data items. The results of hardware implementation of the algorithms and prototyping in FPGA (Field-Programmable Gate Arrays) demonstrate that: 1) sorting algorithms can be implemented efficiently in low-cost FPGA; 2) the developed coding technique permits data items to be compactly represented in memory; 3) combining different sorting methods produces the best results in terms of performance and memory requirements; 4) low-cost devices can only be used to tackle limited sets of data (up to 2 20 in a Spartan-3 1200 FPGA) and for processing more data either a more powerful FPGA or an external memory is required. \u00a9 2012 IEEE.", "prism:coverDate": "2012-05-31", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84861511468", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84861511468"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84861511468&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84861511468&origin=inward"}], "prism:isbn": "9781467307826", "prism:publicationName": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "source-id": "57064", "citedby-count": "3", "subtype": "cp", "prism:pageRange": "107-110", "dc:title": "Implementation of sorting algorithms in reconfigurable hardware", "prism:endingPage": "110", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/MELCON.2012.6196391", "prism:startingPage": "107", "article-number": "6196391", "dc:identifier": "SCOPUS_ID:84861511468"}, "idxterms": {"mainterm": [{"$": "Coding techniques", "@weight": "a", "@candidate": "n"}, {"$": "Data items", "@weight": "a", "@candidate": "n"}, {"$": "Data sorting", "@weight": "a", "@candidate": "n"}, {"$": "External memory", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Low-cost devices", "@weight": "a", "@candidate": "n"}, {"$": "Memory requirements", "@weight": "a", "@candidate": "n"}, {"$": "N-ary tree", "@weight": "a", "@candidate": "n"}, {"$": "Sorting algorithm", "@weight": "a", "@candidate": "n"}, {"$": "Sorting method", "@weight": "a", "@candidate": "n"}, {"$": "Spartan-3", "@weight": "a", "@candidate": "n"}, {"$": "Tree search", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "graph and tree search strategies"}, {"@_fa": "true", "$": "hierarchical finite state machine"}, {"@_fa": "true", "$": "N-ary tree"}, {"@_fa": "true", "$": "special-purpose hardware"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}