$comment
	File created using the following command:
		vcd file Lab_2_ALU.msim.vcd -direction
$end
$date
	Fri Feb 17 12:05:20 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! A [7] $end
$var wire 1 " A [6] $end
$var wire 1 # A [5] $end
$var wire 1 $ A [4] $end
$var wire 1 % A [3] $end
$var wire 1 & A [2] $end
$var wire 1 ' A [1] $end
$var wire 1 ( A [0] $end
$var wire 1 ) B [7] $end
$var wire 1 * B [6] $end
$var wire 1 + B [5] $end
$var wire 1 , B [4] $end
$var wire 1 - B [3] $end
$var wire 1 . B [2] $end
$var wire 1 / B [1] $end
$var wire 1 0 B [0] $end
$var wire 1 1 C $end
$var wire 1 2 O $end
$var wire 1 3 P $end
$var wire 1 4 S [7] $end
$var wire 1 5 S [6] $end
$var wire 1 6 S [5] $end
$var wire 1 7 S [4] $end
$var wire 1 8 S [3] $end
$var wire 1 9 S [2] $end
$var wire 1 : S [1] $end
$var wire 1 ; S [0] $end

$scope module i1 $end
$var wire 1 < devoe $end
$var wire 1 = ww_devoe $end
$var wire 1 > ww_A [7] $end
$var wire 1 ? ww_A [6] $end
$var wire 1 @ ww_A [5] $end
$var wire 1 A ww_A [4] $end
$var wire 1 B ww_A [3] $end
$var wire 1 C ww_A [2] $end
$var wire 1 D ww_A [1] $end
$var wire 1 E ww_A [0] $end
$var wire 1 F ww_B [7] $end
$var wire 1 G ww_B [6] $end
$var wire 1 H ww_B [5] $end
$var wire 1 I ww_B [4] $end
$var wire 1 J ww_B [3] $end
$var wire 1 K ww_B [2] $end
$var wire 1 L ww_B [1] $end
$var wire 1 M ww_B [0] $end
$var wire 1 N ww_O $end
$var wire 1 O ww_P $end
$var wire 1 P ww_C $end
$var wire 1 Q ww_S [7] $end
$var wire 1 R ww_S [6] $end
$var wire 1 S ww_S [5] $end
$var wire 1 T ww_S [4] $end
$var wire 1 U ww_S [3] $end
$var wire 1 V ww_S [2] $end
$var wire 1 W ww_S [1] $end
$var wire 1 X ww_S [0] $end
$var wire 1 Y \B[6]~input_o\ $end
$var wire 1 Z \A[7]~input_o\ $end
$var wire 1 [ \A[6]~input_o\ $end
$var wire 1 \ \A[4]~input_o\ $end
$var wire 1 ] \P~input_o\ $end
$var wire 1 ^ \O~input_o\ $end
$var wire 1 _ \Cin~combout\ $end
$var wire 1 ` \A[5]~input_o\ $end
$var wire 1 a \B[2]~input_o\ $end
$var wire 1 b \A[1]~input_o\ $end
$var wire 1 c \B[0]~input_o\ $end
$var wire 1 d \B[1]~input_o\ $end
$var wire 1 e \A[0]~input_o\ $end
$var wire 1 f \AddSub81|FA1|Cout~combout\ $end
$var wire 1 g \A[3]~input_o\ $end
$var wire 1 h \B[3]~input_o\ $end
$var wire 1 i \A[2]~input_o\ $end
$var wire 1 j \AddSub81|FA3|Cout~combout\ $end
$var wire 1 k \B[5]~input_o\ $end
$var wire 1 l \B[4]~input_o\ $end
$var wire 1 m \AddSub81|FA5|Cout~combout\ $end
$var wire 1 n \B[7]~input_o\ $end
$var wire 1 o \AddSub81|FA7|Cout~combout\ $end
$var wire 1 p \MUX1|Mux7~0_combout\ $end
$var wire 1 q \MUX1|Mux6~0_combout\ $end
$var wire 1 r \MUX1|Mux5~0_combout\ $end
$var wire 1 s \MUX1|Mux4~0_combout\ $end
$var wire 1 t \AddSub81|comb~0_combout\ $end
$var wire 1 u \AddSub81|FA3|Cout~0_combout\ $end
$var wire 1 v \MUX1|Mux4~1_combout\ $end
$var wire 1 w \MUX1|Mux3~0_combout\ $end
$var wire 1 x \AddSub81|comb~1_combout\ $end
$var wire 1 y \MUX1|Mux2~0_combout\ $end
$var wire 1 z \AddSub81|FA5|Cout~0_combout\ $end
$var wire 1 { \MUX1|Mux2~1_combout\ $end
$var wire 1 | \MUX1|Mux1~0_combout\ $end
$var wire 1 } \AddSub81|FA7|Cout~0_combout\ $end
$var wire 1 ~ \MUX1|Mux0~0_combout\ $end
$var wire 1 !! \AddSub81|comb~2_combout\ $end
$var wire 1 "! \MUX1|Mux0~1_combout\ $end
$var wire 1 #! \ALT_INV_A[0]~input_o\ $end
$var wire 1 $! \ALT_INV_B[0]~input_o\ $end
$var wire 1 %! \ALT_INV_B[1]~input_o\ $end
$var wire 1 &! \ALT_INV_A[1]~input_o\ $end
$var wire 1 '! \ALT_INV_B[2]~input_o\ $end
$var wire 1 (! \ALT_INV_A[2]~input_o\ $end
$var wire 1 )! \ALT_INV_B[3]~input_o\ $end
$var wire 1 *! \ALT_INV_A[3]~input_o\ $end
$var wire 1 +! \ALT_INV_B[4]~input_o\ $end
$var wire 1 ,! \ALT_INV_A[4]~input_o\ $end
$var wire 1 -! \ALT_INV_B[5]~input_o\ $end
$var wire 1 .! \ALT_INV_A[5]~input_o\ $end
$var wire 1 /! \ALT_INV_B[6]~input_o\ $end
$var wire 1 0! \ALT_INV_A[6]~input_o\ $end
$var wire 1 1! \ALT_INV_B[7]~input_o\ $end
$var wire 1 2! \ALT_INV_P~input_o\ $end
$var wire 1 3! \ALT_INV_O~input_o\ $end
$var wire 1 4! \ALT_INV_A[7]~input_o\ $end
$var wire 1 5! \MUX1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 6! \AddSub81|FA7|ALT_INV_Cout~0_combout\ $end
$var wire 1 7! \AddSub81|ALT_INV_comb~2_combout\ $end
$var wire 1 8! \MUX1|ALT_INV_Mux2~0_combout\ $end
$var wire 1 9! \AddSub81|FA5|ALT_INV_Cout~0_combout\ $end
$var wire 1 :! \AddSub81|ALT_INV_comb~1_combout\ $end
$var wire 1 ;! \MUX1|ALT_INV_Mux4~0_combout\ $end
$var wire 1 <! \AddSub81|FA3|ALT_INV_Cout~0_combout\ $end
$var wire 1 =! \AddSub81|ALT_INV_comb~0_combout\ $end
$var wire 1 >! \AddSub81|FA5|ALT_INV_Cout~combout\ $end
$var wire 1 ?! \AddSub81|FA3|ALT_INV_Cout~combout\ $end
$var wire 1 @! \AddSub81|FA1|ALT_INV_Cout~combout\ $end
$var wire 1 A! \ALT_INV_Cin~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
12
13
1<
1=
1N
1O
0P
1Y
1Z
0[
0\
1]
1^
1_
1`
1a
1b
1c
0d
0e
1f
1g
0h
0i
1j
0k
1l
1m
1n
0o
1p
0q
1r
1s
0t
0u
0v
1w
0x
1y
0z
0{
1|
1}
1~
0!!
1"!
1#!
0$!
1%!
0&!
0'!
1(!
1)!
0*!
0+!
1,!
1-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
17!
08!
19!
1:!
0;!
1<!
1=!
0>!
0?!
0@!
0A!
1!
0"
1#
0$
1%
0&
1'
0(
1)
1*
0+
1,
0-
1.
0/
10
1>
0?
1@
0A
1B
0C
1D
0E
1F
1G
0H
1I
0J
1K
0L
1M
1Q
1R
0S
1T
0U
1V
0W
1X
14
15
06
17
08
19
0:
1;
$end
#1000000
