

================================================================
== Vitis HLS Report for 'inner_product'
================================================================
* Date:           Fri Feb 10 12:56:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        InnerProduct
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.323 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41|  0.164 us|  0.164 us|   42|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inner_product_loop  |       40|       40|         5|          -|          -|     8|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 7 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [inner_product.cpp:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %s"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "%store_ln10 = store i4 0, i4 %i" [inner_product.cpp:10]   --->   Operation 16 'store' 'store_ln10' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 17 [1/1] (0.83ns)   --->   "%store_ln10 = store i16 0, i16 %acc_V" [inner_product.cpp:10]   --->   Operation 17 'store' 'store_ln10' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body" [inner_product.cpp:10]   --->   Operation 18 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [inner_product.cpp:10]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %i_1" [inner_product.cpp:10]   --->   Operation 20 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln10 = icmp_eq  i4 %i_1, i4 8" [inner_product.cpp:10]   --->   Operation 21 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln10 = add i4 %i_1, i4 1" [inner_product.cpp:10]   --->   Operation 23 'add' 'add_ln10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.body.split, void %for.end" [inner_product.cpp:10]   --->   Operation 24 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln10"   --->   Operation 25 'getelementptr' 'a_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.14ns)   --->   "%a_load = load i3 %a_addr"   --->   Operation 26 'load' 'a_load' <Predicate = (!icmp_ln10)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i16 %b, i64 0, i64 %zext_ln10"   --->   Operation 27 'getelementptr' 'b_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.14ns)   --->   "%b_load = load i3 %b_addr"   --->   Operation 28 'load' 'b_load' <Predicate = (!icmp_ln10)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.83ns)   --->   "%store_ln10 = store i4 %add_ln10, i4 %i" [inner_product.cpp:10]   --->   Operation 29 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.83>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_V_load_1 = load i16 %acc_V" [inner_product.cpp:14]   --->   Operation 30 'load' 'acc_V_load_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %s, i16 %acc_V_load_1" [inner_product.cpp:14]   --->   Operation 31 'write' 'write_ln14' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [inner_product.cpp:15]   --->   Operation 32 'ret' 'ret_ln15' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 33 [1/2] (1.14ns)   --->   "%a_load = load i3 %a_addr"   --->   Operation 33 'load' 'a_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 34 [1/2] (1.14ns)   --->   "%b_load = load i3 %b_addr"   --->   Operation 34 'load' 'b_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 35 [3/3] (1.02ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 35 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 36 [2/3] (1.02ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 36 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%acc_V_load = load i16 %acc_V"   --->   Operation 37 'load' 'acc_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 38 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [2/2] (1.49ns) (root node of the DSP)   --->   "%acc_V_1 = add i16 %mul_ln859, i16 %acc_V_load"   --->   Operation 39 'add' 'acc_V_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [inner_product.cpp:6]   --->   Operation 40 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (1.49ns) (root node of the DSP)   --->   "%acc_V_1 = add i16 %mul_ln859, i16 %acc_V_load"   --->   Operation 41 'add' 'acc_V_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 42 [1/1] (0.83ns)   --->   "%store_ln10 = store i16 %acc_V_1, i16 %acc_V" [inner_product.cpp:10]   --->   Operation 42 'store' 'store_ln10' <Predicate = true> <Delay = 0.83>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body" [inner_product.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.833ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln10', inner_product.cpp:10) of constant 0 on local variable 'i' [13]  (0.833 ns)

 <State 2>: 1.85ns
The critical path consists of the following:
	'load' operation ('i', inner_product.cpp:10) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln10', inner_product.cpp:10) [21]  (1.02 ns)
	'store' operation ('store_ln10', inner_product.cpp:10) of variable 'add_ln10', inner_product.cpp:10 on local variable 'i' [32]  (0.833 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'load' operation ('a_load') on array 'a' [27]  (1.15 ns)
	'mul' operation of DSP[31] ('mul_ln859') [30]  (1.02 ns)

 <State 4>: 1.02ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln859') [30]  (1.02 ns)

 <State 5>: 1.49ns
The critical path consists of the following:
	'load' operation ('acc_V_load') on local variable 'acc.V' [24]  (0 ns)
	'add' operation of DSP[31] ('acc.V') [31]  (1.49 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'add' operation of DSP[31] ('acc.V') [31]  (1.49 ns)
	'store' operation ('store_ln10', inner_product.cpp:10) of variable 'acc.V' on local variable 'acc.V' [33]  (0.833 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
