{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761705968636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 21:46:08 2025 " "Processing started: Tue Oct 28 21:46:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761705968639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705968639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705968640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761705969627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761705969627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Processor-structure " "Found design unit 1: RISCV_Processor-structure" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983640 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_types " "Found design unit 1: RISCV_types" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983644 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RISCV_types-body " "Found design unit 2: RISCV_types-body" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/adder_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/adder_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n-rtl " "Found design unit 1: adder_n-rtl" {  } { { "../../proj/src/adder_n.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/adder_n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983647 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n " "Found entity 1: adder_n" {  } { { "../../proj/src/adder_n.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/adder_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-rtl " "Found design unit 1: addsub-rtl" {  } { { "../../proj/src/addsub.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/addsub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983650 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../proj/src/addsub.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../../proj/src/alu.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983653 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/alu.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-dataflow " "Found design unit 1: alu_control-dataflow" {  } { { "../../proj/src/alu_control.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983657 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../../proj/src/alu_control.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshifter-dataflow " "Found design unit 1: barrelshifter-dataflow" {  } { { "../../proj/src/barrelshifter.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/barrelshifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983660 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshifter " "Found entity 1: barrelshifter" {  } { { "../../proj/src/barrelshifter.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/barrelshifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../../proj/src/control.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983664 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/control.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../proj/src/decoder5t32.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/decoder5t32.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983667 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/decoder5t32.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/decoder5t32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983672 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-structural " "Found design unit 1: fetch-structural" {  } { { "../../proj/src/fetch.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/fetch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983675 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../proj/src/fetch.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/immgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/immgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immgen-dataflow " "Found design unit 1: immgen-dataflow" {  } { { "../../proj/src/immgen.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/immgen.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983679 ""} { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../../proj/src/immgen.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/immgen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/mem.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983682 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/mem.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux2t1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux2t1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_n-rtl " "Found design unit 1: mux2t1_n-rtl" {  } { { "../../proj/src/mux2t1_n.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux2t1_n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983687 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_n " "Found entity 1: mux2t1_n" {  } { { "../../proj/src/mux2t1_n.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux2t1_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-rtl " "Found design unit 1: mux32_1-rtl" {  } { { "../../proj/src/mux32_1.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux32_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983690 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "../../proj/src/mux32_1.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mux32_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structural " "Found design unit 1: processor-structural" {  } { { "../../proj/src/processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983693 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../../proj/src/processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_n-structural " "Found design unit 1: reg_n-structural" {  } { { "../../proj/src/reg_n.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/reg_n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983697 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_n " "Found entity 1: reg_n" {  } { { "../../proj/src/reg_n.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/reg_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-rtl " "Found design unit 1: regfile-rtl" {  } { { "../../proj/src/regfile.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983700 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../proj/src/regfile.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-rtl " "Found design unit 1: sign_extender-rtl" {  } { { "../../proj/src/sign_extender.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/sign_extender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983703 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "../../proj/src/sign_extender.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/zero_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/zero_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extender-rtl " "Found design unit 1: zero_extender-rtl" {  } { { "../../proj/src/zero_extender.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/zero_extender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983706 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "../../proj/src/zero_extender.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/zero_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761705983706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761705983706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Processor " "Elaborating entity \"RISCV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761705984069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWr RISCV_Processor.vhd(45) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(45): object \"s_RegWr\" assigned a value but never read" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761705984070 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrAddr RISCV_Processor.vhd(46) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(46): object \"s_RegWrAddr\" assigned a value but never read" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761705984070 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrData RISCV_Processor.vhd(47) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(47): object \"s_RegWrData\" assigned a value but never read" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761705984070 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt RISCV_Processor.vhd(55) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761705984070 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl RISCV_Processor.vhd(58) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761705984070 "|RISCV_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "IMem" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:u_processor " "Elaborating entity \"processor\" for hierarchy \"processor:u_processor\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "u_processor" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead processor.vhd(123) " "Verilog HDL or VHDL warning at processor.vhd(123): object \"s_MemRead\" assigned a value but never read" {  } { { "../../proj/src/processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761705984145 "|RISCV_Processor|processor:u_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Overflow processor.vhd(146) " "Verilog HDL or VHDL warning at processor.vhd(146): object \"s_Overflow\" assigned a value but never read" {  } { { "../../proj/src/processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761705984146 "|RISCV_Processor|processor:u_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processor:u_processor\|fetch:u_fetch " "Elaborating entity \"fetch\" for hierarchy \"processor:u_processor\|fetch:u_fetch\"" {  } { { "../../proj/src/processor.vhd" "u_fetch" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n processor:u_processor\|fetch:u_fetch\|adder_n:u_add_pc4 " "Elaborating entity \"adder_n\" for hierarchy \"processor:u_processor\|fetch:u_fetch\|adder_n:u_add_pc4\"" {  } { { "../../proj/src/fetch.vhd" "u_add_pc4" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/fetch.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_n processor:u_processor\|fetch:u_fetch\|mux2t1_n:u_mux_next " "Elaborating entity \"mux2t1_n\" for hierarchy \"processor:u_processor\|fetch:u_fetch\|mux2t1_n:u_mux_next\"" {  } { { "../../proj/src/fetch.vhd" "u_mux_next" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/fetch.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg " "Elaborating entity \"reg_n\" for hierarchy \"processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\"" {  } { { "../../proj/src/fetch.vhd" "u_pc_reg" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/fetch.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:0:u_ff " "Elaborating entity \"dffg\" for hierarchy \"processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:0:u_ff\"" {  } { { "../../proj/src/reg_n.vhd" "\\gen_bits:0:u_ff" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/reg_n.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:u_processor\|control:u_control " "Elaborating entity \"control\" for hierarchy \"processor:u_processor\|control:u_control\"" {  } { { "../../proj/src/processor.vhd" "u_control" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control processor:u_processor\|alu_control:u_alu_control " "Elaborating entity \"alu_control\" for hierarchy \"processor:u_processor\|alu_control:u_alu_control\"" {  } { { "../../proj/src/processor.vhd" "u_alu_control" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:u_processor\|regfile:u_regfile " "Elaborating entity \"regfile\" for hierarchy \"processor:u_processor\|regfile:u_regfile\"" {  } { { "../../proj/src/processor.vhd" "u_regfile" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 processor:u_processor\|regfile:u_regfile\|decoder5t32:DEC " "Elaborating entity \"decoder5t32\" for hierarchy \"processor:u_processor\|regfile:u_regfile\|decoder5t32:DEC\"" {  } { { "../../proj/src/regfile.vhd" "DEC" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/regfile.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 processor:u_processor\|regfile:u_regfile\|mux32_1:MUXA " "Elaborating entity \"mux32_1\" for hierarchy \"processor:u_processor\|regfile:u_regfile\|mux32_1:MUXA\"" {  } { { "../../proj/src/regfile.vhd" "MUXA" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/regfile.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen processor:u_processor\|immgen:u_immgen " "Elaborating entity \"immgen\" for hierarchy \"processor:u_processor\|immgen:u_immgen\"" {  } { { "../../proj/src/processor.vhd" "u_immgen" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:u_processor\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"processor:u_processor\|alu:u_alu\"" {  } { { "../../proj/src/processor.vhd" "u_alu" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/processor.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelshifter processor:u_processor\|alu:u_alu\|barrelshifter:u_shifter " "Elaborating entity \"barrelshifter\" for hierarchy \"processor:u_processor\|alu:u_alu\|barrelshifter:u_shifter\"" {  } { { "../../proj/src/alu.vhd" "u_shifter" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/alu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761705984763 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/mem.vhd" "ram" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761705986534 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/mem.vhd" "ram" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761705986534 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761705986534 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1761705987177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761706159043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761706234596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761706234596 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/RISCV_Processor.vhd" "" { Text "/home/auhun47/project1/3810Project1/cpre3810-toolflow/proj/src/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761706240377 "|RISCV_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761706240377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114956 " "Implemented 114956 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761706240382 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761706240382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114857 " "Implemented 114857 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761706240382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761706240382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761706240508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 21:50:40 2025 " "Processing ended: Tue Oct 28 21:50:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761706240508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761706240508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:28 " "Total CPU time (on all processors): 00:04:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761706240508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761706240508 ""}
