<device>
  <name>cache_level</name>
  <level>3</level>
</device>

<device>
  <name>cache_l1_D</name>
  <type>cache</type>
  <size>128</size>
  <associativity>4</associativity>
  <blocksize>64</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>3</readlatency>
  <writelatency>3</writelatency>
</device>

<device>
  <name>cache_l2</name>
  <type>buffercache</type>
  <size>4096</size>
  <associativity>16</associativity>
  <blocksize>128</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>9</readlatency>
  <writelatency>13</writelatency>
  <bufferentry>20</bufferentry>
  <breadlatency>9</breadlatency>
  <bwritelatency>8</bwritelatency>
</device>

<device>
  <name>cache_l3</name>
  <type>cache</type>
  <size>8192</size>
  <associativity>16</associativity>
  <blocksize>128</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>25</readlatency>
  <writelatency>25</writelatency>
</device>


<device>
  <name>DRAM</name>
  <size>8*1024*1024</size>
  <readlatency>50</readlatency>
  <writelatency>50</writelatency>
</device>
