--- verilog_synth
+++ uhdm_synth
@@ -1,14 +1,14 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:8.1-71.10" *)
+(* top =  1  *)
 module vector_index(Blk, Wht, Moves);
-(* src = "dut.sv:14.14-14.17" *)
+(* src = "dut.sv:9.5-9.8" *)
 input [8:0] Blk;
 wire [8:0] Blk;
-(* src = "dut.sv:15.14-15.17" *)
+(* src = "dut.sv:10.5-10.8" *)
 input [8:0] Wht;
 wire [8:0] Wht;
-(* src = "dut.sv:16.14-16.19" *)
+(* src = "dut.sv:11.5-11.10" *)
 output [8:0] Moves;
 wire [8:0] Moves;
 wire _00_;
@@ -44,16 +44,14 @@
 wire _30_;
 wire _31_;
 wire _32_;
-(* src = "dut.sv:23.12-23.18" *)
-(* unused_bits = "2 8" *)
-wire [8:0] Move_E;
-(* src = "dut.sv:22.12-22.18" *)
-(* unused_bits = "6 8" *)
-wire [8:0] Move_N;
+(* unused_bits = "2" *)
+wire [5:0] Move_E;
+(* unused_bits = "6" *)
+wire [7:0] Move_N;
 (* unused_bits = "0 2" *)
 wire [2:0] Move_S;
-(* unused_bits = "0" *)
-wire [3:0] Move_W;
+(* unused_bits = "0 6" *)
+wire [6:0] Move_W;
 \$_NOT_  _33_ (
 .A(Wht[1]),
 .Y(_00_)
@@ -254,9 +252,9 @@
 .B(_30_),
 .Y(Moves[8])
 );
-assign Move_W[3:1] = { Moves[3], 2'h0 };
-assign Move_S[1] = Moves[1];
-assign { Move_E[7:3], Move_E[1:0] } = { 2'h0, Moves[5], 4'h0 };
 assign { Move_N[7], Move_N[5:0] } = { Moves[7], 6'h00 };
+assign Move_S[1] = Moves[1];
+assign Move_W[5:1] = { 2'h0, Moves[3], 2'h0 };
+assign { Move_E[5:3], Move_E[1:0] } = { Moves[5], 4'h0 };
 assign Moves[4] = 1'h0;
 endmodule
