<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="registar8bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="registar8bit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="registar8bit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="registar8bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registar8bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="registar8bit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registar8bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registar8bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="registar8bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="registar8bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="registar8bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="registar8bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="registar8bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="registar8bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registar8bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="registar8bit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="registar8bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registar8bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="registar8bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="registar8bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="registar8bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="registar8bit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="registar8bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registar8bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registar8bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="registar8bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registar8bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registar8bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registar8bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="registar8bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registar8bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registar8bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="registar8bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="registar8bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registar8bit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registar8bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="registar8bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="registar8bit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registar8bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registar8bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1716273203" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1716273202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716273203" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2094940971047866861" xil_pn:start_ts="1716273203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716273203" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8244230071382922072" xil_pn:start_ts="1716273203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716273203" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1716273203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716273203" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6669214811243557541" xil_pn:start_ts="1716273203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716273203" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1429692520443753923" xil_pn:start_ts="1716273203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716273203" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2799959569619248546" xil_pn:start_ts="1716273203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716284365" xil_pn:in_ck="106632238570767146" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-5759623121877609566" xil_pn:start_ts="1716284355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="registar8bit.lso"/>
      <outfile xil_pn:name="registar8bit.ngc"/>
      <outfile xil_pn:name="registar8bit.ngr"/>
      <outfile xil_pn:name="registar8bit.prj"/>
      <outfile xil_pn:name="registar8bit.stx"/>
      <outfile xil_pn:name="registar8bit.syr"/>
      <outfile xil_pn:name="registar8bit.xst"/>
      <outfile xil_pn:name="registar8bit_vhdl.prj"/>
      <outfile xil_pn:name="registar8bit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1716274720" xil_pn:in_ck="-3861206509080185628" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="9187057830116711728" xil_pn:start_ts="1716274720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716284372" xil_pn:in_ck="1146542806747728002" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8270626633555516416" xil_pn:start_ts="1716284365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="registar8bit.bld"/>
      <outfile xil_pn:name="registar8bit.ngd"/>
      <outfile xil_pn:name="registar8bit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1716284376" xil_pn:in_ck="-2678786288465466749" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8741180932482148155" xil_pn:start_ts="1716284372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="registar8bit.pcf"/>
      <outfile xil_pn:name="registar8bit_map.map"/>
      <outfile xil_pn:name="registar8bit_map.mrp"/>
      <outfile xil_pn:name="registar8bit_map.ncd"/>
      <outfile xil_pn:name="registar8bit_map.ngm"/>
      <outfile xil_pn:name="registar8bit_map.xrpt"/>
      <outfile xil_pn:name="registar8bit_summary.xml"/>
      <outfile xil_pn:name="registar8bit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1716284393" xil_pn:in_ck="1320453312464121116" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-561354228862665646" xil_pn:start_ts="1716284376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="registar8bit.ncd"/>
      <outfile xil_pn:name="registar8bit.pad"/>
      <outfile xil_pn:name="registar8bit.par"/>
      <outfile xil_pn:name="registar8bit.ptwx"/>
      <outfile xil_pn:name="registar8bit.unroutes"/>
      <outfile xil_pn:name="registar8bit.xpi"/>
      <outfile xil_pn:name="registar8bit_pad.csv"/>
      <outfile xil_pn:name="registar8bit_pad.txt"/>
      <outfile xil_pn:name="registar8bit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1716284401" xil_pn:in_ck="-3861206509080193253" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1716284393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="registar8bit.bgn"/>
      <outfile xil_pn:name="registar8bit.bit"/>
      <outfile xil_pn:name="registar8bit.drc"/>
      <outfile xil_pn:name="registar8bit.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1716284403" xil_pn:in_ck="-3861206509080206107" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1716284401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716284393" xil_pn:in_ck="4202564289518346751" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1716284389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="registar8bit.twr"/>
      <outfile xil_pn:name="registar8bit.twx"/>
    </transform>
    <transform xil_pn:end_ts="1716273927" xil_pn:in_ck="-3861206509080193121" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1716273923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
