<?xml version="1.0"?>
<dblpperson name="Abhishek Kumar Jain" pid="132/8103" n="15">
<person key="homepages/132/8103" mdate="2013-08-04">
<author pid="132/8103">Abhishek Kumar Jain</author>
</person>
<r><inproceedings key="conf/fpl/JainOFBLG20" mdate="2021-04-09">
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="141/9280">Hossein Omidian</author>
<author pid="33/5604">Henri Fraisse</author>
<author pid="276/3895">Mansimran Benipal</author>
<author pid="276/3947">Lisa Liu</author>
<author pid="158/8088">Dinesh Gaitonde</author>
<title>A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs.</title>
<pages>127-132</pages>
<year>2020</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL50879.2020.00031</ee>
<crossref>conf/fpl/2020</crossref>
<url>db/conf/fpl/fpl2020.html#JainOFBLG20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/LiVMFJ20" mdate="2021-04-09">
<author pid="120/9389">Xiangwei Li</author>
<author pid="54/10802">Kizheppatt Vipin</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<title>High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay.</title>
<pages>1-5</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9181072</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#LiVMFJ20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/slip/Jain20" mdate="2021-02-08">
<author pid="132/8103">Abhishek Kumar Jain</author>
<title>Role of on-chip networks in building domain-specific architectures (DSAs) for sparse computations (invited).</title>
<pages>9</pages>
<year>2020</year>
<booktitle>SLIP</booktitle>
<ee>https://doi.org/10.1145/3414622.3432994</ee>
<ee>https://ieeexplore.ieee.org/document/9290252</ee>
<crossref>conf/slip/2020</crossref>
<url>db/conf/slip/slip2020.html#Jain20</url>
</inproceedings>
</r>
<r><article key="journals/micro/JainLG19" mdate="2021-04-09">
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="135/5775">G. Scott Lloyd</author>
<author pid="75/273">Maya B. Gokhale</author>
<title>Performance Assessment of Emerging Memories Through FPGA Emulation.</title>
<pages>8-16</pages>
<year>2019</year>
<volume>39</volume>
<journal>IEEE Micro</journal>
<number>1</number>
<ee>https://doi.org/10.1109/MM.2018.2877291</ee>
<url>db/journals/micro/micro39.html#JainLG19</url>
</article>
</r>
<r><inproceedings key="conf/date/LiJMF18" mdate="2021-04-09">
<author pid="120/9389">Xiangwei Li</author>
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>A time-multiplexed FPGA overlay with linear interconnect.</title>
<pages>1075-1080</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342171</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#LiJMF18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/JainLG18" mdate="2021-04-09">
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="135/5775">G. Scott Lloyd</author>
<author pid="75/273">Maya B. Gokhale</author>
<title>Microscope on Memory: MPSoC-Enabled Computer Memory System Assessments.</title>
<pages>173-180</pages>
<year>2018</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2018.00035</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2018.00035</ee>
<crossref>conf/fccm/2018</crossref>
<url>db/conf/fccm/fccm2018.html#JainLG18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/JainMF17" mdate="2018-08-13">
<author pid="132/8103">Abhishek Kumar Jain</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Resource-Aware Just-in-Time OpenCL Compiler for Coarse-Grained FPGA Overlays.</title>
<year>2017</year>
<volume>abs/1705.02730</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1705.02730</ee>
<url>db/journals/corr/corr1705.html#JainMF17</url>
</article>
</r>
<r><inproceedings key="conf/dasc/JainMF16" mdate="2018-11-30">
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Are Coarse-Grained Overlays Ready for General Purpose Application Acceleration on FPGAs?</title>
<pages>586-593</pages>
<year>2016</year>
<booktitle>DASC/PiCom/DataCom/CyberSciTech</booktitle>
<ee>https://doi.org/10.1109/DASC-PICom-DataCom-CyberSciTec.2016.110</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DASC-PICom-DataCom-CyberSciTec.2016.110</ee>
<crossref>conf/dasc/2016</crossref>
<url>db/conf/dasc/dasc2016.html#JainMF16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/JainMF16" mdate="2017-04-30">
<author pid="132/8103">Abhishek Kumar Jain</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Throughput oriented FPGA overlays using DSP blocks.</title>
<pages>1628-1633</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459573/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#JainMF16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/JainLSMF16" mdate="2018-11-02">
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="120/9389">Xiangwei Li</author>
<author pid="184/6072">Pranjul Singhai</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>DeCO: A DSP Block Based FPGA Accelerator Overlay with Low Overhead Interconnect.</title>
<pages>1-8</pages>
<year>2016</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2016.10</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2016.10</ee>
<crossref>conf/fccm/2016</crossref>
<url>db/conf/fccm/fccm2016.html#JainLSMF16</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/LiJMF16" mdate="2018-08-13">
<author pid="120/9389">Xiangwei Li</author>
<author pid="132/8103">Abhishek Kumar Jain</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units.</title>
<year>2016</year>
<volume>abs/1606.06460</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1606.06460</ee>
<url>db/journals/corr/corr1606.html#LiJMF16</url>
</article>
</r>
<r><article key="journals/sigarch/JainLFM15" mdate="2020-07-30">
<author pid="132/8103">Abhishek Kumar Jain</author>
<author pid="120/9389">Xiangwei Li</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<author pid="63/6663">Douglas L. Maskell</author>
<title>Adapting the DySER Architecture with DSP Blocks as an Overlay for the Xilinx Zynq.</title>
<pages>28-33</pages>
<year>2015</year>
<volume>43</volume>
<journal>SIGARCH Comput. Archit. News</journal>
<number>4</number>
<ee>https://doi.org/10.1145/2927964.2927970</ee>
<url>db/journals/sigarch/sigarch43.html#JainLFM15</url>
</article>
</r>
<r><inproceedings key="conf/fccm/JainFM15" mdate="2018-11-02">
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<author pid="63/6663">Douglas L. Maskell</author>
<title>Efficient Overlay Architecture Based on DSP Blocks.</title>
<pages>25-28</pages>
<year>2015</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2015.15</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2015.15</ee>
<crossref>conf/fccm/2015</crossref>
<url>db/conf/fccm/fccm2015.html#JainFM15</url>
</inproceedings>
</r>
<r><article key="journals/vlsisp/JainPCFM14" mdate="2020-03-12">
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="132/8140">Khoa Dang Pham</author>
<author pid="50/2780">Jin Cui</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<author pid="63/6663">Douglas L. Maskell</author>
<title>Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform.</title>
<pages>61-76</pages>
<year>2014</year>
<volume>77</volume>
<journal>J. Signal Process. Syst.</journal>
<number>1-2</number>
<ee>https://doi.org/10.1007/s11265-014-0884-1</ee>
<url>db/journals/vlsisp/vlsisp77.html#JainPCFM14</url>
</article>
</r>
<r><inproceedings key="conf/asap/PhamJCFM13" mdate="2018-11-02">
<author pid="132/8140">Khoa Dang Pham</author>
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<author pid="50/2780">Jin Cui</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<author pid="63/6663">Douglas L. Maskell</author>
<title>Microkernel hypervisor for a hybrid ARM-FPGA platform.</title>
<pages>219-226</pages>
<year>2013</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2013.6567578</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASAP.2013.6567578</ee>
<crossref>conf/asap/2013</crossref>
<url>db/conf/asap/asap2013.html#PhamJCFM13</url>
</inproceedings>
</r>
<coauthors n="14" nc="3">
<co c="1"><na f="b/Benipal:Mansimran" pid="276/3895">Mansimran Benipal</na></co>
<co c="0"><na f="c/Cui:Jin" pid="50/2780">Jin Cui</na></co>
<co c="0"><na f="f/Fahmy:Suhaib_A=" pid="83/2660">Suhaib A. Fahmy</na></co>
<co c="1"><na f="f/Fraisse:Henri" pid="33/5604">Henri Fraisse</na></co>
<co c="1"><na f="g/Gaitonde:Dinesh" pid="158/8088">Dinesh Gaitonde</na></co>
<co c="2"><na f="g/Gokhale:Maya_B=" pid="75/273">Maya B. Gokhale</na></co>
<co c="0"><na f="l/Li:Xiangwei" pid="120/9389">Xiangwei Li</na></co>
<co c="1"><na f="l/Liu:Lisa" pid="276/3947">Lisa Liu</na></co>
<co c="2"><na f="l/Lloyd:G=_Scott" pid="135/5775">G. Scott Lloyd</na></co>
<co c="0"><na f="m/Maskell:Douglas_L=" pid="63/6663">Douglas L. Maskell</na></co>
<co c="1"><na f="o/Omidian:Hossein" pid="141/9280">Hossein Omidian</na></co>
<co c="0"><na f="p/Pham:Khoa_Dang" pid="132/8140">Khoa Dang Pham</na></co>
<co c="0"><na f="s/Singhai:Pranjul" pid="184/6072">Pranjul Singhai</na></co>
<co c="0"><na f="v/Vipin:Kizheppatt" pid="54/10802">Kizheppatt Vipin</na></co>
</coauthors>
</dblpperson>

