Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: HMC_src.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HMC_src.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HMC_src"
Output Format                      : NGC
Target Device                      : xc3s50a-5-vq100

---- Source Options
Top Module Name                    : HMC_src
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/TEMP/HMC_Redesign/HMC_src.vhd" in Library work.
Entity <hmc_src> compiled.
Entity <hmc_src> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <HMC_src> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <HMC_src> in library <work> (Architecture <behavioral>).
Entity <HMC_src> analyzed. Unit <HMC_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <HMC_src>.
    Related source file is "C:/TEMP/HMC_Redesign/HMC_src.vhd".
WARNING:Xst:647 - Input <ONE_PPS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WG_SW_TERM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TIMER_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WG_SW_NOISE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TIMER_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_GATE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wg_count_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wg_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wg_change_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 40                                             |
    | Inputs             | 14                                             |
    | Outputs            | 4                                              |
    | Clock              | EXT_CLK                   (rising_edge)        |
    | Reset              | RESET                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 3-bit latch for signal <ops_mode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EMS_OUT_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <EMS_OUT_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <EMS_OUT_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <EMS_OUT_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <EMS_OUT_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <count_enable>.
    Found 1-bit register for signal <ems_1_error>.
    Found 1-bit register for signal <ems_2_error>.
    Found 1-bit register for signal <ems_3_error>.
    Found 1-bit register for signal <ems_45_error>.
    Found 1-bit register for signal <ems_67_error>.
    Found 1-bit register for signal <ems_error_prt>.
    Found 5-bit register for signal <ems_rx_count>.
    Found 5-bit adder for signal <ems_rx_count$addsub0000> created at line 1139.
    Found 1-bit register for signal <ems_rx_count_enable>.
    Found 1-bit register for signal <ems_rx_ok>.
    Found 5-bit register for signal <ems_tx_count>.
    Found 5-bit adder for signal <ems_tx_count$addsub0000> created at line 1118.
    Found 1-bit register for signal <ems_tx_count_enable>.
    Found 1-bit register for signal <ems_tx_error>.
    Found 1-bit register for signal <ems_tx_ok>.
    Found 1-bit register for signal <end_cycle>.
    Found 24-bit register for signal <hv_count>.
    Found 24-bit adder for signal <hv_count$addsub0000> created at line 1021.
    Found 1-bit register for signal <hv_dly>.
    Found 1-bit register for signal <l_ems_trig>.
    Found 1-bit register for signal <l_rx_dly>.
    Found 1-bit register for signal <l_rx_gate>.
    Found 1-bit register for signal <l_tx_dly>.
    Found 1-bit register for signal <mod_pulse_error>.
    Found 2-bit up counter for signal <pol_state>.
    Found 1-bit register for signal <rx_dly>.
    Found 1-bit register for signal <t0_d1>.
    Found 1-bit register for signal <t0_rising>.
    Found 1-bit register for signal <tx_dly>.
    Found 24-bit register for signal <U6_count>.
    Found 24-bit adder for signal <U6_count$addsub0000> created at line 1045.
    Found 1-bit register for signal <U6_count_enable>.
    Found 1-bit register for signal <U6_dly>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  83 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <HMC_src> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 2
 5-bit adder                                           : 2
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 28
 1-bit register                                        : 24
 24-bit register                                       : 2
 5-bit register                                        : 2
# Latches                                              : 6
 1-bit latch                                           : 5
 3-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 2
 5-bit adder                                           : 2
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 82
 Flip-Flops                                            : 82
# Latches                                              : 6
 1-bit latch                                           : 5
 3-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <HMC_src> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block HMC_src, actual ratio is 20.
Latch EMS_OUT_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch EMS_OUT_4 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : HMC_src.ngr
Top Level Output File Name         : HMC_src
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 341
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 46
#      LUT2                        : 32
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 50
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 74
#      LUT4_D                      : 6
#      LUT4_L                      : 9
#      MUXCY                       : 52
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 96
#      FDC                         : 53
#      FDCE                        : 28
#      FDP                         : 1
#      FDPE                        : 4
#      LD                          : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 22
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-5 

 Number of Slices:                      126  out of    704    17%  
 Number of Slice Flip Flops:             86  out of   1408     6%  
 Number of 4 input LUTs:                233  out of   1408    16%  
 Number of IOs:                          57
 Number of bonded IOBs:                  51  out of     68    75%  
    IOB Flip Flops:                      10
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
EXT_CLK                                | BUFGP                  | 86    |
EMS_OUT_4_not0001(EMS_OUT_4_not00011:O)| NONE(*)(EMS_OUT_1)     | 3     |
EMS_OUT_2_not0001(EMS_OUT_5_not00011:O)| NONE(*)(EMS_OUT_2)     | 3     |
EMS_OUT_3_not0001(EMS_OUT_3_not00011:O)| NONE(*)(EMS_OUT_3)     | 1     |
ops_mode_not0001(ops_mode_not00011:O)  | NONE(*)(ops_mode_0)    | 3     |
---------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET_inv(RESET_inv291_INV_0:O)    | NONE(U6_count_0)       | 86    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.381ns (Maximum Frequency: 185.825MHz)
   Minimum input arrival time before clock: 6.611ns
   Maximum output required time after clock: 7.464ns
   Maximum combinational path delay: 6.832ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'EXT_CLK'
  Clock period: 5.381ns (frequency: 185.825MHz)
  Total number of paths / destination ports: 2690 / 111
-------------------------------------------------------------------------
Delay:               5.381ns (Levels of Logic = 8)
  Source:            hv_count_8 (FF)
  Destination:       hv_count_0 (FF)
  Source Clock:      EXT_CLK rising
  Destination Clock: EXT_CLK rising

  Data Path: hv_count_8 to hv_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.495   0.488  hv_count_8 (hv_count_8)
     LUT4:I0->O            1   0.561   0.000  count_enable_cmp_eq0000_wg_lut<0> (count_enable_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  count_enable_cmp_eq0000_wg_cy<0> (count_enable_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  count_enable_cmp_eq0000_wg_cy<1> (count_enable_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  count_enable_cmp_eq0000_wg_cy<2> (count_enable_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  count_enable_cmp_eq0000_wg_cy<3> (count_enable_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  count_enable_cmp_eq0000_wg_cy<4> (count_enable_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          26   0.179   1.094  count_enable_cmp_eq0000_wg_cy<5> (count_enable_cmp_eq0000)
     LUT3:I2->O           24   0.561   1.064  hv_count_not00021 (hv_count_not0002)
     FDCE:CE                   0.156          hv_count_0
    ----------------------------------------
    Total                      5.381ns (2.735ns logic, 2.646ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EXT_CLK'
  Total number of paths / destination ports: 174 / 70
-------------------------------------------------------------------------
Offset:              6.611ns (Levels of Logic = 7)
  Source:            BIT_EMS<5> (PAD)
  Destination:       ems_error_prt (FF)
  Destination Clock: EXT_CLK rising

  Data Path: BIT_EMS<5> to ems_error_prt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.824   0.710  BIT_EMS_5_IBUF (BIT_EMS_5_IBUF)
     LUT4:I0->O            1   0.561   0.465  ems_error_prt_or0000143 (ems_error_prt_or0000143)
     LUT3:I0->O            1   0.561   0.465  ems_error_prt_or0000160_SW0 (N44)
     LUT4_L:I0->LO         1   0.561   0.102  ems_error_prt_or0000160 (ems_error_prt_or0000160)
     LUT4:I3->O            1   0.561   0.359  ems_error_prt_or0000218_SW0_SW0_SW0 (N40)
     LUT4_L:I3->LO         1   0.561   0.123  ems_error_prt_or0000218_SW0_SW0 (N22)
     LUT4:I2->O            1   0.561   0.000  ems_error_prt_or0000237 (ems_error_prt_or0000)
     FDC:D                     0.197          ems_error_prt
    ----------------------------------------
    Total                      6.611ns (4.387ns logic, 2.224ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EMS_OUT_4_not0001'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.492ns (Levels of Logic = 3)
  Source:            EMS_TRIG (PAD)
  Destination:       EMS_OUT_4 (LATCH)
  Destination Clock: EMS_OUT_4_not0001 falling

  Data Path: EMS_TRIG to EMS_OUT_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.824   0.883  EMS_TRIG_IBUF (EMS_TRIG_IBUF)
     LUT4:I1->O            1   0.562   0.465  EMS_OUT_4_mux0006_SW1 (N50)
     LUT3:I0->O            2   0.561   0.000  EMS_OUT_4_mux0006 (EMS_OUT_4_mux0006)
     LD:D                      0.197          EMS_OUT_4
    ----------------------------------------
    Total                      3.492ns (2.144ns logic, 1.348ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EMS_OUT_2_not0001'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              3.844ns (Levels of Logic = 5)
  Source:            EMS_TRIG (PAD)
  Destination:       EMS_OUT_2 (LATCH)
  Destination Clock: EMS_OUT_2_not0001 falling

  Data Path: EMS_TRIG to EMS_OUT_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.824   0.819  EMS_TRIG_IBUF (EMS_TRIG_IBUF)
     LUT4:I3->O            1   0.561   0.000  EMS_OUT_2_mux0013562 (EMS_OUT_2_mux0013562)
     MUXF5:I0->O           1   0.229   0.423  EMS_OUT_2_mux001356_f5 (EMS_OUT_2_mux001356)
     LUT4:I1->O            1   0.562   0.000  EMS_OUT_2_mux0013122_F (N681)
     MUXF5:I0->O           1   0.229   0.000  EMS_OUT_2_mux0013122 (EMS_OUT_2_mux0013)
     LD:D                      0.197          EMS_OUT_2
    ----------------------------------------
    Total                      3.844ns (2.602ns logic, 1.242ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EMS_OUT_3_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.533ns (Levels of Logic = 3)
  Source:            EMS_TRIG (PAD)
  Destination:       EMS_OUT_3 (LATCH)
  Destination Clock: EMS_OUT_3_not0001 falling

  Data Path: EMS_TRIG to EMS_OUT_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.824   0.925  EMS_TRIG_IBUF (EMS_TRIG_IBUF)
     LUT3:I0->O            1   0.561   0.465  EMS_OUT_3_mux0014_SW2 (N56)
     LUT4:I0->O            1   0.561   0.000  EMS_OUT_3_mux0014 (EMS_OUT_3_mux0014)
     LD:D                      0.197          EMS_OUT_3
    ----------------------------------------
    Total                      3.533ns (2.143ns logic, 1.390ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ops_mode_not0001'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            OPS_MODE_730<0> (PAD)
  Destination:       ops_mode_0 (LATCH)
  Destination Clock: ops_mode_not0001 falling

  Data Path: OPS_MODE_730<0> to ops_mode_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  OPS_MODE_730_0_IBUF (OPS_MODE_730_0_IBUF)
     LD:D                      0.197          ops_mode_0
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ops_mode_not0001'
  Total number of paths / destination ports: 17 / 6
-------------------------------------------------------------------------
Offset:              7.464ns (Levels of Logic = 2)
  Source:            ops_mode_1 (LATCH)
  Destination:       WG_SW_CTRL_NOISE (PAD)
  Source Clock:      ops_mode_not0001 falling

  Data Path: ops_mode_1 to WG_SW_CTRL_NOISE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              31   0.629   1.181  ops_mode_1 (ops_mode_1)
     LUT3:I0->O            9   0.561   0.697  EMS_OUT_2_mux001321 (WG_SW_CTRL_NOISE_OBUF)
     OBUF:I->O                 4.396          WG_SW_CTRL_NOISE_OBUF (WG_SW_CTRL_NOISE)
    ----------------------------------------
    Total                      7.464ns (5.586ns logic, 1.878ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EXT_CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.717ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       MOD_PULSE_HMC (PAD)
  Source Clock:      EXT_CLK rising

  Data Path: state_FSM_FFd1 to MOD_PULSE_HMC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.495   0.817  state_FSM_FFd1 (state_FSM_FFd1)
     MUXF5:S->O            1   0.652   0.357  MOD_PULSE_HMC_f5 (MOD_PULSE_HMC_OBUF)
     OBUF:I->O                 4.396          MOD_PULSE_HMC_OBUF (MOD_PULSE_HMC)
    ----------------------------------------
    Total                      6.717ns (5.543ns logic, 1.174ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EMS_OUT_2_not0001'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 1)
  Source:            EMS_OUT_5_1 (LATCH)
  Destination:       EMS_OUT<7> (PAD)
  Source Clock:      EMS_OUT_2_not0001 falling

  Data Path: EMS_OUT_5_1 to EMS_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.629   0.357  EMS_OUT_5_1 (EMS_OUT_5_1)
     OBUF:I->O                 4.396          EMS_OUT_7_OBUF (EMS_OUT<7>)
    ----------------------------------------
    Total                      5.382ns (5.025ns logic, 0.357ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EMS_OUT_4_not0001'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 1)
  Source:            EMS_OUT_4_1 (LATCH)
  Destination:       EMS_OUT<6> (PAD)
  Source Clock:      EMS_OUT_4_not0001 falling

  Data Path: EMS_OUT_4_1 to EMS_OUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.629   0.357  EMS_OUT_4_1 (EMS_OUT_4_1)
     OBUF:I->O                 4.396          EMS_OUT_6_OBUF (EMS_OUT<6>)
    ----------------------------------------
    Total                      5.382ns (5.025ns logic, 0.357ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EMS_OUT_3_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 1)
  Source:            EMS_OUT_3 (LATCH)
  Destination:       EMS_OUT<3> (PAD)
  Source Clock:      EMS_OUT_3_not0001 falling

  Data Path: EMS_OUT_3 to EMS_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.629   0.357  EMS_OUT_3 (EMS_OUT_3)
     OBUF:I->O                 4.396          EMS_OUT_3_OBUF (EMS_OUT<3>)
    ----------------------------------------
    Total                      5.382ns (5.025ns logic, 0.357ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               6.832ns (Levels of Logic = 4)
  Source:            MOD_PULSE (PAD)
  Destination:       MOD_PULSE_HMC (PAD)

  Data Path: MOD_PULSE to MOD_PULSE_HMC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.465  MOD_PULSE_IBUF (MOD_PULSE_IBUF)
     LUT4:I0->O            1   0.561   0.000  MOD_PULSE_HMC1 (MOD_PULSE_HMC1)
     MUXF5:I1->O           1   0.229   0.357  MOD_PULSE_HMC_f5 (MOD_PULSE_HMC_OBUF)
     OBUF:I->O                 4.396          MOD_PULSE_HMC_OBUF (MOD_PULSE_HMC)
    ----------------------------------------
    Total                      6.832ns (6.010ns logic, 0.822ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.47 secs
 
--> 

Total memory usage is 263604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    6 (   0 filtered)

