[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32261       tick       4798750       1974752       1918713       4798750 
      2  32261       tick       6750246       2876148       2852960       6750246 
      3  32261       tick       6741146       2877433       2856902       6741146 
      4  32261       tick       6743097       2878224       2860540       6743097 
      5  32261       tick       6747613       2879508       2862141       6747613 
      6  32261       tick       6753276       2878816       2861570       6753276 
      7  32261       tick       6735763       2875692       2852699       6735763 
      8  32261       tick       6760919       2882473       2864690       6760919 
      9  32261       tick       6753917       2881275       2864321       6753917 
     10  32261       tick       6746674       2879537       2861115       6746674 
     11  32261       tick       6748834       2878164       2859583       6748834 
     12  32261       tick       6757794       2879276       2858904       6757794 
     13  32261       tick       6733339       2873098       2842227       6733339 
     14  32261       tick       6719861       2863708       2829912       6719861 
     15  32261       tick       6726498       2867235       2834832       6726498 
     16  32261       tick       6733781       2873660       2851558       6733781 
     17  32261       tick       6744546       2875698       2849120       6744546 
     18  32261       tick       6760841       2881434       2864367       6760841 
     19  32261       exit       1569804        669919        664133       1569804 
