#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec  2 18:53:46 2022
# Process ID: 63512
# Current directory: E:/LZY_FPGA/vivado project/frequency_measure
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57068 E:\LZY_FPGA\vivado project\frequency_measure\frequency_measure.xpr
# Log file: E:/LZY_FPGA/vivado project/frequency_measure/vivado.log
# Journal file: E:/LZY_FPGA/vivado project/frequency_measure\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 830.461 ; gain = 101.734
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fre_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fre_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/frequency_calculate2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_calculate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/fre_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fre_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 838.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ae5160b5095647668a6f5098c30a2580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fre_tb_behav xil_defaultlib.fre_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port sys_clk on this module [E:/LZY_FPGA/fre_tb.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 838.484 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fre_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fre_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ae5160b5095647668a6f5098c30a2580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fre_tb_behav xil_defaultlib.fre_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port sys_clk on this module [E:/LZY_FPGA/fre_tb.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec  2 18:55:17 2022] Launched synth_1...
Run output will be captured here: E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fre_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fre_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ae5160b5095647668a6f5098c30a2580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fre_tb_behav xil_defaultlib.fre_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port sys_clk on this module [E:/LZY_FPGA/fre_tb.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec  2 19:21:49 2022] Launched synth_1...
Run output will be captured here: E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec  2 19:23:11 2022] Launched impl_1...
Run output will be captured here: E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  2 19:25:18 2022] Launched impl_1...
Run output will be captured here: E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75F18A
set_property PROGRAM.FILE {E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.runs/impl_1/frequency_calculate.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.runs/impl_1/frequency_calculate.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75F18A
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fre_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fre_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/frequency_calculate2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_calculate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/fre_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fre_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ae5160b5095647668a6f5098c30a2580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fre_tb_behav xil_defaultlib.fre_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port sys_clk on this module [E:/LZY_FPGA/fre_tb.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1480.297 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fre_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fre_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/frequency_calculate2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_calculate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/fre_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fre_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ae5160b5095647668a6f5098c30a2580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fre_tb_behav xil_defaultlib.fre_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_calculate
Compiling module xil_defaultlib.fre_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1483.355 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fre_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fre_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/frequency_calculate2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_calculate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/fre_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fre_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ae5160b5095647668a6f5098c30a2580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fre_tb_behav xil_defaultlib.fre_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_calculate
Compiling module xil_defaultlib.fre_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fre_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LZY_FPGA/vivado -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "E:/LZY_FPGA/vivado" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  2 20:40:29 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1483.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fre_tb_behav -key {Behavioral:sim_1:Functional:fre_tb} -tclbatch {fre_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source fre_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fre_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1496.738 ; gain = 13.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fre_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fre_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/frequency_calculate2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_calculate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LZY_FPGA/fre_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fre_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ae5160b5095647668a6f5098c30a2580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fre_tb_behav xil_defaultlib.fre_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_calculate
Compiling module xil_defaultlib.fre_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fre_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LZY_FPGA/vivado project/frequency_measure/frequency_measure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fre_tb_behav -key {Behavioral:sim_1:Functional:fre_tb} -tclbatch {fre_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source fre_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fre_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1501.395 ; gain = 2.133
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/LZY_FPGA/fre_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/LZY_FPGA/frequency_calculate2.v:]
