<profile>

<section name = "Vitis HLS Report for 'ode_fpga'" level="0">
<item name = "Date">Mon Jun 26 11:08:27 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">0.10 us, 60.064 ns, 27.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1293, 1293, 0.129 ms, 0.129 ms, 1293, 1293, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_vel_der_fu_210">vel_der, 415, 415, 41.500 us, 41.500 us, 415, 415, no</column>
<column name="grp_ode_fpga_Pipeline_1_fu_222">ode_fpga_Pipeline_1, 5, 5, 0.500 us, 0.500 us, 5, 5, no</column>
<column name="grp_ode_fpga_Pipeline_2_fu_232">ode_fpga_Pipeline_2, 5, 5, 0.500 us, 0.500 us, 5, 5, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6, 6, 2, -, -, 3, no</column>
<column name="- Loop 2">6, 6, 2, -, -, 3, no</column>
<column name="- Loop 3">6, 6, 2, -, -, 3, no</column>
<column name="- Loop 4">6, 6, 2, -, -, 3, no</column>
<column name="- update_vel_pos">1251, 1251, 417, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 278, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 61, 2486, 17875, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 194, -</column>
<column name="Register">-, -, 1596, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 27, 3, 34, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_85_1_1_U65">mux_32_85_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_85_1_1_U66">mux_32_85_1_1, 0, 0, 0, 14, 0</column>
<column name="grp_ode_fpga_Pipeline_1_fu_222">ode_fpga_Pipeline_1, 0, 0, 4, 73, 0</column>
<column name="grp_ode_fpga_Pipeline_2_fu_232">ode_fpga_Pipeline_2, 0, 0, 4, 84, 0</column>
<column name="grp_vel_der_fu_210">vel_der, 0, 61, 2478, 17690, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ptr_sum_fu_371_p2">+, 0, 0, 11, 3, 2</column>
<column name="dr_dt_V_0_fu_605_p2">+, 0, 0, 92, 85, 85</column>
<column name="empty_75_fu_306_p2">+, 0, 0, 20, 15, 15</column>
<column name="empty_76_fu_322_p2">+, 0, 0, 10, 2, 1</column>
<column name="empty_77_fu_365_p2">+, 0, 0, 10, 2, 1</column>
<column name="empty_78_fu_381_p2">+, 0, 0, 20, 15, 15</column>
<column name="empty_79_fu_429_p2">+, 0, 0, 10, 2, 1</column>
<column name="empty_80_fu_472_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_10_fu_523_p2">+, 0, 0, 10, 2, 1</column>
<column name="sum2_fu_478_p2">+, 0, 0, 11, 3, 2</column>
<column name="empty_74_fu_288_p2">-, 0, 0, 14, 6, 6</column>
<column name="empty_fu_262_p2">-, 0, 0, 20, 15, 15</column>
<column name="exitcond105_fu_359_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond116_fu_316_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond83_fu_466_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond94_fu_423_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln63_fu_517_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="c_address0">14, 3, 3, 9</column>
<column name="i_fu_122">9, 2, 2, 4</column>
<column name="in_r_address0">14, 3, 15, 45</column>
<column name="loop_index20_t_fu_106">9, 2, 2, 4</column>
<column name="loop_index23_t_fu_90">9, 2, 2, 4</column>
<column name="loop_index26_t_fu_74">9, 2, 2, 4</column>
<column name="loop_index29_t_fu_58">9, 2, 2, 4</column>
<column name="out_r_address0">14, 3, 6, 18</column>
<column name="out_r_ce0">14, 3, 1, 3</column>
<column name="out_r_d0">14, 3, 85, 255</column>
<column name="out_r_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="cr_V_2_1_fu_98">85, 0, 85, 0</column>
<column name="cr_V_2_2_fu_102">85, 0, 85, 0</column>
<column name="cr_V_2_fu_94">85, 0, 85, 0</column>
<column name="cv_V_2_1_fu_114">85, 0, 85, 0</column>
<column name="cv_V_2_2_fu_118">85, 0, 85, 0</column>
<column name="cv_V_2_fu_110">85, 0, 85, 0</column>
<column name="dr_dt_V_2_1_fu_130">85, 0, 85, 0</column>
<column name="dr_dt_V_2_2_fu_134">85, 0, 85, 0</column>
<column name="dr_dt_V_2_fu_126">85, 0, 85, 0</column>
<column name="dv_dt_V_2_1_fu_142">85, 0, 85, 0</column>
<column name="dv_dt_V_2_2_fu_146">85, 0, 85, 0</column>
<column name="dv_dt_V_2_fu_138">85, 0, 85, 0</column>
<column name="empty_74_reg_693">5, 0, 6, 1</column>
<column name="empty_76_reg_711">2, 0, 2, 0</column>
<column name="empty_77_reg_748">2, 0, 2, 0</column>
<column name="empty_79_reg_790">2, 0, 2, 0</column>
<column name="empty_80_reg_832">2, 0, 2, 0</column>
<column name="empty_reg_687">14, 0, 15, 1</column>
<column name="grp_ode_fpga_Pipeline_1_fu_222_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ode_fpga_Pipeline_2_fu_232_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_vel_der_fu_210_ap_start_reg">1, 0, 1, 0</column>
<column name="i_10_reg_892">2, 0, 2, 0</column>
<column name="i_9_reg_885">2, 0, 2, 0</column>
<column name="i_fu_122">2, 0, 2, 0</column>
<column name="loop_index20_t_fu_106">2, 0, 2, 0</column>
<column name="loop_index20_t_load_reg_825">2, 0, 2, 0</column>
<column name="loop_index23_t_fu_90">2, 0, 2, 0</column>
<column name="loop_index23_t_load_reg_783">2, 0, 2, 0</column>
<column name="loop_index26_t_fu_74">2, 0, 2, 0</column>
<column name="loop_index26_t_load_reg_741">2, 0, 2, 0</column>
<column name="loop_index29_t_fu_58">2, 0, 2, 0</column>
<column name="loop_index29_t_load_reg_699">2, 0, 2, 0</column>
<column name="r_in_V_2_1_fu_66">85, 0, 85, 0</column>
<column name="r_in_V_2_2_fu_70">85, 0, 85, 0</column>
<column name="r_in_V_2_fu_62">85, 0, 85, 0</column>
<column name="v_in_V_2_1_fu_82">85, 0, 85, 0</column>
<column name="v_in_V_2_2_fu_86">85, 0, 85, 0</column>
<column name="v_in_V_2_fu_78">85, 0, 85, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="out_r_address0">out, 6, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 85, ap_memory, out_r, array</column>
<column name="out_offset">in, 3, ap_none, out_offset, scalar</column>
<column name="in_r_address0">out, 15, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 85, ap_memory, in_r, array</column>
<column name="in_offset">in, 12, ap_none, in_offset, scalar</column>
<column name="c_address0">out, 3, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 85, ap_memory, c, array</column>
<column name="mu_V_read">in, 85, ap_none, mu_V_read, scalar</column>
</table>
</item>
</section>
</profile>
