$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % en $end
  $var wire 8 & count [7:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % en $end
   $var wire 8 & count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#650
1#
1$
0%
b00000000 &
#651
0#
#652
1#
#653
0#
#654
1#
0$
1%
b00000001 &
#655
0#
#656
1#
b00000010 &
#657
0#
#658
1#
b00000011 &
#659
0#
#660
1#
b00000100 &
#661
0#
#662
1#
b00000101 &
#663
0#
#664
1#
b00000110 &
#665
0#
#666
1#
1$
b00000000 &
#667
0#
#668
1#
0$
b00000001 &
#669
0#
#670
1#
b00000010 &
#671
0#
#672
1#
b00000011 &
#673
0#
#674
1#
b00000100 &
#675
0#
#676
1#
b00000101 &
#677
0#
#678
1#
b00000110 &
#679
0#
#680
1#
0%
#681
0#
#682
1#
#683
0#
#684
1#
#685
0#
#686
1#
#687
0#
