// Seed: 1237336929
module module_0 ();
  wire id_1, id_2, id_3, id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9 = id_6;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11;
  always @(*) id_8 = 1;
  assign id_4[1'd0] = id_9 ^ id_1;
  wire id_12;
endmodule
